Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct  7 17:15:28 2024
| Host         : BDCGEHARRIS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopMi400EamPoc_control_sets_placed.rpt
| Design       : TopMi400EamPoc
| Device       : xcau25p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   793 |
|    Minimum number of control sets                        |   545 |
|    Addition due to synthesis replication                 |   248 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1046 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   793 |
| >= 0 to < 4        |   234 |
| >= 4 to < 6        |   132 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    60 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |     9 |
| >= 16              |   253 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4470 |          926 |
| No           | No                    | Yes                    |             170 |           55 |
| No           | Yes                   | No                     |            4450 |         1173 |
| Yes          | No                    | No                     |            1604 |          360 |
| Yes          | No                    | Yes                    |             139 |           28 |
| Yes          | Yes                   | No                     |            6109 |         1313 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                                                     Clock Signal                                                                                                                                                                                                                    |                                                                                                                                                                                                                                     Enable Signal                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                Set/Reset Signal                                                                                                                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[14]                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn1047_out                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdaxiptr_ff[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[stp]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
| ~PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[stp]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/arststages_ff_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
| ~PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn1047_out                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg_1                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdataen_ff_reg[0]                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/FSM_sequential_rdliteSM_cs[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_lite0_arvalid_nxt                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_9                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_10                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/arb_pri_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/rd                                                  | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_lite0_rready_nxt                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/issueCnt[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__1_4[0]                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/lite_rresp_nxt                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/dma_2rp_disable.reg_space_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdaxiptr_ff[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/arbhist_ff[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_awvalid_nxt                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset0                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_dsc_crd_en_nn0                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count_1                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_0                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg_0                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/we[2]                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/CEB2                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DEN_O_i_1_n_0                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txsync_start_cnt[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_bready_nxt                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_3                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/ex_is_div_instr_I                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_adr_reg[5]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrPtr[1]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/RdPtr[1]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_10                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_FPU_Op_reg[23][0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1][0]                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Async_Reset.sync_reset_reg_1                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/Axi4FabricBridge_0/inst/FSM_sequential_state_write[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrdatasm_cs_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrlitesm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_dsc_nn0                                                                                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/Axi4FabricBridge_0/inst/FSM_sequential_state_read[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[stp]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/clear                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/src_arst                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/_inferred__1/i__n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mpl[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_rd                                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_req_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axib_bresp_ord_ff                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axil_bresp_rcv_cnt_ff[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[2].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_FAST_MODE_GEN.iar_reg0                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/FSM_sequential_memreqsm_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_1[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/masrdQ_ff_reg[0][0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mrs                                                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/FSM_sequential_clk_sm_cur_reg[2]                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/dat_exp_nn1[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/E[0]                                                                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wrq_laln_nn0313_out                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__2_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/E[0]                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_aln_302[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_adr_reg[7]_0[0]                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrWr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_2__1_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__0_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrRd[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_1                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_USERCLK_CLRMASK                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
| ~PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_lbe_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[15]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_rdptr_ff[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req018_out                                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_ld_500_reg[0]                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rrq_rdy_100_reg_0                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WPL_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_wren_nn3_reg[0]                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready_0_0[0]                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/SS[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_cnt_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_eod_nn1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/E[0]                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_rep__2[0]                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto                                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__1_4[0]                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_data_valid                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_valid_reg[0]                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pnd_cnt_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtpowergood_out[0]                                                                                                                          |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[3][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[2][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[7][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[14][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[0][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[10][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[6][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[9][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[12][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[stp]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[5][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int                            |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[13][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_0                                                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn1047_out                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[8][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[11][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[4][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr0__0                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[15][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrRd[2]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_hdr_00                                                                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                3 |              6 |         2.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_2__10_n_0                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[14]                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn10                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/daddr[7]_i_1_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                 | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rcp_wbk_100                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                  | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              7 |         3.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_USERCLK_CLRMASK                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/timeout_cntr[7]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/mascplready                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mrs_out_reg[2]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/WrPtr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/init_tag_nn1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
| ~PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tag_reg[0]_1                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcbclaimen                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn0157_out                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/E[0]                                                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/WrPtr_reg[6]_0                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_reg_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdataen_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_noinc_last_500_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              9 |         9.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                          | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                4 |              9 |         2.25 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_ren_nn1_reg_0                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              9 |         9.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_did_101[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/reg_ctl_run_nn2                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdataen_ff_reg[0]                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rdata_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |              9 |         1.29 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_inst__12_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             10 |         1.43 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/in0                                                                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_cntr                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_adr_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             10 |         1.43 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wlen_nn1[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             11 |         1.38 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WPL_FIFO/wpl_rd                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             11 |         1.57 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             12 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             12 |         1.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_0                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |             13 |         2.17 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             13 |         1.62 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |             14 |        14.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |             14 |        14.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             14 |         1.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             14 |         1.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_inst__12_n_0                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             14 |         1.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/progclk_sel_store                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/progdiv_cfg_store                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             15 |         1.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                    | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                          | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |             16 |         5.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                                                                                                                                                                                                    | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__1_4[0]                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |             17 |         8.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |             18 |         9.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                9 |             18 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                5 |             18 |         3.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             19 |         3.80 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                 | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                                                            |                4 |             19 |         4.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/read_rcvd_watchDog_cnt[18]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_11[0]                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             19 |         4.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             20 |         2.86 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             20 |        10.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[14]                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[14]                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             20 |        10.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_adr_reg[5]_2[0]                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             21 |         2.62 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             21 |         2.62 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             21 |         2.10 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[stp]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             22 |         2.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_1                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg4_2_rcmem_inst__2_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             22 |         4.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_0                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             23 |         2.30 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                4 |             23 |         5.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                            | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                6 |             23 |         3.83 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/di                                                  | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                            |                5 |             23 |         4.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_1                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_div_iterate_reg[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[41]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_1                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                           | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               12 |             25 |         2.08 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                                                                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               12 |             27 |         2.25 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                                                                                                                                                                | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                                                                                       |               11 |             27 |         2.45 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             27 |         2.45 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[32]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             27 |         3.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             28 |         3.11 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                8 |             28 |         3.50 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |                9 |             28 |         3.11 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             28 |         2.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |               13 |             29 |         2.23 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_hdr_00                                                                                                                                                                                                                                                                                                                                                                                                  | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             29 |         2.90 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             29 |         4.14 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                           |               13 |             31 |         2.38 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                          |               11 |             31 |         2.82 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                                                                                                                                                                                     | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                                                                                                                                                                                                                                |               26 |             32 |         1.23 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                                                                                                                                      | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                                                                                                                                                                                                     | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msix_req                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_rd                                                                                                                                                                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[49]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_wto_cnt_100[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/empty_ff_reg_1                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                                                                                                                                        | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                                                                                                                                                                                                                                                 | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                                                                                                                                                      | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_row_nn1_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                      | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                                                                                                                                                                                                     | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                                                                                                                                                                                             | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102_reg_0                                                                                                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep__2[0]                                                                                                                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrPtr[1]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/reg_rd                                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_usr_req[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             33 |         2.06 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/I200                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             34 |        11.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               13 |             35 |         2.69 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                   |               16 |             35 |         2.19 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               22 |             35 |         1.59 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             36 |         7.20 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                          |               14 |             36 |         2.57 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg4_2_rcmem_inst__2_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             37 |         3.70 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               12 |             37 |         3.08 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |               10 |             38 |         3.80 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             39 |         3.55 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             40 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             40 |         3.64 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             40 |        13.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/req_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             40 |        13.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             41 |         4.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               15 |             41 |         2.73 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |             42 |        14.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               14 |             42 |         3.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_nxt                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             42 |         3.82 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                                   | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               13 |             42 |         3.23 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             43 |         3.31 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             44 |         2.93 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[64]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             45 |         4.09 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               17 |             47 |         2.76 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             48 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903_reg_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             48 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |             50 |         2.27 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               21 |             52 |         2.48 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               21 |             54 |         2.57 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               19 |             55 |         2.89 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                            | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               20 |             57 |         2.85 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                        | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |               25 |             58 |         2.32 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             60 |         8.57 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               16 |             60 |         3.75 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               39 |             61 |         1.56 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               15 |             62 |         4.13 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                     | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             63 |         5.73 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                                                                                                                                                                                                                                         |               17 |             63 |         3.71 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               17 |             67 |         3.94 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               20 |             73 |         3.65 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]_0[1]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               33 |             74 |         2.24 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WPL_FIFO/mst_sm_cur_100_reg[0][0]                                                                                                                                                                                                                                                                                                                                                 | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             74 |        10.57 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             75 |        12.50 |
|  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               22 |             79 |         3.59 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             80 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wren_nn3_reg_0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             80 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[128]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               27 |             83 |         3.07 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                            |               26 |             83 |         3.19 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                |               27 |             84 |         3.11 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             86 |         6.14 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                          | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             86 |         6.14 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                           | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               30 |             86 |         2.87 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               33 |             90 |         2.73 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               21 |             91 |         4.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             94 |        15.67 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                    |               28 |             94 |         3.36 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               25 |             98 |         3.92 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[97]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                              | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               16 |             98 |         6.12 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               14 |            100 |         7.14 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |            100 |        14.29 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               30 |            101 |         3.37 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |            104 |        14.86 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               27 |            105 |         3.89 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                             | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                 |               28 |            106 |         3.79 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               33 |            108 |         3.27 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[0]                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |            112 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |            112 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |            120 |        15.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            126 |         3.94 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_3                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |            128 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |            128 |        16.00 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_1                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                8 |            128 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                     |               25 |            133 |         5.32 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               35 |            138 |         3.94 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                |               60 |            139 |         2.32 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |            144 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               11 |            144 |        13.09 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               |               35 |            144 |         4.11 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               39 |            145 |         3.72 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |               39 |            157 |         4.03 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |               26 |            158 |         6.08 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |            160 |        16.00 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               28 |            163 |         5.82 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                             |               37 |            167 |         4.51 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               31 |            168 |         5.42 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               41 |            175 |         4.27 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld__0[0]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               12 |            184 |        15.33 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                           |               45 |            185 |         4.11 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                              |               34 |            196 |         5.76 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                                                                                           | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               81 |            210 |         2.59 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               76 |            210 |         2.76 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                                                                                          | Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                                                                                               |               94 |            242 |         2.57 |
|  Top_DFX_Main_inst/McuClock                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |              241 |            664 |         2.76 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |              184 |           1767 |         9.60 |
|  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |              476 |           2019 |         4.24 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


