// SPDX-License-Identifier: GPL-2.0-only
/*
 * Common Clock Framework support for the Google gs201 SoC (Tensor G2).
 *
 * Structure and conventions follow clk-gs101.c. Register offsets, mux
 * parents and divider widths come from Google's GPL-2.0 gs201 CMUCAL tables
 * (google-modules/soc/gs/drivers/soc/google/cal-if/gs201/cmucal-sfr.c and
 * cmucal-node.c, Copyright (c) 2021 Samsung Electronics Co., Ltd.).
 *
 * Only the CMUs needed for early bring-up are described: TOP, MISC, HSI0,
 * HSI2, PERIC0 and PERIC1.
 */

#include <linux/clk-provider.h>
#include <linux/of.h>
#include <linux/platform_device.h>

#include <dt-bindings/clock/google,gs201.h>

#include "clk.h"
#include "clk-exynos-arm64.h"
#include "clk-pll.h"

/* NOTE: Must be equal to the last clock ID increased by one */
#define CLKS_NR_TOP	(CLK_GOUT_CMU_TPU_UART + 1)
#define CLKS_NR_MISC	(CLK_GOUT_MISC_XIU_D_MISC_ACLK + 1)
#define CLKS_NR_HSI0	(CLK_GOUT_HSI0_XIU_P_HSI0_ACLK + 1)
#define CLKS_NR_HSI2	(CLK_GOUT_HSI2_XIU_P_HSI2_ACLK + 1)
#define CLKS_NR_PERIC0	(CLK_GOUT_PERIC0_SYSREG_PERIC0_PCLK + 1)
#define CLKS_NR_PERIC1	(CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK + 1)

#define GS201_GATE_DBG_OFFSET	0x4000

/*
 * Register name to clock name mangling, as in clk-gs101.c:
 *
 * Replace PLL_CON0_PLL	           with CLK_MOUT_PLL and mout_pll
 * Replace PLL_CON0_MUX_CLKCMU     with CLK_MOUT and mout
 * Replace CLK_CON_MUX_MUX_CLKCMU  with CLK_MOUT_CMU and mout_cmu
 * Replace CLK_CON_MUX_MUX_CLK     with CLK_MOUT and mout
 * Replace CLK_CON_DIV_CLKCMU      with CLK_DOUT_CMU and dout_cmu
 * Replace CLK_CON_DIV_DIV_CLKCMU  with CLK_DOUT_CMU and dout_cmu
 * Replace CLK_CON_DIV_DIV_CLK     with CLK_DOUT and dout
 * Replace CLK_CON_DIV_PLL         with CLK_DOUT_CMU and dout_cmu
 * Replace CLK_CON_GAT_CLKCMU      with CLK_GOUT_CMU and gout_cmu
 * Replace CLK_CON_GAT_GATE_CLKCMU with CLK_GOUT_CMU and gout_cmu
 *
 * For gates remove _UID _BLK _IPCLKPORT and _RSTNSYNC.
 *
 * The CMUs run with hardware automatic clock gating (as Google's kernel
 * does), so the gates below mostly report state; interconnect, reset-sync
 * and CMU/TZPC/GPC/GIC gates are marked critical in case automatic mode is
 * not available (e.g. a DT with a short "reg" range).
 */

/* ---- CMU_TOP ----------------------------------------------------- */

/* Register Offset definitions for CMU_TOP (0x1e080000) */
#define PLL_LOCKTIME_PLL_LF_MIF								0x0000
#define PLL_LOCKTIME_PLL_SHARED0							0x0004
#define PLL_LOCKTIME_PLL_SHARED1							0x0008
#define PLL_LOCKTIME_PLL_SHARED2							0x000c
#define PLL_LOCKTIME_PLL_SHARED3							0x0010
#define PLL_LOCKTIME_PLL_SPARE								0x0014
#define PLL_CON0_PLL_LF_MIF								0x0100
#define PLL_CON1_PLL_LF_MIF								0x0104
#define PLL_CON2_PLL_LF_MIF								0x0108
#define PLL_CON3_PLL_LF_MIF								0x010c
#define PLL_CON4_PLL_LF_MIF								0x0110
#define PLL_CON0_PLL_SHARED0								0x0140
#define PLL_CON1_PLL_SHARED0								0x0144
#define PLL_CON2_PLL_SHARED0								0x0148
#define PLL_CON3_PLL_SHARED0								0x014c
#define PLL_CON4_PLL_SHARED0								0x0150
#define PLL_CON0_PLL_SHARED1								0x0180
#define PLL_CON1_PLL_SHARED1								0x0184
#define PLL_CON2_PLL_SHARED1								0x0188
#define PLL_CON3_PLL_SHARED1								0x018c
#define PLL_CON4_PLL_SHARED1								0x0190
#define PLL_CON0_PLL_SHARED2								0x01c0
#define PLL_CON1_PLL_SHARED2								0x01c4
#define PLL_CON2_PLL_SHARED2								0x01c8
#define PLL_CON3_PLL_SHARED2								0x01cc
#define PLL_CON4_PLL_SHARED2								0x01d0
#define PLL_CON0_PLL_SHARED3								0x0200
#define PLL_CON1_PLL_SHARED3								0x0204
#define PLL_CON2_PLL_SHARED3								0x0208
#define PLL_CON3_PLL_SHARED3								0x020c
#define PLL_CON4_PLL_SHARED3								0x0210
#define PLL_CON0_PLL_SPARE								0x0240
#define PLL_CON1_PLL_SPARE								0x0244
#define PLL_CON2_PLL_SPARE								0x0248
#define PLL_CON3_PLL_SPARE								0x024c
#define PLL_CON4_PLL_SPARE								0x0250
#define CMU_CMU_TOP_CONTROLLER_OPTION							0x0800
#define CLK_CON_MUX_MUX_CLKCMU_AUR_AUR							0x1000
#define CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL						0x1004
#define CLK_CON_MUX_MUX_CLKCMU_AUR_NOC							0x1008
#define CLK_CON_MUX_MUX_CLKCMU_BO_NOC							0x100c
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0							0x1010
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1							0x1014
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2							0x1018
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3							0x101c
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4							0x1020
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5							0x1024
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6							0x1028
#define CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7							0x102c
#define CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST						0x1030
#define CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1					0x1034
#define CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG						0x1038
#define CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH						0x103c
#define CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH						0x1040
#define CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH						0x1044
#define CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC							0x1048
#define CLK_CON_MUX_MUX_CLKCMU_DISP_NOC							0x104c
#define CLK_CON_MUX_MUX_CLKCMU_DNS_NOC							0x1050
#define CLK_CON_MUX_MUX_CLKCMU_DPU_NOC							0x1054
#define CLK_CON_MUX_MUX_CLKCMU_EH_NOC							0x1058
#define CLK_CON_MUX_MUX_CLKCMU_G2D_G2D							0x105c
#define CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL							0x1060
#define CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA						0x1064
#define CLK_CON_MUX_MUX_CLKCMU_G3D_GLB							0x1068
#define CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD							0x106c
#define CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH						0x1070
#define CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0							0x1074
#define CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1							0x1078
#define CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC							0x107c
#define CLK_CON_MUX_MUX_CLKCMU_HPM							0x1080
#define CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC						0x1084
#define CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC							0x1088
#define CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD						0x108c
#define CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG						0x1090
#define CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC							0x1094
#define CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE						0x1098
#define CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD						0x109c
#define CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC							0x10a0
#define CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE						0x10a4
#define CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD						0x10a8
#define CLK_CON_MUX_MUX_CLKCMU_IPP_NOC							0x10ac
#define CLK_CON_MUX_MUX_CLKCMU_ITP_NOC							0x10b0
#define CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC						0x10b4
#define CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC						0x10b8
#define CLK_CON_MUX_MUX_CLKCMU_MFC_MFC							0x10bc
#define CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP							0x10c0
#define CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH						0x10c4
#define CLK_CON_MUX_MUX_CLKCMU_MISC_NOC							0x10c8
#define CLK_CON_MUX_MUX_CLKCMU_MISC_SSS							0x10cc
#define CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC						0x10d0
#define CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC						0x10d4
#define CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC						0x10d8
#define CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC						0x10dc
#define CLK_CON_MUX_MUX_CLKCMU_PDP_NOC							0x10e0
#define CLK_CON_MUX_MUX_CLKCMU_PDP_VRA							0x10e4
#define CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP						0x10e8
#define CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC						0x10ec
#define CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP						0x10f0
#define CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC						0x10f4
#define CLK_CON_MUX_MUX_CLKCMU_TNR_NOC							0x10f8
#define CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1					0x10fc
#define CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF						0x1100
#define CLK_CON_MUX_MUX_CLKCMU_TPU_NOC							0x1104
#define CLK_CON_MUX_MUX_CLKCMU_TPU_TPU							0x1108
#define CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL						0x110c
#define CLK_CON_MUX_MUX_CLKCMU_TPU_UART							0x1110
#define CLK_CON_MUX_MUX_CMU_CMUREF							0x1114
#define CLK_CON_DIV_CLKCMU_AUR_AUR							0x1804
#define CLK_CON_DIV_CLKCMU_AUR_AURCTL							0x1808
#define CLK_CON_DIV_CLKCMU_AUR_NOC							0x180c
#define CLK_CON_DIV_CLKCMU_BO_NOC							0x1810
#define CLK_CON_DIV_CLKCMU_CIS_CLK0							0x1814
#define CLK_CON_DIV_CLKCMU_CIS_CLK1							0x1818
#define CLK_CON_DIV_CLKCMU_CIS_CLK2							0x181c
#define CLK_CON_DIV_CLKCMU_CIS_CLK3							0x1820
#define CLK_CON_DIV_CLKCMU_CIS_CLK4							0x1824
#define CLK_CON_DIV_CLKCMU_CIS_CLK5							0x1828
#define CLK_CON_DIV_CLKCMU_CIS_CLK6							0x182c
#define CLK_CON_DIV_CLKCMU_CIS_CLK7							0x1830
#define CLK_CON_DIV_CLKCMU_CPUCL0_DBG							0x1834
#define CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH						0x1838
#define CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH						0x183c
#define CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH						0x1840
#define CLK_CON_DIV_CLKCMU_CSIS_NOC							0x1844
#define CLK_CON_DIV_CLKCMU_DISP_NOC							0x1848
#define CLK_CON_DIV_CLKCMU_DNS_NOC							0x184c
#define CLK_CON_DIV_CLKCMU_DPU_NOC							0x1850
#define CLK_CON_DIV_CLKCMU_EH_NOC							0x1854
#define CLK_CON_DIV_CLKCMU_G2D_G2D							0x1858
#define CLK_CON_DIV_CLKCMU_G2D_MSCL							0x185c
#define CLK_CON_DIV_CLKCMU_G3AA_G3AA							0x1860
#define CLK_CON_DIV_CLKCMU_G3D_GLB							0x1864
#define CLK_CON_DIV_CLKCMU_G3D_NOCD							0x1868
#define CLK_CON_DIV_CLKCMU_G3D_SWITCH							0x186c
#define CLK_CON_DIV_CLKCMU_GDC_GDC0							0x1870
#define CLK_CON_DIV_CLKCMU_GDC_GDC1							0x1874
#define CLK_CON_DIV_CLKCMU_GDC_SCSC							0x1878
#define CLK_CON_DIV_CLKCMU_HPM								0x187c
#define CLK_CON_DIV_CLKCMU_HSI0_DPGTC							0x1880
#define CLK_CON_DIV_CLKCMU_HSI0_NOC							0x1884
#define CLK_CON_DIV_CLKCMU_HSI0_USB31DRD						0x1888
#define CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG						0x188c
#define CLK_CON_DIV_CLKCMU_HSI1_NOC							0x1890
#define CLK_CON_DIV_CLKCMU_HSI1_PCIE							0x1894
#define CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD						0x1898
#define CLK_CON_DIV_CLKCMU_HSI2_NOC							0x189c
#define CLK_CON_DIV_CLKCMU_HSI2_PCIE							0x18a0
#define CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD						0x18a4
#define CLK_CON_DIV_CLKCMU_IPP_NOC							0x18a8
#define CLK_CON_DIV_CLKCMU_ITP_NOC							0x18ac
#define CLK_CON_DIV_CLKCMU_MCSC_ITSC							0x18b0
#define CLK_CON_DIV_CLKCMU_MCSC_MCSC							0x18b4
#define CLK_CON_DIV_CLKCMU_MFC_MFC							0x18b8
#define CLK_CON_DIV_CLKCMU_MIF_NOCP							0x18bc
#define CLK_CON_DIV_CLKCMU_MISC_NOC							0x18c0
#define CLK_CON_DIV_CLKCMU_MISC_SSS							0x18c4
#define CLK_CON_DIV_CLKCMU_NOCL0_NOC							0x18c8
#define CLK_CON_DIV_CLKCMU_NOCL1A_NOC							0x18cc
#define CLK_CON_DIV_CLKCMU_NOCL1B_NOC							0x18d0
#define CLK_CON_DIV_CLKCMU_NOCL2A_NOC							0x18d4
#define CLK_CON_DIV_CLKCMU_OTP								0x18d8
#define CLK_CON_DIV_CLKCMU_PDP_NOC							0x18dc
#define CLK_CON_DIV_CLKCMU_PDP_VRA							0x18e0
#define CLK_CON_DIV_CLKCMU_PERIC0_IP							0x18e4
#define CLK_CON_DIV_CLKCMU_PERIC0_NOC							0x18e8
#define CLK_CON_DIV_CLKCMU_PERIC1_IP							0x18ec
#define CLK_CON_DIV_CLKCMU_PERIC1_NOC							0x18f0
#define CLK_CON_DIV_CLKCMU_TNR_NOC							0x18f4
#define CLK_CON_DIV_CLKCMU_TPU_NOC							0x18f8
#define CLK_CON_DIV_CLKCMU_TPU_TPU							0x18fc
#define CLK_CON_DIV_CLKCMU_TPU_TPUCTL							0x1900
#define CLK_CON_DIV_CLKCMU_TPU_UART							0x1904
#define CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST						0x1920
#define CLK_CON_DIV_DIV_CLK_CMU_CMUREF							0x1924
#define CLK_CON_DIV_PLL_SHARED0_DIV2							0x1928
#define CLK_CON_DIV_PLL_SHARED0_DIV3							0x192c
#define CLK_CON_DIV_PLL_SHARED0_DIV4							0x1930
#define CLK_CON_DIV_PLL_SHARED0_DIV5							0x1934
#define CLK_CON_DIV_PLL_SHARED1_DIV2							0x1938
#define CLK_CON_DIV_PLL_SHARED1_DIV3							0x193c
#define CLK_CON_DIV_PLL_SHARED1_DIV4							0x1940
#define CLK_CON_DIV_PLL_SHARED2_DIV2							0x1944
#define CLK_CON_DIV_PLL_SHARED3_DIV2							0x1948
#define CLK_CON_GAT_CLKCMU_CPUCL0_BOOST							0x2000
#define CLK_CON_GAT_CLKCMU_CPUCL1_BOOST							0x2004
#define CLK_CON_GAT_CLKCMU_CPUCL2_BOOST							0x2008
#define CLK_CON_GAT_CLKCMU_MIF_BOOST							0x200c
#define CLK_CON_GAT_CLKCMU_MIF_SWITCH							0x2010
#define CLK_CON_GAT_CLKCMU_NOCL0_BOOST							0x2014
#define CLK_CON_GAT_CLKCMU_NOCL1A_BOOST							0x2018
#define CLK_CON_GAT_CLKCMU_NOCL1B_BOOST							0x201c
#define CLK_CON_GAT_CLKCMU_NOCL2A_BOOST							0x2020
#define CLK_CON_GAT_GATE_CLKCMU_AUR_AUR							0x2028
#define CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL						0x202c
#define CLK_CON_GAT_GATE_CLKCMU_AUR_NOC							0x2030
#define CLK_CON_GAT_GATE_CLKCMU_BO_NOC							0x2034
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0						0x2038
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1						0x203c
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2						0x2040
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3						0x2044
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4						0x2048
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5						0x204c
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6						0x2050
#define CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7						0x2054
#define CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST						0x2058
#define CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC						0x205c
#define CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH						0x2060
#define CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH						0x2064
#define CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH						0x2068
#define CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC						0x206c
#define CLK_CON_GAT_GATE_CLKCMU_DISP_NOC						0x2070
#define CLK_CON_GAT_GATE_CLKCMU_DNS_NOC							0x2074
#define CLK_CON_GAT_GATE_CLKCMU_DPU_NOC							0x2078
#define CLK_CON_GAT_GATE_CLKCMU_EH_NOC							0x207c
#define CLK_CON_GAT_GATE_CLKCMU_G2D_G2D							0x2080
#define CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL						0x2084
#define CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA						0x2088
#define CLK_CON_GAT_GATE_CLKCMU_G3D_GLB							0x208c
#define CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD						0x2090
#define CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH						0x2094
#define CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0						0x2098
#define CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1						0x209c
#define CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC						0x20a0
#define CLK_CON_GAT_GATE_CLKCMU_HPM							0x20a4
#define CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC						0x20a8
#define CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC						0x20ac
#define CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD						0x20b0
#define CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG						0x20b4
#define CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC						0x20b8
#define CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE						0x20bc
#define CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD						0x20c0
#define CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC						0x20c4
#define CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE						0x20c8
#define CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD						0x20cc
#define CLK_CON_GAT_GATE_CLKCMU_IPP_NOC							0x20d0
#define CLK_CON_GAT_GATE_CLKCMU_ITP_NOC							0x20d4
#define CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC						0x20d8
#define CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC						0x20dc
#define CLK_CON_GAT_GATE_CLKCMU_MFC_MFC							0x20e0
#define CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP						0x20e4
#define CLK_CON_GAT_GATE_CLKCMU_MISC_NOC						0x20e8
#define CLK_CON_GAT_GATE_CLKCMU_MISC_SSS						0x20ec
#define CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC						0x20f0
#define CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC						0x20f4
#define CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC						0x20f8
#define CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC						0x20fc
#define CLK_CON_GAT_GATE_CLKCMU_PDP_NOC							0x2100
#define CLK_CON_GAT_GATE_CLKCMU_PDP_VRA							0x2104
#define CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP						0x2108
#define CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC						0x210c
#define CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP						0x2110
#define CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC						0x2114
#define CLK_CON_GAT_GATE_CLKCMU_TNR_NOC							0x2118
#define CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF						0x211c
#define CLK_CON_GAT_GATE_CLKCMU_TPU_NOC							0x2120
#define CLK_CON_GAT_GATE_CLKCMU_TPU_TPU							0x2124
#define CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL						0x2128
#define CLK_CON_GAT_GATE_CLKCMU_TPU_UART						0x212c
#define DMYQCH_CON_CMU_TOP_CMUREF_QCH							0x3000
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0						0x3004
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1						0x3008
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2						0x300c
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3						0x3010
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4						0x3014
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5						0x3018
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6						0x301c
#define DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7						0x3020
#define DMYQCH_CON_OTP_QCH								0x3024

static const unsigned long top_clk_regs[] __initconst = {
	PLL_LOCKTIME_PLL_LF_MIF,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED2,
	PLL_LOCKTIME_PLL_SHARED3,
	PLL_LOCKTIME_PLL_SPARE,
	PLL_CON0_PLL_LF_MIF,
	PLL_CON1_PLL_LF_MIF,
	PLL_CON2_PLL_LF_MIF,
	PLL_CON3_PLL_LF_MIF,
	PLL_CON4_PLL_LF_MIF,
	PLL_CON0_PLL_SHARED0,
	PLL_CON1_PLL_SHARED0,
	PLL_CON2_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_CON4_PLL_SHARED0,
	PLL_CON0_PLL_SHARED1,
	PLL_CON1_PLL_SHARED1,
	PLL_CON2_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_CON4_PLL_SHARED1,
	PLL_CON0_PLL_SHARED2,
	PLL_CON1_PLL_SHARED2,
	PLL_CON2_PLL_SHARED2,
	PLL_CON3_PLL_SHARED2,
	PLL_CON4_PLL_SHARED2,
	PLL_CON0_PLL_SHARED3,
	PLL_CON1_PLL_SHARED3,
	PLL_CON2_PLL_SHARED3,
	PLL_CON3_PLL_SHARED3,
	PLL_CON4_PLL_SHARED3,
	PLL_CON0_PLL_SPARE,
	PLL_CON1_PLL_SPARE,
	PLL_CON2_PLL_SPARE,
	PLL_CON3_PLL_SPARE,
	PLL_CON4_PLL_SPARE,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AUR,
	CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL,
	CLK_CON_MUX_MUX_CLKCMU_AUR_NOC,
	CLK_CON_MUX_MUX_CLKCMU_BO_NOC,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC,
	CLK_CON_MUX_MUX_CLKCMU_DISP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_DNS_NOC,
	CLK_CON_MUX_MUX_CLKCMU_DPU_NOC,
	CLK_CON_MUX_MUX_CLKCMU_EH_NOC,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA,
	CLK_CON_MUX_MUX_CLKCMU_G3D_GLB,
	CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0,
	CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1,
	CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC,
	CLK_CON_MUX_MUX_CLKCMU_HPM,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_MUX_MUX_CLKCMU_IPP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_ITP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC,
	CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_MISC_NOC,
	CLK_CON_MUX_MUX_CLKCMU_MISC_SSS,
	CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC,
	CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC,
	CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC,
	CLK_CON_MUX_MUX_CLKCMU_PDP_NOC,
	CLK_CON_MUX_MUX_CLKCMU_PDP_VRA,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC,
	CLK_CON_MUX_MUX_CLKCMU_TNR_NOC,
	CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1,
	CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_TPU_NOC,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPU,
	CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL,
	CLK_CON_MUX_MUX_CLKCMU_TPU_UART,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_DIV_CLKCMU_AUR_AUR,
	CLK_CON_DIV_CLKCMU_AUR_AURCTL,
	CLK_CON_DIV_CLKCMU_AUR_NOC,
	CLK_CON_DIV_CLKCMU_BO_NOC,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_CLKCMU_CIS_CLK2,
	CLK_CON_DIV_CLKCMU_CIS_CLK3,
	CLK_CON_DIV_CLKCMU_CIS_CLK4,
	CLK_CON_DIV_CLKCMU_CIS_CLK5,
	CLK_CON_DIV_CLKCMU_CIS_CLK6,
	CLK_CON_DIV_CLKCMU_CIS_CLK7,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_DIV_CLKCMU_CSIS_NOC,
	CLK_CON_DIV_CLKCMU_DISP_NOC,
	CLK_CON_DIV_CLKCMU_DNS_NOC,
	CLK_CON_DIV_CLKCMU_DPU_NOC,
	CLK_CON_DIV_CLKCMU_EH_NOC,
	CLK_CON_DIV_CLKCMU_G2D_G2D,
	CLK_CON_DIV_CLKCMU_G2D_MSCL,
	CLK_CON_DIV_CLKCMU_G3AA_G3AA,
	CLK_CON_DIV_CLKCMU_G3D_GLB,
	CLK_CON_DIV_CLKCMU_G3D_NOCD,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_GDC_GDC0,
	CLK_CON_DIV_CLKCMU_GDC_GDC1,
	CLK_CON_DIV_CLKCMU_GDC_SCSC,
	CLK_CON_DIV_CLKCMU_HPM,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC,
	CLK_CON_DIV_CLKCMU_HSI0_NOC,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD,
	CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_DIV_CLKCMU_HSI1_NOC,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE,
	CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD,
	CLK_CON_DIV_CLKCMU_HSI2_NOC,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE,
	CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_DIV_CLKCMU_IPP_NOC,
	CLK_CON_DIV_CLKCMU_ITP_NOC,
	CLK_CON_DIV_CLKCMU_MCSC_ITSC,
	CLK_CON_DIV_CLKCMU_MCSC_MCSC,
	CLK_CON_DIV_CLKCMU_MFC_MFC,
	CLK_CON_DIV_CLKCMU_MIF_NOCP,
	CLK_CON_DIV_CLKCMU_MISC_NOC,
	CLK_CON_DIV_CLKCMU_MISC_SSS,
	CLK_CON_DIV_CLKCMU_NOCL0_NOC,
	CLK_CON_DIV_CLKCMU_NOCL1A_NOC,
	CLK_CON_DIV_CLKCMU_NOCL1B_NOC,
	CLK_CON_DIV_CLKCMU_NOCL2A_NOC,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLKCMU_PDP_NOC,
	CLK_CON_DIV_CLKCMU_PDP_VRA,
	CLK_CON_DIV_CLKCMU_PERIC0_IP,
	CLK_CON_DIV_CLKCMU_PERIC0_NOC,
	CLK_CON_DIV_CLKCMU_PERIC1_IP,
	CLK_CON_DIV_CLKCMU_PERIC1_NOC,
	CLK_CON_DIV_CLKCMU_TNR_NOC,
	CLK_CON_DIV_CLKCMU_TPU_NOC,
	CLK_CON_DIV_CLKCMU_TPU_TPU,
	CLK_CON_DIV_CLKCMU_TPU_TPUCTL,
	CLK_CON_DIV_CLKCMU_TPU_UART,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	CLK_CON_DIV_PLL_SHARED0_DIV5,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_DIV_PLL_SHARED2_DIV2,
	CLK_CON_DIV_PLL_SHARED3_DIV2,
	CLK_CON_GAT_CLKCMU_CPUCL0_BOOST,
	CLK_CON_GAT_CLKCMU_CPUCL1_BOOST,
	CLK_CON_GAT_CLKCMU_CPUCL2_BOOST,
	CLK_CON_GAT_CLKCMU_MIF_BOOST,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_CLKCMU_NOCL0_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL1A_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL1B_BOOST,
	CLK_CON_GAT_CLKCMU_NOCL2A_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AUR,
	CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL,
	CLK_CON_GAT_GATE_CLKCMU_AUR_NOC,
	CLK_CON_GAT_GATE_CLKCMU_BO_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC,
	CLK_CON_GAT_GATE_CLKCMU_DISP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_DNS_NOC,
	CLK_CON_GAT_GATE_CLKCMU_DPU_NOC,
	CLK_CON_GAT_GATE_CLKCMU_EH_NOC,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,
	CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA,
	CLK_CON_GAT_GATE_CLKCMU_G3D_GLB,
	CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0,
	CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1,
	CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC,
	CLK_CON_GAT_GATE_CLKCMU_HPM,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_IPP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_ITP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
	CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP,
	CLK_CON_GAT_GATE_CLKCMU_MISC_NOC,
	CLK_CON_GAT_GATE_CLKCMU_MISC_SSS,
	CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC,
	CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC,
	CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC,
	CLK_CON_GAT_GATE_CLKCMU_PDP_NOC,
	CLK_CON_GAT_GATE_CLKCMU_PDP_VRA,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC,
	CLK_CON_GAT_GATE_CLKCMU_TNR_NOC,
	CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF,
	CLK_CON_GAT_GATE_CLKCMU_TPU_NOC,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPU,
	CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL,
	CLK_CON_GAT_GATE_CLKCMU_TPU_UART,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7,
	DMYQCH_CON_OTP_QCH,
};

static const struct samsung_pll_clock top_pll_clks[] __initconst = {
	PLL(pll_0517x, CLK_FOUT_LF_MIF_PLL, "fout_lf_mif_pll", "oscclk",
	    PLL_LOCKTIME_PLL_LF_MIF, PLL_CON3_PLL_LF_MIF, NULL),
	PLL(pll_0517x, CLK_FOUT_SHARED0_PLL, "fout_shared0_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED0, PLL_CON3_PLL_SHARED0, NULL),
	PLL(pll_0517x, CLK_FOUT_SHARED1_PLL, "fout_shared1_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED1, PLL_CON3_PLL_SHARED1, NULL),
	PLL(pll_0518x, CLK_FOUT_SHARED2_PLL, "fout_shared2_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED2, PLL_CON3_PLL_SHARED2, NULL),
	PLL(pll_0518x, CLK_FOUT_SHARED3_PLL, "fout_shared3_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED3, PLL_CON3_PLL_SHARED3, NULL),
	PLL(pll_0518x, CLK_FOUT_SPARE_PLL, "fout_spare_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SPARE, PLL_CON3_PLL_SPARE, NULL),
};

/* List of parent clocks for Muxes in CMU_TOP */
PNAME(mout_pll_lf_mif_p)		= { "oscclk", "fout_lf_mif_pll" };
PNAME(mout_pll_shared0_p)		= { "oscclk", "fout_shared0_pll" };
PNAME(mout_pll_shared1_p)		= { "oscclk", "fout_shared1_pll" };
PNAME(mout_pll_shared2_p)		= { "oscclk", "fout_shared2_pll" };
PNAME(mout_pll_shared3_p)		= { "oscclk", "fout_shared3_pll" };
PNAME(mout_pll_spare_p)			= { "oscclk", "fout_spare_pll" };
PNAME(mout_cmu_aur_aur_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_aur_aurctl_p)		= { "mout_pll_shared2",
					  "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_aur_noc_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div5",
					  "mout_pll_spare" };
PNAME(mout_cmu_bo_noc_p)		= { "mout_pll_shared2",
					  "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_cis_clk0_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk1_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk2_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk3_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk4_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk5_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk6_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cis_clk7_p)		= { "oscclk", "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cmu_boost_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2" };
PNAME(mout_cmu_cmu_boost_option1_p)	= { "dout_cmu_cmu_boost",
					  "gout_apm_clk_cmu_boost_option1" };
PNAME(mout_cmu_cpucl0_dbg_p)		= { "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_cpucl0_switch_p)		= { "mout_pll_shared1",
					  "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "mout_pll_spare" };
PNAME(mout_cmu_cpucl1_switch_p)		= { "mout_pll_shared1",
					  "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "mout_pll_spare" };
PNAME(mout_cmu_cpucl2_switch_p)		= { "mout_pll_shared1",
					  "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "mout_pll_spare" };
PNAME(mout_cmu_csis_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_disp_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_dns_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_dpu_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_eh_noc_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div5",
					  "mout_pll_spare" };
PNAME(mout_cmu_g2d_g2d_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_g2d_mscl_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_g3aa_g3aa_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_g3d_glb_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_g3d_nocd_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_g3d_switch_p)		= { "mout_pll_shared2",
					  "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "mout_pll_spare", "mout_pll_spare" };
PNAME(mout_cmu_gdc_gdc0_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_gdc_gdc1_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_gdc_scsc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_hpm_p)			= { "oscclk", "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2" };
PNAME(mout_cmu_hsi0_dpgtc_p)		= { "oscclk", "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_hsi0_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_hsi0_usb31drd_p)		= { "oscclk", "dout_cmu_shared2_div2" };
PNAME(mout_cmu_hsi0_usbdpdbg_p)		= { "oscclk", "dout_cmu_shared2_div2" };
PNAME(mout_cmu_hsi1_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_hsi1_pcie_p)		= { "oscclk", "dout_cmu_shared2_div2" };
PNAME(mout_cmu_hsi2_mmc_card_p)		= { "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_hsi2_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_hsi2_pcie_p)		= { "oscclk", "dout_cmu_shared2_div2" };
PNAME(mout_cmu_hsi2_ufs_embd_p)		= { "oscclk", "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_ipp_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_itp_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_mcsc_itsc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_mcsc_mcsc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_mfc_mfc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_mif_nocp_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared0_div5",
					  "mout_pll_spare" };
PNAME(mout_cmu_mif_switch_p)		= { "mout_pll_shared0",
					  "mout_pll_shared1",
					  "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "dout_cmu_shared0_div3",
					  "mout_pll_lf_mif", "mout_pll_spare" };
PNAME(mout_cmu_misc_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_misc_sss_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_nocl0_noc_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div5",
					  "mout_pll_spare" };
PNAME(mout_cmu_nocl1a_noc_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div5",
					  "mout_pll_spare" };
PNAME(mout_cmu_nocl1b_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare", "oscclk", "oscclk",
					  "oscclk" };
PNAME(mout_cmu_nocl2a_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_pdp_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_pdp_vra_p)		= { "mout_pll_shared2",
					  "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_peric0_ip_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_peric0_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_peric1_ip_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_peric1_noc_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_tnr_noc_p)		= { "dout_cmu_shared0_div3",
					  "mout_pll_shared3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "mout_pll_spare", "oscclk" };
PNAME(mout_cmu_top_boost_option1_p)	= { "oscclk",
					  "gout_apm_clk_cmu_boost_option1" };
PNAME(mout_cmu_top_cmuref_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared1_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2" };
PNAME(mout_cmu_tpu_noc_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_tpu_tpu_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_tpu_tpuctl_p)		= { "dout_cmu_shared0_div2",
					  "dout_cmu_shared1_div2",
					  "mout_pll_shared2",
					  "mout_pll_shared3",
					  "dout_cmu_shared0_div3",
					  "dout_cmu_shared1_div3",
					  "dout_cmu_shared0_div4",
					  "mout_pll_spare" };
PNAME(mout_cmu_tpu_uart_p)		= { "dout_cmu_shared0_div4",
					  "dout_cmu_shared2_div2",
					  "dout_cmu_shared3_div2",
					  "mout_pll_spare" };
PNAME(mout_cmu_cmuref_p)		= { "mout_cmu_top_boost_option1",
					  "dout_cmu_cmuref" };

static const struct samsung_mux_clock top_mux_clks[] __initconst = {
	MUX(CLK_MOUT_PLL_LF_MIF, "mout_pll_lf_mif", mout_pll_lf_mif_p,
	    PLL_CON0_PLL_LF_MIF, 4, 1),
	MUX(CLK_MOUT_PLL_SHARED0, "mout_pll_shared0", mout_pll_shared0_p,
	    PLL_CON0_PLL_SHARED0, 4, 1),
	MUX(CLK_MOUT_PLL_SHARED1, "mout_pll_shared1", mout_pll_shared1_p,
	    PLL_CON0_PLL_SHARED1, 4, 1),
	MUX(CLK_MOUT_PLL_SHARED2, "mout_pll_shared2", mout_pll_shared2_p,
	    PLL_CON0_PLL_SHARED2, 4, 1),
	MUX(CLK_MOUT_PLL_SHARED3, "mout_pll_shared3", mout_pll_shared3_p,
	    PLL_CON0_PLL_SHARED3, 4, 1),
	MUX(CLK_MOUT_PLL_SPARE, "mout_pll_spare", mout_pll_spare_p,
	    PLL_CON0_PLL_SPARE, 4, 1),
	MUX(CLK_MOUT_CMU_AUR_AUR, "mout_cmu_aur_aur",
	    mout_cmu_aur_aur_p, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR, 0, 3),
	MUX(CLK_MOUT_CMU_AUR_AURCTL, "mout_cmu_aur_aurctl",
	    mout_cmu_aur_aurctl_p, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL, 0, 3),
	MUX(CLK_MOUT_CMU_AUR_NOC, "mout_cmu_aur_noc",
	    mout_cmu_aur_noc_p, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_BO_NOC, "mout_cmu_bo_noc",
	    mout_cmu_bo_noc_p, CLK_CON_MUX_MUX_CLKCMU_BO_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK0, "mout_cmu_cis_clk0",
	    mout_cmu_cis_clk0_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK1, "mout_cmu_cis_clk1",
	    mout_cmu_cis_clk1_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK2, "mout_cmu_cis_clk2",
	    mout_cmu_cis_clk2_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK3, "mout_cmu_cis_clk3",
	    mout_cmu_cis_clk3_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK4, "mout_cmu_cis_clk4",
	    mout_cmu_cis_clk4_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK5, "mout_cmu_cis_clk5",
	    mout_cmu_cis_clk5_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK6, "mout_cmu_cis_clk6",
	    mout_cmu_cis_clk6_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6, 0, 3),
	MUX(CLK_MOUT_CMU_CIS_CLK7, "mout_cmu_cis_clk7",
	    mout_cmu_cis_clk7_p, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7, 0, 3),
	MUX(CLK_MOUT_CMU_CMU_BOOST, "mout_cmu_cmu_boost",
	    mout_cmu_cmu_boost_p, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0, 2),
	MUX(CLK_MOUT_CMU_CMU_BOOST_OPTION1, "mout_cmu_cmu_boost_option1",
	    mout_cmu_cmu_boost_option1_p, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1, 0, 1),
	MUX(CLK_MOUT_CMU_CPUCL0_DBG, "mout_cmu_cpucl0_dbg",
	    mout_cmu_cpucl0_dbg_p, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0, 3),
	MUX(CLK_MOUT_CMU_CPUCL0_SWITCH, "mout_cmu_cpucl0_switch",
	    mout_cmu_cpucl0_switch_p, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0, 3),
	MUX(CLK_MOUT_CMU_CPUCL1_SWITCH, "mout_cmu_cpucl1_switch",
	    mout_cmu_cpucl1_switch_p, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0, 3),
	MUX(CLK_MOUT_CMU_CPUCL2_SWITCH, "mout_cmu_cpucl2_switch",
	    mout_cmu_cpucl2_switch_p, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH, 0, 3),
	MUX(CLK_MOUT_CMU_CSIS_NOC, "mout_cmu_csis_noc",
	    mout_cmu_csis_noc_p, CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_DISP_NOC, "mout_cmu_disp_noc",
	    mout_cmu_disp_noc_p, CLK_CON_MUX_MUX_CLKCMU_DISP_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_DNS_NOC, "mout_cmu_dns_noc",
	    mout_cmu_dns_noc_p, CLK_CON_MUX_MUX_CLKCMU_DNS_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_DPU_NOC, "mout_cmu_dpu_noc",
	    mout_cmu_dpu_noc_p, CLK_CON_MUX_MUX_CLKCMU_DPU_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_EH_NOC, "mout_cmu_eh_noc",
	    mout_cmu_eh_noc_p, CLK_CON_MUX_MUX_CLKCMU_EH_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_G2D_G2D, "mout_cmu_g2d_g2d",
	    mout_cmu_g2d_g2d_p, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0, 3),
	MUX(CLK_MOUT_CMU_G2D_MSCL, "mout_cmu_g2d_mscl",
	    mout_cmu_g2d_mscl_p, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0, 3),
	MUX(CLK_MOUT_CMU_G3AA_G3AA, "mout_cmu_g3aa_g3aa",
	    mout_cmu_g3aa_g3aa_p, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA, 0, 3),
	MUX(CLK_MOUT_CMU_G3D_GLB, "mout_cmu_g3d_glb",
	    mout_cmu_g3d_glb_p, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB, 0, 3),
	MUX(CLK_MOUT_CMU_G3D_NOCD, "mout_cmu_g3d_nocd",
	    mout_cmu_g3d_nocd_p, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD, 0, 3),
	MUX(CLK_MOUT_CMU_G3D_SWITCH, "mout_cmu_g3d_switch",
	    mout_cmu_g3d_switch_p, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH, 0, 3),
	MUX(CLK_MOUT_CMU_GDC_GDC0, "mout_cmu_gdc_gdc0",
	    mout_cmu_gdc_gdc0_p, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0, 0, 3),
	MUX(CLK_MOUT_CMU_GDC_GDC1, "mout_cmu_gdc_gdc1",
	    mout_cmu_gdc_gdc1_p, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1, 0, 3),
	MUX(CLK_MOUT_CMU_GDC_SCSC, "mout_cmu_gdc_scsc",
	    mout_cmu_gdc_scsc_p, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC, 0, 3),
	MUX(CLK_MOUT_CMU_HPM, "mout_cmu_hpm",
	    mout_cmu_hpm_p, CLK_CON_MUX_MUX_CLKCMU_HPM, 0, 2),
	MUX(CLK_MOUT_CMU_HSI0_DPGTC, "mout_cmu_hsi0_dpgtc",
	    mout_cmu_hsi0_dpgtc_p, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC, 0, 2),
	MUX(CLK_MOUT_CMU_HSI0_NOC, "mout_cmu_hsi0_noc",
	    mout_cmu_hsi0_noc_p, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_HSI0_USB31DRD, "mout_cmu_hsi0_usb31drd",
	    mout_cmu_hsi0_usb31drd_p, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD, 0, 1),
	MUX(CLK_MOUT_CMU_HSI0_USBDPDBG, "mout_cmu_hsi0_usbdpdbg",
	    mout_cmu_hsi0_usbdpdbg_p, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG, 0, 1),
	MUX(CLK_MOUT_CMU_HSI1_NOC, "mout_cmu_hsi1_noc",
	    mout_cmu_hsi1_noc_p, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_HSI1_PCIE, "mout_cmu_hsi1_pcie",
	    mout_cmu_hsi1_pcie_p, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE, 0, 1),
	MUX(CLK_MOUT_CMU_HSI2_MMC_CARD, "mout_cmu_hsi2_mmc_card",
	    mout_cmu_hsi2_mmc_card_p, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD, 0, 2),
	MUX(CLK_MOUT_CMU_HSI2_NOC, "mout_cmu_hsi2_noc",
	    mout_cmu_hsi2_noc_p, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_HSI2_PCIE, "mout_cmu_hsi2_pcie",
	    mout_cmu_hsi2_pcie_p, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE, 0, 1),
	MUX(CLK_MOUT_CMU_HSI2_UFS_EMBD, "mout_cmu_hsi2_ufs_embd",
	    mout_cmu_hsi2_ufs_embd_p, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD, 0, 2),
	MUX(CLK_MOUT_CMU_IPP_NOC, "mout_cmu_ipp_noc",
	    mout_cmu_ipp_noc_p, CLK_CON_MUX_MUX_CLKCMU_IPP_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_ITP_NOC, "mout_cmu_itp_noc",
	    mout_cmu_itp_noc_p, CLK_CON_MUX_MUX_CLKCMU_ITP_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_MCSC_ITSC, "mout_cmu_mcsc_itsc",
	    mout_cmu_mcsc_itsc_p, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC, 0, 3),
	MUX(CLK_MOUT_CMU_MCSC_MCSC, "mout_cmu_mcsc_mcsc",
	    mout_cmu_mcsc_mcsc_p, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC, 0, 3),
	MUX(CLK_MOUT_CMU_MFC_MFC, "mout_cmu_mfc_mfc",
	    mout_cmu_mfc_mfc_p, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0, 3),
	MUX(CLK_MOUT_CMU_MIF_NOCP, "mout_cmu_mif_nocp",
	    mout_cmu_mif_nocp_p, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP, 0, 2),
	MUX(CLK_MOUT_CMU_MIF_SWITCH, "mout_cmu_mif_switch",
	    mout_cmu_mif_switch_p, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0, 3),
	MUX(CLK_MOUT_CMU_MISC_NOC, "mout_cmu_misc_noc",
	    mout_cmu_misc_noc_p, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC, 0, 2),
	MUX(CLK_MOUT_CMU_MISC_SSS, "mout_cmu_misc_sss",
	    mout_cmu_misc_sss_p, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS, 0, 2),
	MUX(CLK_MOUT_CMU_NOCL0_NOC, "mout_cmu_nocl0_noc",
	    mout_cmu_nocl0_noc_p, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_NOCL1A_NOC, "mout_cmu_nocl1a_noc",
	    mout_cmu_nocl1a_noc_p, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_NOCL1B_NOC, "mout_cmu_nocl1b_noc",
	    mout_cmu_nocl1b_noc_p, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_NOCL2A_NOC, "mout_cmu_nocl2a_noc",
	    mout_cmu_nocl2a_noc_p, CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_PDP_NOC, "mout_cmu_pdp_noc",
	    mout_cmu_pdp_noc_p, CLK_CON_MUX_MUX_CLKCMU_PDP_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_PDP_VRA, "mout_cmu_pdp_vra",
	    mout_cmu_pdp_vra_p, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA, 0, 3),
	MUX(CLK_MOUT_CMU_PERIC0_IP, "mout_cmu_peric0_ip",
	    mout_cmu_peric0_ip_p, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0, 2),
	MUX(CLK_MOUT_CMU_PERIC0_NOC, "mout_cmu_peric0_noc",
	    mout_cmu_peric0_noc_p, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC, 0, 2),
	MUX(CLK_MOUT_CMU_PERIC1_IP, "mout_cmu_peric1_ip",
	    mout_cmu_peric1_ip_p, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0, 2),
	MUX(CLK_MOUT_CMU_PERIC1_NOC, "mout_cmu_peric1_noc",
	    mout_cmu_peric1_noc_p, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC, 0, 2),
	MUX(CLK_MOUT_CMU_TNR_NOC, "mout_cmu_tnr_noc",
	    mout_cmu_tnr_noc_p, CLK_CON_MUX_MUX_CLKCMU_TNR_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_TOP_BOOST_OPTION1, "mout_cmu_top_boost_option1",
	    mout_cmu_top_boost_option1_p, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1, 0, 1),
	MUX(CLK_MOUT_CMU_TOP_CMUREF, "mout_cmu_top_cmuref",
	    mout_cmu_top_cmuref_p, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF, 0, 2),
	MUX(CLK_MOUT_CMU_TPU_NOC, "mout_cmu_tpu_noc",
	    mout_cmu_tpu_noc_p, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC, 0, 3),
	MUX(CLK_MOUT_CMU_TPU_TPU, "mout_cmu_tpu_tpu",
	    mout_cmu_tpu_tpu_p, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU, 0, 3),
	MUX(CLK_MOUT_CMU_TPU_TPUCTL, "mout_cmu_tpu_tpuctl",
	    mout_cmu_tpu_tpuctl_p, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL, 0, 3),
	MUX(CLK_MOUT_CMU_TPU_UART, "mout_cmu_tpu_uart",
	    mout_cmu_tpu_uart_p, CLK_CON_MUX_MUX_CLKCMU_TPU_UART, 0, 2),
	MUX(CLK_MOUT_CMU_CMUREF, "mout_cmu_cmuref",
	    mout_cmu_cmuref_p, CLK_CON_MUX_MUX_CMU_CMUREF, 0, 1),
};

static const struct samsung_div_clock top_div_clks[] __initconst = {
	DIV(CLK_DOUT_CMU_AUR_AUR, "dout_cmu_aur_aur",
	    "gout_cmu_aur_aur", CLK_CON_DIV_CLKCMU_AUR_AUR, 0, 4),
	DIV(CLK_DOUT_CMU_AUR_AURCTL, "dout_cmu_aur_aurctl",
	    "gout_cmu_aur_aurctl", CLK_CON_DIV_CLKCMU_AUR_AURCTL, 0, 4),
	DIV(CLK_DOUT_CMU_AUR_NOC, "dout_cmu_aur_noc",
	    "gout_cmu_aur_noc", CLK_CON_DIV_CLKCMU_AUR_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_BO_NOC, "dout_cmu_bo_noc",
	    "gout_cmu_bo_noc", CLK_CON_DIV_CLKCMU_BO_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_CIS_CLK0, "dout_cmu_cis_clk0",
	    "gout_cmu_cis_clk0", CLK_CON_DIV_CLKCMU_CIS_CLK0, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK1, "dout_cmu_cis_clk1",
	    "gout_cmu_cis_clk1", CLK_CON_DIV_CLKCMU_CIS_CLK1, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK2, "dout_cmu_cis_clk2",
	    "gout_cmu_cis_clk2", CLK_CON_DIV_CLKCMU_CIS_CLK2, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK3, "dout_cmu_cis_clk3",
	    "gout_cmu_cis_clk3", CLK_CON_DIV_CLKCMU_CIS_CLK3, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK4, "dout_cmu_cis_clk4",
	    "gout_cmu_cis_clk4", CLK_CON_DIV_CLKCMU_CIS_CLK4, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK5, "dout_cmu_cis_clk5",
	    "gout_cmu_cis_clk5", CLK_CON_DIV_CLKCMU_CIS_CLK5, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK6, "dout_cmu_cis_clk6",
	    "gout_cmu_cis_clk6", CLK_CON_DIV_CLKCMU_CIS_CLK6, 0, 5),
	DIV(CLK_DOUT_CMU_CIS_CLK7, "dout_cmu_cis_clk7",
	    "gout_cmu_cis_clk7", CLK_CON_DIV_CLKCMU_CIS_CLK7, 0, 5),
	DIV(CLK_DOUT_CMU_CPUCL0_DBG, "dout_cmu_cpucl0_dbg",
	    "gout_cmu_cpucl0_dbg_noc", CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0, 4),
	DIV(CLK_DOUT_CMU_CPUCL0_SWITCH, "dout_cmu_cpucl0_switch",
	    "gout_cmu_cpucl0_switch", CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0, 3),
	DIV(CLK_DOUT_CMU_CPUCL1_SWITCH, "dout_cmu_cpucl1_switch",
	    "gout_cmu_cpucl1_switch", CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0, 3),
	DIV(CLK_DOUT_CMU_CPUCL2_SWITCH, "dout_cmu_cpucl2_switch",
	    "gout_cmu_cpucl2_switch", CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0, 3),
	DIV(CLK_DOUT_CMU_CSIS_NOC, "dout_cmu_csis_noc",
	    "gout_cmu_csis_noc", CLK_CON_DIV_CLKCMU_CSIS_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_DISP_NOC, "dout_cmu_disp_noc",
	    "gout_cmu_disp_noc", CLK_CON_DIV_CLKCMU_DISP_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_DNS_NOC, "dout_cmu_dns_noc",
	    "gout_cmu_dns_noc", CLK_CON_DIV_CLKCMU_DNS_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_DPU_NOC, "dout_cmu_dpu_noc",
	    "gout_cmu_dpu_noc", CLK_CON_DIV_CLKCMU_DPU_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_EH_NOC, "dout_cmu_eh_noc",
	    "gout_cmu_eh_noc", CLK_CON_DIV_CLKCMU_EH_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_G2D_G2D, "dout_cmu_g2d_g2d",
	    "gout_cmu_g2d_g2d", CLK_CON_DIV_CLKCMU_G2D_G2D, 0, 4),
	DIV(CLK_DOUT_CMU_G2D_MSCL, "dout_cmu_g2d_mscl",
	    "gout_cmu_g2d_mscl", CLK_CON_DIV_CLKCMU_G2D_MSCL, 0, 4),
	DIV(CLK_DOUT_CMU_G3AA_G3AA, "dout_cmu_g3aa_g3aa",
	    "gout_cmu_g3aa_g3aa", CLK_CON_DIV_CLKCMU_G3AA_G3AA, 0, 4),
	DIV(CLK_DOUT_CMU_G3D_GLB, "dout_cmu_g3d_glb",
	    "gout_cmu_g3d_glb", CLK_CON_DIV_CLKCMU_G3D_GLB, 0, 4),
	DIV(CLK_DOUT_CMU_G3D_NOCD, "dout_cmu_g3d_nocd",
	    "gout_cmu_g3d_nocd", CLK_CON_DIV_CLKCMU_G3D_NOCD, 0, 4),
	DIV(CLK_DOUT_CMU_G3D_SWITCH, "dout_cmu_g3d_switch",
	    "gout_cmu_g3d_switch", CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0, 3),
	DIV(CLK_DOUT_CMU_GDC_GDC0, "dout_cmu_gdc_gdc0",
	    "gout_cmu_gdc_gdc0", CLK_CON_DIV_CLKCMU_GDC_GDC0, 0, 4),
	DIV(CLK_DOUT_CMU_GDC_GDC1, "dout_cmu_gdc_gdc1",
	    "gout_cmu_gdc_gdc1", CLK_CON_DIV_CLKCMU_GDC_GDC1, 0, 4),
	DIV(CLK_DOUT_CMU_GDC_SCSC, "dout_cmu_gdc_scsc",
	    "gout_cmu_gdc_scsc", CLK_CON_DIV_CLKCMU_GDC_SCSC, 0, 4),
	DIV(CLK_DOUT_CMU_HPM, "dout_cmu_hpm",
	    "gout_cmu_hpm", CLK_CON_DIV_CLKCMU_HPM, 0, 2),
	DIV(CLK_DOUT_CMU_HSI0_DPGTC, "dout_cmu_hsi0_dpgtc",
	    "gout_cmu_hsi0_dpgtc", CLK_CON_DIV_CLKCMU_HSI0_DPGTC, 0, 4),
	DIV(CLK_DOUT_CMU_HSI0_NOC, "dout_cmu_hsi0_noc",
	    "gout_cmu_hsi0_noc", CLK_CON_DIV_CLKCMU_HSI0_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_HSI0_USB31DRD, "dout_cmu_hsi0_usb31drd",
	    "gout_cmu_hsi0_usb31drd", CLK_CON_DIV_CLKCMU_HSI0_USB31DRD, 0, 5),
	DIV(CLK_DOUT_CMU_HSI1_NOC, "dout_cmu_hsi1_noc",
	    "gout_cmu_hsi1_noc", CLK_CON_DIV_CLKCMU_HSI1_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_HSI1_PCIE, "dout_cmu_hsi1_pcie",
	    "gout_cmu_hsi1_pcie", CLK_CON_DIV_CLKCMU_HSI1_PCIE, 0, 3),
	DIV(CLK_DOUT_CMU_HSI2_MMC_CARD, "dout_cmu_hsi2_mmc_card",
	    "gout_cmu_hsi2_mmccard", CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD, 0, 9),
	DIV(CLK_DOUT_CMU_HSI2_NOC, "dout_cmu_hsi2_noc",
	    "gout_cmu_hsi2_noc", CLK_CON_DIV_CLKCMU_HSI2_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_HSI2_PCIE, "dout_cmu_hsi2_pcie",
	    "gout_cmu_hsi2_pcie", CLK_CON_DIV_CLKCMU_HSI2_PCIE, 0, 3),
	DIV(CLK_DOUT_CMU_HSI2_UFS_EMBD, "dout_cmu_hsi2_ufs_embd",
	    "gout_cmu_hsi2_ufs_embd", CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD, 0, 4),
	DIV(CLK_DOUT_CMU_IPP_NOC, "dout_cmu_ipp_noc",
	    "gout_cmu_ipp_noc", CLK_CON_DIV_CLKCMU_IPP_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_ITP_NOC, "dout_cmu_itp_noc",
	    "gout_cmu_itp_noc", CLK_CON_DIV_CLKCMU_ITP_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_MCSC_ITSC, "dout_cmu_mcsc_itsc",
	    "gout_cmu_mcsc_itsc", CLK_CON_DIV_CLKCMU_MCSC_ITSC, 0, 4),
	DIV(CLK_DOUT_CMU_MCSC_MCSC, "dout_cmu_mcsc_mcsc",
	    "gout_cmu_mcsc_mcsc", CLK_CON_DIV_CLKCMU_MCSC_MCSC, 0, 4),
	DIV(CLK_DOUT_CMU_MFC_MFC, "dout_cmu_mfc_mfc",
	    "gout_cmu_mfc_mfc", CLK_CON_DIV_CLKCMU_MFC_MFC, 0, 4),
	DIV(CLK_DOUT_CMU_MIF_NOCP, "dout_cmu_mif_nocp",
	    "gout_cmu_mif_nocp", CLK_CON_DIV_CLKCMU_MIF_NOCP, 0, 4),
	DIV(CLK_DOUT_CMU_MISC_NOC, "dout_cmu_misc_noc",
	    "gout_cmu_misc_noc", CLK_CON_DIV_CLKCMU_MISC_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_MISC_SSS, "dout_cmu_misc_sss",
	    "gout_cmu_misc_sss", CLK_CON_DIV_CLKCMU_MISC_SSS, 0, 4),
	DIV(CLK_DOUT_CMU_NOCL0_NOC, "dout_cmu_nocl0_noc",
	    "gout_cmu_nocl0_noc", CLK_CON_DIV_CLKCMU_NOCL0_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_NOCL1A_NOC, "dout_cmu_nocl1a_noc",
	    "gout_cmu_nocl1a_noc", CLK_CON_DIV_CLKCMU_NOCL1A_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_NOCL1B_NOC, "dout_cmu_nocl1b_noc",
	    "gout_cmu_nocl1b_noc", CLK_CON_DIV_CLKCMU_NOCL1B_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_NOCL2A_NOC, "dout_cmu_nocl2a_noc",
	    "gout_cmu_nocl2a_noc", CLK_CON_DIV_CLKCMU_NOCL2A_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_PDP_NOC, "dout_cmu_pdp_noc",
	    "gout_cmu_pdp_noc", CLK_CON_DIV_CLKCMU_PDP_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_PDP_VRA, "dout_cmu_pdp_vra",
	    "gout_cmu_pdp_vra", CLK_CON_DIV_CLKCMU_PDP_VRA, 0, 4),
	DIV(CLK_DOUT_CMU_PERIC0_IP, "dout_cmu_peric0_ip",
	    "gout_cmu_peric0_ip", CLK_CON_DIV_CLKCMU_PERIC0_IP, 0, 4),
	DIV(CLK_DOUT_CMU_PERIC0_NOC, "dout_cmu_peric0_noc",
	    "gout_cmu_peric0_noc", CLK_CON_DIV_CLKCMU_PERIC0_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_PERIC1_IP, "dout_cmu_peric1_ip",
	    "gout_cmu_peric1_ip", CLK_CON_DIV_CLKCMU_PERIC1_IP, 0, 4),
	DIV(CLK_DOUT_CMU_PERIC1_NOC, "dout_cmu_peric1_noc",
	    "gout_cmu_peric1_noc", CLK_CON_DIV_CLKCMU_PERIC1_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_TNR_NOC, "dout_cmu_tnr_noc",
	    "gout_cmu_tnr_noc", CLK_CON_DIV_CLKCMU_TNR_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_TPU_NOC, "dout_cmu_tpu_noc",
	    "gout_cmu_tpu_noc", CLK_CON_DIV_CLKCMU_TPU_NOC, 0, 4),
	DIV(CLK_DOUT_CMU_TPU_TPU, "dout_cmu_tpu_tpu",
	    "gout_cmu_tpu_tpu", CLK_CON_DIV_CLKCMU_TPU_TPU, 0, 4),
	DIV(CLK_DOUT_CMU_TPU_TPUCTL, "dout_cmu_tpu_tpuctl",
	    "gout_cmu_tpu_tpuctl", CLK_CON_DIV_CLKCMU_TPU_TPUCTL, 0, 4),
	DIV(CLK_DOUT_CMU_TPU_UART, "dout_cmu_tpu_uart",
	    "gout_cmu_tpu_uart", CLK_CON_DIV_CLKCMU_TPU_UART, 0, 4),
	DIV(CLK_DOUT_CMU_CMU_BOOST, "dout_cmu_cmu_boost",
	    "gout_cmu_cmu_boost", CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST, 0, 2),
	DIV(CLK_DOUT_CMU_CMUREF, "dout_cmu_cmuref",
	    "gout_cmu_top_cmuref", CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0, 2),
	DIV(CLK_DOUT_CMU_SHARED0_DIV2, "dout_cmu_shared0_div2",
	    "mout_pll_shared0", CLK_CON_DIV_PLL_SHARED0_DIV2, 0, 1),
	DIV(CLK_DOUT_CMU_SHARED0_DIV3, "dout_cmu_shared0_div3",
	    "mout_pll_shared0", CLK_CON_DIV_PLL_SHARED0_DIV3, 0, 2),
	DIV(CLK_DOUT_CMU_SHARED0_DIV4, "dout_cmu_shared0_div4",
	    "dout_cmu_shared0_div2", CLK_CON_DIV_PLL_SHARED0_DIV4, 0, 1),
	DIV(CLK_DOUT_CMU_SHARED0_DIV5, "dout_cmu_shared0_div5",
	    "mout_pll_shared0", CLK_CON_DIV_PLL_SHARED0_DIV5, 0, 3),
	DIV(CLK_DOUT_CMU_SHARED1_DIV2, "dout_cmu_shared1_div2",
	    "mout_pll_shared1", CLK_CON_DIV_PLL_SHARED1_DIV2, 0, 1),
	DIV(CLK_DOUT_CMU_SHARED1_DIV3, "dout_cmu_shared1_div3",
	    "mout_pll_shared1", CLK_CON_DIV_PLL_SHARED1_DIV3, 0, 2),
	DIV(CLK_DOUT_CMU_SHARED1_DIV4, "dout_cmu_shared1_div4",
	    "dout_cmu_shared1_div2", CLK_CON_DIV_PLL_SHARED1_DIV4, 0, 1),
	DIV(CLK_DOUT_CMU_SHARED2_DIV2, "dout_cmu_shared2_div2",
	    "mout_pll_shared2", CLK_CON_DIV_PLL_SHARED2_DIV2, 0, 1),
	DIV(CLK_DOUT_CMU_SHARED3_DIV2, "dout_cmu_shared3_div2",
	    "mout_pll_shared3", CLK_CON_DIV_PLL_SHARED3_DIV2, 0, 1),
};

static const struct samsung_fixed_factor_clock top_ffactor_clks[] __initconst = {
	FFACTOR(CLK_DOUT_CMU_HSI0_USBDPDBG, "dout_cmu_hsi0_usbdpdbg",
		"gout_cmu_hsi0_usbdpdbg", 1, 4, 0),
	FFACTOR(CLK_DOUT_CMU_OTP, "dout_cmu_otp",
		"oscclk", 1, 8, 0),
};

static const struct samsung_gate_clock top_gate_clks[] __initconst = {
	GATE(CLK_GOUT_CMU_CPUCL0_BOOST, "gout_cmu_cpucl0_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_CPUCL0_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CPUCL1_BOOST, "gout_cmu_cpucl1_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_CPUCL1_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CPUCL2_BOOST, "gout_cmu_cpucl2_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_CPUCL2_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_MIF_BOOST, "gout_cmu_mif_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_MIF_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_MIF_SWITCH, "gout_cmu_mif_switch",
	     "mout_cmu_mif_switch",
	     CLK_CON_GAT_CLKCMU_MIF_SWITCH, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL0_BOOST, "gout_cmu_nocl0_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_NOCL0_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL1A_BOOST, "gout_cmu_nocl1a_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_NOCL1A_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL1B_BOOST, "gout_cmu_nocl1b_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_NOCL1B_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL2A_BOOST, "gout_cmu_nocl2a_boost",
	     "mout_cmu_cmu_boost_option1",
	     CLK_CON_GAT_CLKCMU_NOCL2A_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_AUR_AUR, "gout_cmu_aur_aur",
	     "mout_cmu_aur_aur",
	     CLK_CON_GAT_GATE_CLKCMU_AUR_AUR, 21, 0, 0),
	GATE(CLK_GOUT_CMU_AUR_AURCTL, "gout_cmu_aur_aurctl",
	     "mout_cmu_aur_aurctl",
	     CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL, 21, 0, 0),
	GATE(CLK_GOUT_CMU_AUR_NOC, "gout_cmu_aur_noc",
	     "mout_cmu_aur_noc",
	     CLK_CON_GAT_GATE_CLKCMU_AUR_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_BO_NOC, "gout_cmu_bo_noc",
	     "mout_cmu_bo_noc",
	     CLK_CON_GAT_GATE_CLKCMU_BO_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK0, "gout_cmu_cis_clk0",
	     "mout_cmu_cis_clk0",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK1, "gout_cmu_cis_clk1",
	     "mout_cmu_cis_clk1",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK2, "gout_cmu_cis_clk2",
	     "mout_cmu_cis_clk2",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK3, "gout_cmu_cis_clk3",
	     "mout_cmu_cis_clk3",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK4, "gout_cmu_cis_clk4",
	     "mout_cmu_cis_clk4",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK5, "gout_cmu_cis_clk5",
	     "mout_cmu_cis_clk5",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK6, "gout_cmu_cis_clk6",
	     "mout_cmu_cis_clk6",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CIS_CLK7, "gout_cmu_cis_clk7",
	     "mout_cmu_cis_clk7",
	     CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7, 21, 0, 0),
	GATE(CLK_GOUT_CMU_CMU_BOOST, "gout_cmu_cmu_boost",
	     "mout_cmu_cmu_boost",
	     CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CPUCL0_DBG_NOC, "gout_cmu_cpucl0_dbg_noc",
	     "mout_cmu_cpucl0_dbg",
	     CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CPUCL0_SWITCH, "gout_cmu_cpucl0_switch",
	     "mout_cmu_cpucl0_switch",
	     CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CPUCL1_SWITCH, "gout_cmu_cpucl1_switch",
	     "mout_cmu_cpucl1_switch",
	     CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CPUCL2_SWITCH, "gout_cmu_cpucl2_switch",
	     "mout_cmu_cpucl2_switch",
	     CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_CSIS_NOC, "gout_cmu_csis_noc",
	     "mout_cmu_csis_noc",
	     CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_DISP_NOC, "gout_cmu_disp_noc",
	     "mout_cmu_disp_noc",
	     CLK_CON_GAT_GATE_CLKCMU_DISP_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_DNS_NOC, "gout_cmu_dns_noc",
	     "mout_cmu_dns_noc",
	     CLK_CON_GAT_GATE_CLKCMU_DNS_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_DPU_NOC, "gout_cmu_dpu_noc",
	     "mout_cmu_dpu_noc",
	     CLK_CON_GAT_GATE_CLKCMU_DPU_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_EH_NOC, "gout_cmu_eh_noc",
	     "mout_cmu_eh_noc",
	     CLK_CON_GAT_GATE_CLKCMU_EH_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_G2D_G2D, "gout_cmu_g2d_g2d",
	     "mout_cmu_g2d_g2d",
	     CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 21, 0, 0),
	GATE(CLK_GOUT_CMU_G2D_MSCL, "gout_cmu_g2d_mscl",
	     "mout_cmu_g2d_mscl",
	     CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL, 21, 0, 0),
	GATE(CLK_GOUT_CMU_G3AA_G3AA, "gout_cmu_g3aa_g3aa",
	     "mout_cmu_g3aa_g3aa",
	     CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA, 21, 0, 0),
	GATE(CLK_GOUT_CMU_G3D_GLB, "gout_cmu_g3d_glb",
	     "mout_cmu_g3d_glb",
	     CLK_CON_GAT_GATE_CLKCMU_G3D_GLB, 21, 0, 0),
	GATE(CLK_GOUT_CMU_G3D_NOCD, "gout_cmu_g3d_nocd",
	     "mout_cmu_g3d_nocd",
	     CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD, 21, 0, 0),
	GATE(CLK_GOUT_CMU_G3D_SWITCH, "gout_cmu_g3d_switch",
	     "mout_cmu_g3d_switch",
	     CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 21, 0, 0),
	GATE(CLK_GOUT_CMU_GDC_GDC0, "gout_cmu_gdc_gdc0",
	     "mout_cmu_gdc_gdc0",
	     CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0, 21, 0, 0),
	GATE(CLK_GOUT_CMU_GDC_GDC1, "gout_cmu_gdc_gdc1",
	     "mout_cmu_gdc_gdc1",
	     CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1, 21, 0, 0),
	GATE(CLK_GOUT_CMU_GDC_SCSC, "gout_cmu_gdc_scsc",
	     "mout_cmu_gdc_scsc",
	     CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HPM, "gout_cmu_hpm",
	     "mout_cmu_hpm",
	     CLK_CON_GAT_GATE_CLKCMU_HPM, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI0_DPGTC, "gout_cmu_hsi0_dpgtc",
	     "mout_cmu_hsi0_dpgtc",
	     CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI0_NOC, "gout_cmu_hsi0_noc",
	     "mout_cmu_hsi0_noc",
	     CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI0_USB31DRD, "gout_cmu_hsi0_usb31drd",
	     "mout_cmu_hsi0_usb31drd",
	     CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI0_USBDPDBG, "gout_cmu_hsi0_usbdpdbg",
	     "mout_cmu_hsi0_usbdpdbg",
	     CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI1_NOC, "gout_cmu_hsi1_noc",
	     "mout_cmu_hsi1_noc",
	     CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI1_PCIE, "gout_cmu_hsi1_pcie",
	     "mout_cmu_hsi1_pcie",
	     CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI2_MMCCARD, "gout_cmu_hsi2_mmccard",
	     "mout_cmu_hsi2_mmc_card",
	     CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI2_NOC, "gout_cmu_hsi2_noc",
	     "mout_cmu_hsi2_noc",
	     CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI2_PCIE, "gout_cmu_hsi2_pcie",
	     "mout_cmu_hsi2_pcie",
	     CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE, 21, 0, 0),
	GATE(CLK_GOUT_CMU_HSI2_UFS_EMBD, "gout_cmu_hsi2_ufs_embd",
	     "mout_cmu_hsi2_ufs_embd",
	     CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD, 21, 0, 0),
	GATE(CLK_GOUT_CMU_IPP_NOC, "gout_cmu_ipp_noc",
	     "mout_cmu_ipp_noc",
	     CLK_CON_GAT_GATE_CLKCMU_IPP_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_ITP_NOC, "gout_cmu_itp_noc",
	     "mout_cmu_itp_noc",
	     CLK_CON_GAT_GATE_CLKCMU_ITP_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_MCSC_ITSC, "gout_cmu_mcsc_itsc",
	     "mout_cmu_mcsc_itsc",
	     CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_MCSC_MCSC, "gout_cmu_mcsc_mcsc",
	     "mout_cmu_mcsc_mcsc",
	     CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_MFC_MFC, "gout_cmu_mfc_mfc",
	     "mout_cmu_mfc_mfc",
	     CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_MIF_NOCP, "gout_cmu_mif_nocp",
	     "mout_cmu_mif_nocp",
	     CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_MISC_NOC, "gout_cmu_misc_noc",
	     "mout_cmu_misc_noc",
	     CLK_CON_GAT_GATE_CLKCMU_MISC_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_MISC_SSS, "gout_cmu_misc_sss",
	     "mout_cmu_misc_sss",
	     CLK_CON_GAT_GATE_CLKCMU_MISC_SSS, 21, 0, 0),
	GATE(CLK_GOUT_CMU_NOCL0_NOC, "gout_cmu_nocl0_noc",
	     "mout_cmu_nocl0_noc",
	     CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL1A_NOC, "gout_cmu_nocl1a_noc",
	     "mout_cmu_nocl1a_noc",
	     CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL1B_NOC, "gout_cmu_nocl1b_noc",
	     "mout_cmu_nocl1b_noc",
	     CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_NOCL2A_NOC, "gout_cmu_nocl2a_noc",
	     "mout_cmu_nocl2a_noc",
	     CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_PDP_NOC, "gout_cmu_pdp_noc",
	     "mout_cmu_pdp_noc",
	     CLK_CON_GAT_GATE_CLKCMU_PDP_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_PDP_VRA, "gout_cmu_pdp_vra",
	     "mout_cmu_pdp_vra",
	     CLK_CON_GAT_GATE_CLKCMU_PDP_VRA, 21, 0, 0),
	GATE(CLK_GOUT_CMU_PERIC0_IP, "gout_cmu_peric0_ip",
	     "mout_cmu_peric0_ip",
	     CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 21, 0, 0),
	GATE(CLK_GOUT_CMU_PERIC0_NOC, "gout_cmu_peric0_noc",
	     "mout_cmu_peric0_noc",
	     CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_PERIC1_IP, "gout_cmu_peric1_ip",
	     "mout_cmu_peric1_ip",
	     CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 21, 0, 0),
	GATE(CLK_GOUT_CMU_PERIC1_NOC, "gout_cmu_peric1_noc",
	     "mout_cmu_peric1_noc",
	     CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_TNR_NOC, "gout_cmu_tnr_noc",
	     "mout_cmu_tnr_noc",
	     CLK_CON_GAT_GATE_CLKCMU_TNR_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_TOP_CMUREF, "gout_cmu_top_cmuref",
	     "mout_cmu_top_cmuref",
	     CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_CMU_TPU_NOC, "gout_cmu_tpu_noc",
	     "mout_cmu_tpu_noc",
	     CLK_CON_GAT_GATE_CLKCMU_TPU_NOC, 21, 0, 0),
	GATE(CLK_GOUT_CMU_TPU_TPU, "gout_cmu_tpu_tpu",
	     "mout_cmu_tpu_tpu",
	     CLK_CON_GAT_GATE_CLKCMU_TPU_TPU, 21, 0, 0),
	GATE(CLK_GOUT_CMU_TPU_TPUCTL, "gout_cmu_tpu_tpuctl",
	     "mout_cmu_tpu_tpuctl",
	     CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL, 21, 0, 0),
	GATE(CLK_GOUT_CMU_TPU_UART, "gout_cmu_tpu_uart",
	     "mout_cmu_tpu_uart",
	     CLK_CON_GAT_GATE_CLKCMU_TPU_UART, 21, 0, 0),
};

static const struct samsung_cmu_info top_cmu_info __initconst = {
	.pll_clks		= top_pll_clks,
	.nr_pll_clks		= ARRAY_SIZE(top_pll_clks),
	.mux_clks		= top_mux_clks,
	.nr_mux_clks		= ARRAY_SIZE(top_mux_clks),
	.div_clks		= top_div_clks,
	.nr_div_clks		= ARRAY_SIZE(top_div_clks),
	.fixed_factor_clks	= top_ffactor_clks,
	.nr_fixed_factor_clks	= ARRAY_SIZE(top_ffactor_clks),
	.gate_clks		= top_gate_clks,
	.nr_gate_clks		= ARRAY_SIZE(top_gate_clks),
	.nr_clk_ids		= CLKS_NR_TOP,
	.clk_regs		= top_clk_regs,
	.nr_clk_regs		= ARRAY_SIZE(top_clk_regs),
	.auto_clock_gate	= true,
	.gate_dbg_offset	= GS201_GATE_DBG_OFFSET,
	.option_offset		= CMU_CMU_TOP_CONTROLLER_OPTION,
};

static void __init gs201_cmu_top_init(struct device_node *np)
{
	exynos_arm64_register_cmu(NULL, np, &top_cmu_info);
}

/* Register CMU_TOP early, as it's a dependency for other early domains */
CLK_OF_DECLARE(gs201_cmu_top, "google,gs201-cmu-top",
	       gs201_cmu_top_init);

/* ---- CMU_MISC ---------------------------------------------------- */

/* Register Offset definitions for CMU_MISC (0x10010000) */
#define PLL_CON0_MUX_CLKCMU_MISC_NOC_USER						0x0600
#define PLL_CON1_MUX_CLKCMU_MISC_NOC_USER						0x0604
#define PLL_CON0_MUX_CLKCMU_MISC_SSS_USER						0x0610
#define PLL_CON1_MUX_CLKCMU_MISC_SSS_USER						0x0614
#define MISC_CMU_MISC_CONTROLLER_OPTION							0x0800
#define CLK_CON_DIV_DIV_CLK_MISC_GIC							0x1800
#define CLK_CON_DIV_DIV_CLK_MISC_GIC_LH							0x1804
#define CLK_CON_DIV_DIV_CLK_MISC_NOCP							0x1808
#define CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH						0x180c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK	0x2000
#define CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK	0x2004
#define CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK	0x2008
#define CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK	0x200c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK			0x2010
#define CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK		0x2014
#define CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK			0x2018
#define CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK			0x201c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK			0x2020
#define CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK			0x2024
#define CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK				0x2028
#define CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK				0x202c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK				0x2030
#define CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK				0x2034
#define CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK				0x2038
#define CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK		0x203c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK		0x2040
#define CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK		0x2044
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK			0x2048
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK			0x204c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK				0x2050
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK				0x2054
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK				0x2058
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK				0x205c
#define CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK				0x2060
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM			0x2064
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM			0x2068
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM			0x206c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A				0x2070
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK			0x2074
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK				0x2078
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK				0x207c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK			0x2080
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK	0x2084
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK	0x2088
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK			0x208c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK		0x2090
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK		0x2094
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK			0x2098
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK				0x209c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK			0x20a0
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK			0x20a4
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK			0x20a8
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK				0x20ac
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK				0x20b0
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK				0x20b4
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK				0x20b8
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK				0x20bc
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK				0x20c0
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK				0x20c4
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK				0x20c8
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK				0x20cc
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK				0x20d0
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK				0x20d4
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK				0x20d8
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK				0x20dc
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK				0x20e0
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK		0x20e4
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK		0x20e8
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK		0x20ec
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK		0x20f0
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK				0x20f4
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK				0x20f8
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK				0x20fc
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK				0x2100
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK				0x2104
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK				0x2108
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK				0x210c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK				0x2110
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK				0x2114
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK			0x2118
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK			0x211c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK				0x2120
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK				0x2124
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK				0x2128
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK				0x212c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2			0x2130
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1			0x2134
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK			0x2138
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK				0x213c
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK				0x2140
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK			0x2144
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK			0x2148
#define CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK				0x214c
#define DMYQCH_CON_PUF_QCH								0x3000
#define QCH_CON_ADM_AHB_G_SSS_QCH							0x3040
#define QCH_CON_DIT_QCH									0x3044
#define QCH_CON_D_TZPC_MISC_QCH								0x3048
#define QCH_CON_GIC_QCH									0x304c
#define QCH_CON_GPC_MISC_QCH								0x3050
#define QCH_CON_LH_ACEL_SI_D_MISC_QCH							0x3054
#define QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH					0x3058
#define QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH					0x305c
#define QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH					0x3060
#define QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH					0x3064
#define QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH					0x3068
#define QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH					0x306c
#define QCH_CON_LH_AXI_MI_ID_SSS_QCH							0x3070
#define QCH_CON_LH_AXI_MI_P_GIC_CU_QCH							0x3074
#define QCH_CON_LH_AXI_MI_P_MISC_CU_QCH							0x3078
#define QCH_CON_LH_AXI_SI_ID_SSS_QCH							0x307c
#define QCH_CON_LH_AXI_SI_P_GIC_CU_QCH							0x3080
#define QCH_CON_LH_AXI_SI_P_MISC_CU_QCH							0x3084
#define QCH_CON_MCT_QCH									0x3088
#define QCH_CON_MISC_CMU_MISC_QCH							0x308c
#define QCH_CON_OTP_CON_BIRA_QCH							0x3090
#define QCH_CON_OTP_CON_BISR_QCH							0x3094
#define QCH_CON_OTP_CON_TOP_QCH								0x3098
#define QCH_CON_PDMA0_QCH								0x309c
#define QCH_CON_PDMA1_QCH								0x30a0
#define QCH_CON_PPMU_MISC_QCH								0x30a4
#define QCH_CON_QE_DIT_QCH								0x30a8
#define QCH_CON_QE_PDMA0_QCH								0x30ac
#define QCH_CON_QE_PDMA1_QCH								0x30b0
#define QCH_CON_QE_RTIC_QCH								0x30b4
#define QCH_CON_QE_SPDMA0_QCH								0x30b8
#define QCH_CON_QE_SPDMA1_QCH								0x30bc
#define QCH_CON_QE_SSS_QCH								0x30c0
#define QCH_CON_RTIC_QCH								0x30c4
#define QCH_CON_SLH_AXI_MI_P_GIC_QCH							0x30c8
#define QCH_CON_SLH_AXI_MI_P_MISC_QCH							0x30cc
#define QCH_CON_SPDMA0_QCH								0x30d0
#define QCH_CON_SPDMA1_QCH								0x30d4
#define QCH_CON_SSMT_DIT_QCH								0x30d8
#define QCH_CON_SSMT_PDMA0_QCH								0x30dc
#define QCH_CON_SSMT_PDMA1_QCH								0x30e0
#define QCH_CON_SSMT_RTIC_QCH								0x30e4
#define QCH_CON_SSMT_SPDMA0_QCH								0x30e8
#define QCH_CON_SSMT_SPDMA1_QCH								0x30ec
#define QCH_CON_SSMT_SSS_QCH								0x30f0
#define QCH_CON_SSS_QCH									0x30f4
#define QCH_CON_SYSMMU_MISC_QCH								0x30f8
#define QCH_CON_SYSMMU_SSS_QCH								0x30fc
#define QCH_CON_SYSREG_MISC_QCH								0x3100
#define QCH_CON_TMU_SUB_QCH								0x3104
#define QCH_CON_TMU_TOP_QCH								0x3108
#define QCH_CON_WDT_CLUSTER0_QCH							0x310c
#define QCH_CON_WDT_CLUSTER1_QCH							0x3110

static const unsigned long misc_clk_regs[] __initconst = {
	PLL_CON0_MUX_CLKCMU_MISC_NOC_USER,
	PLL_CON1_MUX_CLKCMU_MISC_NOC_USER,
	PLL_CON0_MUX_CLKCMU_MISC_SSS_USER,
	PLL_CON1_MUX_CLKCMU_MISC_SSS_USER,
	MISC_CMU_MISC_CONTROLLER_OPTION,
	CLK_CON_DIV_DIV_CLK_MISC_GIC,
	CLK_CON_DIV_DIV_CLK_MISC_GIC_LH,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP,
	CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK,
	DMYQCH_CON_PUF_QCH,
	QCH_CON_ADM_AHB_G_SSS_QCH,
	QCH_CON_DIT_QCH,
	QCH_CON_D_TZPC_MISC_QCH,
	QCH_CON_GIC_QCH,
	QCH_CON_GPC_MISC_QCH,
	QCH_CON_LH_ACEL_SI_D_MISC_QCH,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH,
	QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH,
	QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH,
	QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH,
	QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH,
	QCH_CON_LH_AXI_MI_ID_SSS_QCH,
	QCH_CON_LH_AXI_MI_P_GIC_CU_QCH,
	QCH_CON_LH_AXI_MI_P_MISC_CU_QCH,
	QCH_CON_LH_AXI_SI_ID_SSS_QCH,
	QCH_CON_LH_AXI_SI_P_GIC_CU_QCH,
	QCH_CON_LH_AXI_SI_P_MISC_CU_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_MISC_CMU_MISC_QCH,
	QCH_CON_OTP_CON_BIRA_QCH,
	QCH_CON_OTP_CON_BISR_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PDMA0_QCH,
	QCH_CON_PDMA1_QCH,
	QCH_CON_PPMU_MISC_QCH,
	QCH_CON_QE_DIT_QCH,
	QCH_CON_QE_PDMA0_QCH,
	QCH_CON_QE_PDMA1_QCH,
	QCH_CON_QE_RTIC_QCH,
	QCH_CON_QE_SPDMA0_QCH,
	QCH_CON_QE_SPDMA1_QCH,
	QCH_CON_QE_SSS_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SLH_AXI_MI_P_GIC_QCH,
	QCH_CON_SLH_AXI_MI_P_MISC_QCH,
	QCH_CON_SPDMA0_QCH,
	QCH_CON_SPDMA1_QCH,
	QCH_CON_SSMT_DIT_QCH,
	QCH_CON_SSMT_PDMA0_QCH,
	QCH_CON_SSMT_PDMA1_QCH,
	QCH_CON_SSMT_RTIC_QCH,
	QCH_CON_SSMT_SPDMA0_QCH,
	QCH_CON_SSMT_SPDMA1_QCH,
	QCH_CON_SSMT_SSS_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSMMU_MISC_QCH,
	QCH_CON_SYSMMU_SSS_QCH,
	QCH_CON_SYSREG_MISC_QCH,
	QCH_CON_TMU_SUB_QCH,
	QCH_CON_TMU_TOP_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	QCH_CON_WDT_CLUSTER1_QCH,
};

/* List of parent clocks for Muxes in CMU_MISC */
PNAME(mout_misc_noc_user_p)		= { "oscclk", "dout_cmu_misc_noc" };
PNAME(mout_misc_sss_user_p)		= { "oscclk", "dout_cmu_misc_sss" };

static const struct samsung_mux_clock misc_mux_clks[] __initconst = {
	MUX(CLK_MOUT_MISC_NOC_USER, "mout_misc_noc_user",
	    mout_misc_noc_user_p, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER, 4, 1),
	MUX(CLK_MOUT_MISC_SSS_USER, "mout_misc_sss_user",
	    mout_misc_sss_user_p, PLL_CON0_MUX_CLKCMU_MISC_SSS_USER, 4, 1),
};

static const struct samsung_div_clock misc_div_clks[] __initconst = {
	DIV(CLK_DOUT_MISC_GIC, "dout_misc_gic",
	    "mout_misc_noc_user", CLK_CON_DIV_DIV_CLK_MISC_GIC, 0, 3),
	DIV(CLK_DOUT_MISC_GIC_LH, "dout_misc_gic_lh",
	    "dout_misc_gic", CLK_CON_DIV_DIV_CLK_MISC_GIC_LH, 0, 3),
	DIV(CLK_DOUT_MISC_NOCP, "dout_misc_nocp",
	    "mout_misc_noc_user", CLK_CON_DIV_DIV_CLK_MISC_NOCP, 0, 3),
	DIV(CLK_DOUT_MISC_NOCP_LH, "dout_misc_nocp_lh",
	    "dout_misc_nocp", CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH, 0, 3),
};

static const struct samsung_gate_clock misc_gate_clks[] __initconst = {
	GATE(CLK_GOUT_MISC_LH_AST_MI_L_ICC_CLUSTER0_GIC_I_CLK, "gout_misc_lh_ast_mi_l_icc_cluster0_gic_i_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_I_CLK, "gout_misc_lh_ast_mi_l_iri_gic_cluster0_cd_i_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_I_CLK, "gout_misc_lh_ast_si_l_icc_cluster0_gic_cu_i_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AST_SI_L_IRI_GIC_CLUSTER0_I_CLK, "gout_misc_lh_ast_si_l_iri_gic_cluster0_i_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AXI_SI_P_GIC_CU_I_CLK, "gout_misc_lh_axi_si_p_gic_cu_i_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AXI_SI_P_MISC_CU_I_CLK, "gout_misc_lh_axi_si_p_misc_cu_i_clk",
	     "dout_misc_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_MISC_CMU_MISC_PCLK, "gout_misc_misc_cmu_misc_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_OTP_CON_BIRA_I_OSCCLK, "gout_misc_otp_con_bira_i_oscclk",
	     "oscclk",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_OTP_CON_BISR_I_OSCCLK, "gout_misc_otp_con_bisr_i_oscclk",
	     "oscclk",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_OTP_CON_TOP_I_OSCCLK, "gout_misc_otp_con_top_i_oscclk",
	     "oscclk",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_PDMA1_ACLK, "gout_misc_pdma1_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_PDMA1_ACLK, "gout_misc_qe_pdma1_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_PDMA1_PCLK, "gout_misc_qe_pdma1_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_SPDMA1_ACLK, "gout_misc_qe_spdma1_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_SPDMA1_PCLK, "gout_misc_qe_spdma1_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_GIC_LH_CLK, "gout_misc_clk_misc_gic_lh_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_NOCP_LH_CLK, "gout_misc_clk_misc_nocp_lh_clk",
	     "dout_misc_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_OSCCLK_CLK, "gout_misc_clk_misc_oscclk_clk",
	     "oscclk",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_SLH_AXI_MI_P_GIC_I_CLK, "gout_misc_slh_axi_mi_p_gic_i_clk",
	     "dout_misc_gic_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_SLH_AXI_MI_P_MISC_I_CLK, "gout_misc_slh_axi_mi_p_misc_i_clk",
	     "dout_misc_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_SPDMA1_ACLK, "gout_misc_spdma1_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_PDMA1_ACLK, "gout_misc_ssmt_pdma1_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_PDMA1_PCLK, "gout_misc_ssmt_pdma1_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_SPDMA1_ACLK, "gout_misc_ssmt_spdma1_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_SPDMA1_PCLK, "gout_misc_ssmt_spdma1_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_ADM_AHB_G_SSS_HCLKM, "gout_misc_adm_ahb_g_sss_hclkm",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM, 21, 0, 0),
	GATE(CLK_GOUT_MISC_AD_APB_DIT_PCLKM, "gout_misc_ad_apb_dit_pclkm",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM, 21, 0, 0),
	GATE(CLK_GOUT_MISC_AD_APB_PUF_PCLKM, "gout_misc_ad_apb_puf_pclkm",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, 21, 0, 0),
	GATE(CLK_GOUT_MISC_DIT_ICLKL2A, "gout_misc_dit_iclkl2a",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A, 21, 0, 0),
	GATE(CLK_GOUT_MISC_D_TZPC_MISC_PCLK, "gout_misc_d_tzpc_misc_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_GIC_GICCLK, "gout_misc_gic_gicclk",
	     "dout_misc_gic",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_GPC_MISC_PCLK, "gout_misc_gpc_misc_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_ACEL_SI_D_MISC_I_CLK, "gout_misc_lh_acel_si_d_misc_i_clk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_I_CLK, "gout_misc_lh_ast_mi_l_icc_cluster0_gic_cu_i_clk",
	     "dout_misc_gic",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_I_CLK, "gout_misc_lh_ast_si_l_iri_gic_cluster0_cd_i_clk",
	     "dout_misc_gic",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AXI_MI_ID_SSS_I_CLK, "gout_misc_lh_axi_mi_id_sss_i_clk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AXI_MI_P_GIC_CU_I_CLK, "gout_misc_lh_axi_mi_p_gic_cu_i_clk",
	     "dout_misc_gic",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AXI_MI_P_MISC_CU_I_CLK, "gout_misc_lh_axi_mi_p_misc_cu_i_clk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_LH_AXI_SI_ID_SSS_I_CLK, "gout_misc_lh_axi_si_id_sss_i_clk",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_MCT_PCLK, "gout_misc_mct_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_OTP_CON_BIRA_PCLK, "gout_misc_otp_con_bira_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_OTP_CON_BISR_PCLK, "gout_misc_otp_con_bisr_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_OTP_CON_TOP_PCLK, "gout_misc_otp_con_top_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_PDMA0_ACLK, "gout_misc_pdma0_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_PPMU_MISC_ACLK, "gout_misc_ppmu_misc_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_PPMU_MISC_PCLK, "gout_misc_ppmu_misc_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_PUF_I_CLK, "gout_misc_puf_i_clk",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_DIT_ACLK, "gout_misc_qe_dit_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_DIT_PCLK, "gout_misc_qe_dit_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_PDMA0_ACLK, "gout_misc_qe_pdma0_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_PDMA0_PCLK, "gout_misc_qe_pdma0_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_RTIC_ACLK, "gout_misc_qe_rtic_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_RTIC_PCLK, "gout_misc_qe_rtic_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_SPDMA0_ACLK, "gout_misc_qe_spdma0_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_SPDMA0_PCLK, "gout_misc_qe_spdma0_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_SSS_ACLK, "gout_misc_qe_sss_aclk",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_QE_SSS_PCLK, "gout_misc_qe_sss_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_GIC_CLK, "gout_misc_clk_misc_gic_clk",
	     "dout_misc_gic",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_NOCD_CLK, "gout_misc_clk_misc_nocd_clk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_NOCP_CLK, "gout_misc_clk_misc_nocp_clk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_CLK_MISC_SSS_CLK, "gout_misc_clk_misc_sss_clk",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_MISC_RTIC_I_ACLK, "gout_misc_rtic_i_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_RTIC_I_PCLK, "gout_misc_rtic_i_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SPDMA0_ACLK, "gout_misc_spdma0_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_DIT_ACLK, "gout_misc_ssmt_dit_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_DIT_PCLK, "gout_misc_ssmt_dit_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_PDMA0_ACLK, "gout_misc_ssmt_pdma0_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_PDMA0_PCLK, "gout_misc_ssmt_pdma0_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_RTIC_ACLK, "gout_misc_ssmt_rtic_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_RTIC_PCLK, "gout_misc_ssmt_rtic_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_SPDMA0_ACLK, "gout_misc_ssmt_spdma0_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_SPDMA0_PCLK, "gout_misc_ssmt_spdma0_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_SSS_ACLK, "gout_misc_ssmt_sss_aclk",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSMT_SSS_PCLK, "gout_misc_ssmt_sss_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSS_I_ACLK, "gout_misc_sss_i_aclk",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SSS_I_PCLK, "gout_misc_sss_i_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SYSMMU_MISC_CLK_S2, "gout_misc_sysmmu_misc_clk_s2",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SYSMMU_SSS_CLK_S1, "gout_misc_sysmmu_sss_clk_s1",
	     "mout_misc_sss_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1, 21, 0, 0),
	GATE(CLK_GOUT_MISC_SYSREG_MISC_PCLK, "gout_misc_sysreg_misc_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_TMU_SUB_PCLK, "gout_misc_tmu_sub_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_TMU_TOP_PCLK, "gout_misc_tmu_top_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_WDT_CLUSTER0_PCLK, "gout_misc_wdt_cluster0_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_WDT_CLUSTER1_PCLK, "gout_misc_wdt_cluster1_pclk",
	     "dout_misc_nocp",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_MISC_XIU_D_MISC_ACLK, "gout_misc_xiu_d_misc_aclk",
	     "mout_misc_noc_user",
	     CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK, 21, CLK_IS_CRITICAL, 0),
};

static const struct samsung_cmu_info misc_cmu_info __initconst = {
	.mux_clks		= misc_mux_clks,
	.nr_mux_clks		= ARRAY_SIZE(misc_mux_clks),
	.div_clks		= misc_div_clks,
	.nr_div_clks		= ARRAY_SIZE(misc_div_clks),
	.gate_clks		= misc_gate_clks,
	.nr_gate_clks		= ARRAY_SIZE(misc_gate_clks),
	.nr_clk_ids		= CLKS_NR_MISC,
	.clk_regs		= misc_clk_regs,
	.nr_clk_regs		= ARRAY_SIZE(misc_clk_regs),
	.clk_name		= "bus",
	.auto_clock_gate	= true,
	.gate_dbg_offset	= GS201_GATE_DBG_OFFSET,
	.option_offset		= MISC_CMU_MISC_CONTROLLER_OPTION,
};

static void __init gs201_cmu_misc_init(struct device_node *np)
{
	exynos_arm64_register_cmu(NULL, np, &misc_cmu_info);
}

/* Register CMU_MISC early, as MCT depends on it */
CLK_OF_DECLARE(gs201_cmu_misc, "google,gs201-cmu-misc",
	       gs201_cmu_misc_init);

/* ---- CMU_HSI0 ---------------------------------------------------- */

/* Register Offset definitions for CMU_HSI0 (0x11000000) */
#define PLL_LOCKTIME_PLL_USB								0x0004
#define PLL_CON0_PLL_USB								0x0140
#define PLL_CON1_PLL_USB								0x0144
#define PLL_CON2_PLL_USB								0x0148
#define PLL_CON3_PLL_USB								0x014c
#define PLL_CON4_PLL_USB								0x0150
#define PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER						0x0600
#define PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER						0x0604
#define PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER						0x0610
#define PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER						0x0614
#define PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER						0x0620
#define PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER						0x0624
#define PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER						0x0630
#define PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER						0x0634
#define PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER						0x0640
#define PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER						0x0644
#define PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER						0x0650
#define PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER						0x0654
#define PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER						0x0660
#define PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER						0x0664
#define HSI0_CMU_HSI0_CONTROLLER_OPTION							0x0800
#define CLK_CON_MUX_MUX_CLK_HSI0_NOC							0x1000
#define CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF						0x1004
#define CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD						0x1008
#define CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH							0x1800
#define CLK_CON_DIV_DIV_CLK_HSI0_USB							0x1804
#define CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD						0x1808
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK			0x2000
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK		0x2004
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK		0x2008
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK		0x200c
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK		0x2010
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK		0x2014
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK		0x2018
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK		0x201c
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK		0x2020
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK			0x2024
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK			0x2028
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1			0x202c
#define CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26	0x2030
#define CLK_CON_GAT_CLK_HSI0_ALT							0x2034
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK			0x2038
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK				0x203c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK			0x2040
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK				0x2044
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK				0x2048
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK				0x204c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK			0x2050
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK		0x2054
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK			0x2058
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK			0x205c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK			0x2060
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK			0x2064
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK		0x2068
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK				0x206c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK				0x2070
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2			0x2074
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK			0x2078
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK			0x207c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK			0x2080
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK			0x2084
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK			0x2088
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL			0x208c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY			0x2090
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26		0x2094
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40		0x2098
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL		0x209c
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK	0x20a0
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK		0x20a4
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK		0x20a8
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK	0x20ac
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK			0x20b0
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK			0x20b4
#define CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK				0x20b8
#define DMYQCH_CON_USB31DRD_QCH								0x3000
#define DMYQCH_CON_USB31DRD_QCH_REF							0x3004
#define QCH_CON_DP_LINK_QCH_GTC_CLK							0x3034
#define QCH_CON_DP_LINK_QCH_PCLK							0x3038
#define QCH_CON_D_TZPC_HSI0_QCH								0x303c
#define QCH_CON_ETR_MIU_QCH_ACLK							0x3040
#define QCH_CON_ETR_MIU_QCH_PCLK							0x3044
#define QCH_CON_GPC_HSI0_QCH								0x3048
#define QCH_CON_HSI0_CMU_HSI0_QCH							0x304c
#define QCH_CON_LH_ACEL_SI_D_HSI0_QCH							0x3050
#define QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH						0x3054
#define QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH						0x3058
#define QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH							0x305c
#define QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH						0x3060
#define QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH						0x3064
#define QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH						0x3068
#define QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH							0x306c
#define QCH_CON_PPMU_HSI0_AOC_QCH							0x3070
#define QCH_CON_PPMU_HSI0_NOCL1B_QCH							0x3074
#define QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH						0x3078
#define QCH_CON_SLH_AXI_MI_LP1_AOC_QCH							0x307c
#define QCH_CON_SLH_AXI_MI_P_HSI0_QCH							0x3080
#define QCH_CON_SSMT_USB_QCH								0x3084
#define QCH_CON_SYSMMU_USB_QCH_S1							0x3088
#define QCH_CON_SYSMMU_USB_QCH_S2							0x308c
#define QCH_CON_SYSREG_HSI0_QCH								0x3090
#define QCH_CON_UASC_HSI0_CTRL_QCH							0x3094
#define QCH_CON_UASC_HSI0_LINK_QCH							0x3098
#define QCH_CON_USB31DRD_QCH_APB							0x309c
#define QCH_CON_USB31DRD_QCH_DBG							0x30a0
#define QCH_CON_USB31DRD_QCH_PCS							0x30a4
#define QCH_CON_USB31DRD_QCH_SLV_CTRL							0x30a8
#define QCH_CON_USB31DRD_QCH_SLV_LINK							0x30ac

static const unsigned long hsi0_clk_regs[] __initconst = {
	PLL_LOCKTIME_PLL_USB,
	PLL_CON0_PLL_USB,
	PLL_CON1_PLL_USB,
	PLL_CON2_PLL_USB,
	PLL_CON3_PLL_USB,
	PLL_CON4_PLL_USB,
	PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER,
	HSI0_CMU_HSI0_CONTROLLER_OPTION,
	CLK_CON_MUX_MUX_CLK_HSI0_NOC,
	CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF,
	CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD,
	CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH,
	CLK_CON_DIV_DIV_CLK_HSI0_USB,
	CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26,
	CLK_CON_GAT_CLK_HSI0_ALT,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK,
	DMYQCH_CON_USB31DRD_QCH,
	DMYQCH_CON_USB31DRD_QCH_REF,
	QCH_CON_DP_LINK_QCH_GTC_CLK,
	QCH_CON_DP_LINK_QCH_PCLK,
	QCH_CON_D_TZPC_HSI0_QCH,
	QCH_CON_ETR_MIU_QCH_ACLK,
	QCH_CON_ETR_MIU_QCH_PCLK,
	QCH_CON_GPC_HSI0_QCH,
	QCH_CON_HSI0_CMU_HSI0_QCH,
	QCH_CON_LH_ACEL_SI_D_HSI0_QCH,
	QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH,
	QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH,
	QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH,
	QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH,
	QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH,
	QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH,
	QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH,
	QCH_CON_PPMU_HSI0_AOC_QCH,
	QCH_CON_PPMU_HSI0_NOCL1B_QCH,
	QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH,
	QCH_CON_SLH_AXI_MI_LP1_AOC_QCH,
	QCH_CON_SLH_AXI_MI_P_HSI0_QCH,
	QCH_CON_SSMT_USB_QCH,
	QCH_CON_SYSMMU_USB_QCH_S1,
	QCH_CON_SYSMMU_USB_QCH_S2,
	QCH_CON_SYSREG_HSI0_QCH,
	QCH_CON_UASC_HSI0_CTRL_QCH,
	QCH_CON_UASC_HSI0_LINK_QCH,
	QCH_CON_USB31DRD_QCH_APB,
	QCH_CON_USB31DRD_QCH_DBG,
	QCH_CON_USB31DRD_QCH_PCS,
	QCH_CON_USB31DRD_QCH_SLV_CTRL,
	QCH_CON_USB31DRD_QCH_SLV_LINK,
};

static const struct samsung_pll_clock hsi0_pll_clks[] __initconst = {
	PLL(pll_0518x, CLK_FOUT_USB_PLL, "fout_usb_pll", "oscclk",
	    PLL_LOCKTIME_PLL_USB, PLL_CON3_PLL_USB, NULL),
};

static const struct samsung_fixed_rate_clock hsi0_fixed_clks[] __initconst = {
	FRATE(0, "tcxo_hsi1_hsi0", NULL, 0, 26000000),
	FRATE(0, "usb20phy_phy_clock", NULL, 0, 120000000),
	FRATE(0, "i_clk_hsi0_alt", NULL, 0, 213000000),
};

/* List of parent clocks for Muxes in CMU_HSI0 */
PNAME(mout_pll_usb_p)			= { "oscclk", "fout_usb_pll" };
PNAME(mout_hsi0_alt_user_p)		= { "oscclk",
					  "gout_hsi0_clk_hsi0_alt" };
PNAME(mout_hsi0_noc_user_p)		= { "oscclk", "dout_cmu_hsi0_noc" };
PNAME(mout_hsi0_dpgtc_user_p)		= { "oscclk", "dout_cmu_hsi0_dpgtc" };
PNAME(mout_hsi0_tcxo_user_p)		= { "oscclk", "tcxo_hsi1_hsi0" };
PNAME(mout_hsi0_usb20_user_p)		= { "oscclk", "usb20phy_phy_clock" };
PNAME(mout_hsi0_usb31drd_user_p)	= { "oscclk",
					  "dout_cmu_hsi0_usb31drd" };
PNAME(mout_hsi0_usbdpdbg_user_p)	= { "oscclk",
					  "dout_cmu_hsi0_usbdpdbg" };
PNAME(mout_hsi0_noc_p)			= { "mout_hsi0_noc_user",
					  "mout_hsi0_alt_user" };
PNAME(mout_hsi0_usb20_ref_p)		= { "dout_hsi0_usb",
					  "mout_hsi0_tcxo_user" };
PNAME(mout_hsi0_usb31drd_p)		= { "dout_hsi0_usb",
					  "mout_hsi0_usb31drd_user",
					  "dout_hsi0_usb31drd", "oscclk" };

static const struct samsung_mux_clock hsi0_mux_clks[] __initconst = {
	MUX(CLK_MOUT_PLL_USB, "mout_pll_usb", mout_pll_usb_p,
	    PLL_CON0_PLL_USB, 4, 1),
	MUX(CLK_MOUT_HSI0_ALT_USER, "mout_hsi0_alt_user",
	    mout_hsi0_alt_user_p, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_NOC_USER, "mout_hsi0_noc_user",
	    mout_hsi0_noc_user_p, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_DPGTC_USER, "mout_hsi0_dpgtc_user",
	    mout_hsi0_dpgtc_user_p, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_TCXO_USER, "mout_hsi0_tcxo_user",
	    mout_hsi0_tcxo_user_p, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_USB20_USER, "mout_hsi0_usb20_user",
	    mout_hsi0_usb20_user_p, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_USB31DRD_USER, "mout_hsi0_usb31drd_user",
	    mout_hsi0_usb31drd_user_p, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_USBDPDBG_USER, "mout_hsi0_usbdpdbg_user",
	    mout_hsi0_usbdpdbg_user_p, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER, 4, 1),
	MUX(CLK_MOUT_HSI0_NOC, "mout_hsi0_noc",
	    mout_hsi0_noc_p, CLK_CON_MUX_MUX_CLK_HSI0_NOC, 0, 1),
	MUX(CLK_MOUT_HSI0_USB20_REF, "mout_hsi0_usb20_ref",
	    mout_hsi0_usb20_ref_p, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF, 0, 1),
	MUX(CLK_MOUT_HSI0_USB31DRD, "mout_hsi0_usb31drd",
	    mout_hsi0_usb31drd_p, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD, 0, 2),
};

static const struct samsung_div_clock hsi0_div_clks[] __initconst = {
	DIV(CLK_DOUT_HSI0_NOC_LH, "dout_hsi0_noc_lh",
	    "mout_hsi0_noc", CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH, 0, 2),
	DIV(CLK_DOUT_HSI0_USB, "dout_hsi0_usb",
	    "mout_pll_usb", CLK_CON_DIV_DIV_CLK_HSI0_USB, 0, 6),
	DIV(CLK_DOUT_HSI0_USB31DRD, "dout_hsi0_usb31drd",
	    "mout_hsi0_usb20_user", CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD, 0, 3),
};

static const struct samsung_gate_clock hsi0_gate_clks[] __initconst = {
	GATE(CLK_GOUT_HSI0_HSI0_CMU_HSI0_PCLK, "gout_hsi0_hsi0_cmu_hsi0_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_MI_LG_ETR_HSI0_CU_I_CLK, "gout_hsi0_lh_axi_mi_lg_etr_hsi0_cu_i_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_MI_LP1_AOC_CU_I_CLK, "gout_hsi0_lh_axi_mi_lp1_aoc_cu_i_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_MI_P_HSI0_CU_I_CLK, "gout_hsi0_lh_axi_mi_p_hsi0_cu_i_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_SI_LG_ETR_HSI0_CU_I_CLK, "gout_hsi0_lh_axi_si_lg_etr_hsi0_cu_i_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_SI_LP1_AOC_CU_I_CLK, "gout_hsi0_lh_axi_si_lp1_aoc_cu_i_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_SI_P_HSI0_CU_I_CLK, "gout_hsi0_lh_axi_si_p_hsi0_cu_i_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_CLK_HSI0_NOC_LH_CLK, "gout_hsi0_clk_hsi0_noc_lh_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_SLH_AXI_MI_LG_ETR_HSI0_I_CLK, "gout_hsi0_slh_axi_mi_lg_etr_hsi0_i_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_SLH_AXI_MI_LP1_AOC_I_CLK, "gout_hsi0_slh_axi_mi_lp1_aoc_i_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_SLH_AXI_MI_P_HSI0_I_CLK, "gout_hsi0_slh_axi_mi_p_hsi0_i_clk",
	     "dout_hsi0_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_SYSMMU_USB_CLK_S1, "gout_hsi0_sysmmu_usb_clk_s1",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_I_USB31DRD_SUSPEND_CLK_26, "gout_hsi0_usb31drd_i_usb31drd_suspend_clk_26",
	     "mout_hsi0_usb20_ref",
	     CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_CLK_HSI0_ALT, "gout_hsi0_clk_hsi0_alt",
	     "i_clk_hsi0_alt",
	     CLK_CON_GAT_CLK_HSI0_ALT, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_DP_LINK_I_DP_GTC_CLK, "gout_hsi0_dp_link_i_dp_gtc_clk",
	     "mout_hsi0_dpgtc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_DP_LINK_I_PCLK, "gout_hsi0_dp_link_i_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_D_TZPC_HSI0_PCLK, "gout_hsi0_d_tzpc_hsi0_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_ETR_MIU_I_ACLK, "gout_hsi0_etr_miu_i_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_ETR_MIU_I_PCLK, "gout_hsi0_etr_miu_i_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_GPC_HSI0_PCLK, "gout_hsi0_gpc_hsi0_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_ACEL_SI_D_HSI0_I_CLK, "gout_hsi0_lh_acel_si_d_hsi0_i_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_LH_AXI_SI_LD_HSI0_AOC_I_CLK, "gout_hsi0_lh_axi_si_ld_hsi0_aoc_i_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_PPMU_HSI0_AOC_ACLK, "gout_hsi0_ppmu_hsi0_aoc_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_PPMU_HSI0_AOC_PCLK, "gout_hsi0_ppmu_hsi0_aoc_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_PPMU_HSI0_NOCL1B_ACLK, "gout_hsi0_ppmu_hsi0_nocl1b_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_PPMU_HSI0_NOCL1B_PCLK, "gout_hsi0_ppmu_hsi0_nocl1b_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_CLK_HSI0_NOC_CLK, "gout_hsi0_clk_hsi0_noc_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_SSMT_USB_ACLK, "gout_hsi0_ssmt_usb_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_SSMT_USB_PCLK, "gout_hsi0_ssmt_usb_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_SYSMMU_USB_CLK_S2, "gout_hsi0_sysmmu_usb_clk_s2",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_SYSREG_HSI0_PCLK, "gout_hsi0_sysreg_hsi0_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_UASC_HSI0_CTRL_ACLK, "gout_hsi0_uasc_hsi0_ctrl_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_UASC_HSI0_CTRL_PCLK, "gout_hsi0_uasc_hsi0_ctrl_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_UASC_HSI0_LINK_ACLK, "gout_hsi0_uasc_hsi0_link_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_UASC_HSI0_LINK_PCLK, "gout_hsi0_uasc_hsi0_link_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_ACLK_PHYCTRL, "gout_hsi0_usb31drd_aclk_phyctrl",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_BUS_CLK_EARLY, "gout_hsi0_usb31drd_bus_clk_early",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_I_USB20_PHY_REFCLK_26, "gout_hsi0_usb31drd_i_usb20_phy_refclk_26",
	     "mout_hsi0_usb20_ref",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_I_USB31DRD_REF_CLK_40, "gout_hsi0_usb31drd_i_usb31drd_ref_clk_40",
	     "mout_hsi0_usb31drd",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_I_USBDPPHY_REF_SOC_PLL, "gout_hsi0_usb31drd_i_usbdpphy_ref_soc_pll",
	     "mout_hsi0_usbdpdbg_user",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_I_USBDPPHY_SCL_APB_PCLK, "gout_hsi0_usb31drd_i_usbdpphy_scl_apb_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_I_USBPCS_APB_CLK, "gout_hsi0_usb31drd_i_usbpcs_apb_clk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_USBDPPHY_I_ACLK, "gout_hsi0_usb31drd_usbdpphy_i_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_USB31DRD_USBDPPHY_UDBG_I_APB_PCLK, "gout_hsi0_usb31drd_usbdpphy_udbg_i_apb_pclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI0_XIU_D0_HSI0_ACLK, "gout_hsi0_xiu_d0_hsi0_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_XIU_D1_HSI0_ACLK, "gout_hsi0_xiu_d1_hsi0_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI0_XIU_P_HSI0_ACLK, "gout_hsi0_xiu_p_hsi0_aclk",
	     "mout_hsi0_noc",
	     CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK, 21, CLK_IS_CRITICAL, 0),
};

static const struct samsung_cmu_info hsi0_cmu_info __initconst = {
	.pll_clks		= hsi0_pll_clks,
	.nr_pll_clks		= ARRAY_SIZE(hsi0_pll_clks),
	.mux_clks		= hsi0_mux_clks,
	.nr_mux_clks		= ARRAY_SIZE(hsi0_mux_clks),
	.div_clks		= hsi0_div_clks,
	.nr_div_clks		= ARRAY_SIZE(hsi0_div_clks),
	.gate_clks		= hsi0_gate_clks,
	.nr_gate_clks		= ARRAY_SIZE(hsi0_gate_clks),
	.fixed_clks		= hsi0_fixed_clks,
	.nr_fixed_clks		= ARRAY_SIZE(hsi0_fixed_clks),
	.nr_clk_ids		= CLKS_NR_HSI0,
	.clk_regs		= hsi0_clk_regs,
	.nr_clk_regs		= ARRAY_SIZE(hsi0_clk_regs),
	.clk_name		= "bus",
	.auto_clock_gate	= true,
	.gate_dbg_offset	= GS201_GATE_DBG_OFFSET,
	.option_offset		= HSI0_CMU_HSI0_CONTROLLER_OPTION,
};

/* ---- CMU_HSI2 ---------------------------------------------------- */

/* Register Offset definitions for CMU_HSI2 (0x14400000) */
#define PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER						0x0600
#define PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER						0x0604
#define PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER						0x0610
#define PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER						0x0614
#define PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER						0x0620
#define PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER						0x0624
#define PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER						0x0630
#define PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER						0x0634
#define HSI2_CMU_HSI2_CONTROLLER_OPTION							0x0800
#define CLK_CON_DIV_DIV_CLK_HSI2_NOCP							0x1800
#define CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH							0x1804
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK			0x2000
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK		0x2004
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN	0x2008
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN	0x200c
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK		0x2010
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK			0x2014
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK		0x2018
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK		0x201c
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK		0x2020
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK		0x2024
#define CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1			0x2028
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM		0x202c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK			0x2030
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK				0x2034
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK				0x2038
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK			0x203c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK			0x2040
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK		0x2044
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK				0x2048
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN			0x204c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG	0x2050
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG	0x2054
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG	0x2058
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK	0x205c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG	0x2060
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG	0x2064
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG	0x2068
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK	0x206c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK	0x2070
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK	0x2074
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK	0x2078
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK			0x207c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK			0x2080
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK				0x2084
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK				0x2088
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK			0x208c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK			0x2090
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK			0x2094
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK			0x2098
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK			0x209c
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK			0x20a0
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK			0x20a4
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK			0x20a8
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK		0x20ac
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK		0x20b0
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK		0x20b4
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK				0x20b8
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK				0x20bc
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2			0x20c0
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK			0x20c4
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK		0x20c8
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK		0x20cc
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK		0x20d0
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK		0x20d4
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK		0x20d8
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK		0x20dc
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK		0x20e0
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK		0x20e4
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK				0x20e8
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO			0x20ec
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK			0x20f0
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK				0x20f4
#define CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK				0x20f8
#define DMYQCH_CON_PCIE_GEN4_1_QCH_REF0							0x3000
#define DMYQCH_CON_PCIE_GEN4_1_QCH_REF1							0x3004
#define QCH_CON_D_TZPC_HSI2_QCH								0x3018
#define QCH_CON_GPC_HSI2_QCH								0x301c
#define QCH_CON_GPIO_HSI2UFS_QCH							0x3020
#define QCH_CON_GPIO_HSI2_QCH								0x3024
#define QCH_CON_HSI2_CMU_HSI2_QCH							0x3028
#define QCH_CON_LH_ACEL_SI_D_HSI2_QCH							0x302c
#define QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH							0x3030
#define QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH							0x3034
#define QCH_CON_MMC_CARD_QCH								0x3038
#define QCH_CON_PCIE_GEN4_1_QCH_APB_1							0x3040
#define QCH_CON_PCIE_GEN4_1_QCH_APB_2							0x3044
#define QCH_CON_PCIE_GEN4_1_QCH_AXI_1							0x3048
#define QCH_CON_PCIE_GEN4_1_QCH_AXI_2							0x304c
#define QCH_CON_PCIE_GEN4_1_QCH_DBG_1							0x3050
#define QCH_CON_PCIE_GEN4_1_QCH_DBG_2							0x3054
#define QCH_CON_PCIE_GEN4_1_QCH_PCS_APB							0x3058
#define QCH_CON_PCIE_GEN4_1_QCH_PMA_APB							0x305c
#define QCH_CON_PCIE_GEN4_1_QCH_UDBG							0x3060
#define QCH_CON_PCIE_IA_GEN4A_1_QCH							0x3064
#define QCH_CON_PCIE_IA_GEN4B_1_QCH							0x3068
#define QCH_CON_PPMU_HSI2_QCH								0x306c
#define QCH_CON_QE_MMC_CARD_HSI2_QCH							0x3070
#define QCH_CON_QE_PCIE_GEN4A_HSI2_QCH							0x3074
#define QCH_CON_QE_PCIE_GEN4B_HSI2_QCH							0x3078
#define QCH_CON_QE_UFS_EMBD_HSI2_QCH							0x307c
#define QCH_CON_SLH_AXI_MI_P_HSI2_QCH							0x3080
#define QCH_CON_SSMT_HSI2_QCH								0x3084
#define QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH						0x3088
#define QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH						0x308c
#define QCH_CON_SYSMMU_HSI2_QCH_S1							0x3090
#define QCH_CON_SYSMMU_HSI2_QCH_S2							0x3094
#define QCH_CON_SYSREG_HSI2_QCH								0x3098
#define QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH						0x309c
#define QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH						0x30a0
#define QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH						0x30a4
#define QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH						0x30a8
#define QCH_CON_UFS_EMBD_QCH								0x30ac
#define QCH_CON_UFS_EMBD_QCH_FMP							0x30b0

static const unsigned long hsi2_clk_regs[] __initconst = {
	PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	HSI2_CMU_HSI2_CONTROLLER_OPTION,
	CLK_CON_DIV_DIV_CLK_HSI2_NOCP,
	CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF0,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF1,
	QCH_CON_D_TZPC_HSI2_QCH,
	QCH_CON_GPC_HSI2_QCH,
	QCH_CON_GPIO_HSI2UFS_QCH,
	QCH_CON_GPIO_HSI2_QCH,
	QCH_CON_HSI2_CMU_HSI2_QCH,
	QCH_CON_LH_ACEL_SI_D_HSI2_QCH,
	QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH,
	QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_PCIE_GEN4_1_QCH_APB_1,
	QCH_CON_PCIE_GEN4_1_QCH_APB_2,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_1,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_2,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_1,
	QCH_CON_PCIE_GEN4_1_QCH_DBG_2,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB,
	QCH_CON_PCIE_GEN4_1_QCH_UDBG,
	QCH_CON_PCIE_IA_GEN4A_1_QCH,
	QCH_CON_PCIE_IA_GEN4B_1_QCH,
	QCH_CON_PPMU_HSI2_QCH,
	QCH_CON_QE_MMC_CARD_HSI2_QCH,
	QCH_CON_QE_PCIE_GEN4A_HSI2_QCH,
	QCH_CON_QE_PCIE_GEN4B_HSI2_QCH,
	QCH_CON_QE_UFS_EMBD_HSI2_QCH,
	QCH_CON_SLH_AXI_MI_P_HSI2_QCH,
	QCH_CON_SSMT_HSI2_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH,
	QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH,
	QCH_CON_SYSMMU_HSI2_QCH_S1,
	QCH_CON_SYSMMU_HSI2_QCH_S2,
	QCH_CON_SYSREG_HSI2_QCH,
	QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH,
	QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH,
	QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH,
	QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH,
	QCH_CON_UFS_EMBD_QCH,
	QCH_CON_UFS_EMBD_QCH_FMP,
};

/* List of parent clocks for Muxes in CMU_HSI2 */
PNAME(mout_hsi2_noc_user_p)		= { "oscclk", "dout_cmu_hsi2_noc" };
PNAME(mout_hsi2_mmc_card_user_p)	= { "oscclk",
					  "dout_cmu_hsi2_mmc_card" };
PNAME(mout_hsi2_pcie_user_p)		= { "oscclk", "dout_cmu_hsi2_pcie" };
PNAME(mout_hsi2_ufs_embd_user_p)	= { "oscclk",
					  "dout_cmu_hsi2_ufs_embd" };

static const struct samsung_mux_clock hsi2_mux_clks[] __initconst = {
	MUX(CLK_MOUT_HSI2_NOC_USER, "mout_hsi2_noc_user",
	    mout_hsi2_noc_user_p, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER, 4, 1),
	MUX(CLK_MOUT_HSI2_MMC_CARD_USER, "mout_hsi2_mmc_card_user",
	    mout_hsi2_mmc_card_user_p, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER, 4, 1),
	MUX(CLK_MOUT_HSI2_PCIE_USER, "mout_hsi2_pcie_user",
	    mout_hsi2_pcie_user_p, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER, 4, 1),
	MUX(CLK_MOUT_HSI2_UFS_EMBD_USER, "mout_hsi2_ufs_embd_user",
	    mout_hsi2_ufs_embd_user_p, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 4, 1),
};

static const struct samsung_div_clock hsi2_div_clks[] __initconst = {
	DIV(CLK_DOUT_HSI2_NOCP, "dout_hsi2_nocp",
	    "mout_hsi2_noc_user", CLK_CON_DIV_DIV_CLK_HSI2_NOCP, 0, 3),
	DIV(CLK_DOUT_HSI2_NOC_LH, "dout_hsi2_noc_lh",
	    "mout_hsi2_noc_user", CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH, 0, 3),
};

static const struct samsung_gate_clock hsi2_gate_clks[] __initconst = {
	GATE(CLK_GOUT_HSI2_GPIO_HSI2UFS_PCLK, "gout_hsi2_gpio_hsi2ufs_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_LH_AXI_SI_P_HSI2_CU_I_CLK, "gout_hsi2_lh_axi_si_p_hsi2_cu_i_clk",
	     "dout_hsi2_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, "gout_hsi2_pcie_gen4_1_pcie_003_pcie_sub_ctrl_inst_0_phy_refclk_in",
	     "mout_hsi2_pcie_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, "gout_hsi2_pcie_gen4_1_pcie_004_pcie_sub_ctrl_inst_0_phy_refclk_in",
	     "mout_hsi2_pcie_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_CLK_HSI2_NOC_LH_CLK, "gout_hsi2_clk_hsi2_noc_lh_clk",
	     "dout_hsi2_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_SLH_AXI_MI_P_HSI2_I_CLK, "gout_hsi2_slh_axi_mi_p_hsi2_i_clk",
	     "dout_hsi2_noc_lh",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_SSMT_PCIE_IA_GEN4A_1_ACLK, "gout_hsi2_ssmt_pcie_ia_gen4a_1_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SSMT_PCIE_IA_GEN4A_1_PCLK, "gout_hsi2_ssmt_pcie_ia_gen4a_1_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SSMT_PCIE_IA_GEN4B_1_ACLK, "gout_hsi2_ssmt_pcie_ia_gen4b_1_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SSMT_PCIE_IA_GEN4B_1_PCLK, "gout_hsi2_ssmt_pcie_ia_gen4b_1_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SYSMMU_HSI2_CLK_S1, "gout_hsi2_sysmmu_hsi2_clk_s1",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_AS_APB_PCIEPHY_HSI2_PCLKM, "gout_hsi2_as_apb_pciephy_hsi2_pclkm",
	     "dout_hsi2_nocp",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_D_TZPC_HSI2_PCLK, "gout_hsi2_d_tzpc_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_GPC_HSI2_PCLK, "gout_hsi2_gpc_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_GPIO_HSI2_PCLK, "gout_hsi2_gpio_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_HSI2_CMU_HSI2_PCLK, "gout_hsi2_hsi2_cmu_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_LH_ACEL_SI_D_HSI2_I_CLK, "gout_hsi2_lh_acel_si_d_hsi2_i_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_LH_AXI_MI_P_HSI2_CU_I_CLK, "gout_hsi2_lh_axi_mi_p_hsi2_cu_i_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_MMC_CARD_I_ACLK, "gout_hsi2_mmc_card_i_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_MMC_CARD_SDCLKIN, "gout_hsi2_mmc_card_sdclkin",
	     "mout_hsi2_mmc_card_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, "gout_hsi2_pcie_gen4_1_pcie_003_g4x2_dwc_pcie_ctl_inst_0_dbi_aclk_ug",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, "gout_hsi2_pcie_gen4_1_pcie_003_g4x2_dwc_pcie_ctl_inst_0_mstr_aclk_ug",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, "gout_hsi2_pcie_gen4_1_pcie_003_g4x2_dwc_pcie_ctl_inst_0_slv_aclk_ug",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, "gout_hsi2_pcie_gen4_1_pcie_003_pcie_sub_ctrl_inst_0_i_driver_apb_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, "gout_hsi2_pcie_gen4_1_pcie_004_g4x1_dwc_pcie_ctl_inst_0_dbi_aclk_ug",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, "gout_hsi2_pcie_gen4_1_pcie_004_g4x1_dwc_pcie_ctl_inst_0_mstr_aclk_ug",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, "gout_hsi2_pcie_gen4_1_pcie_004_g4x1_dwc_pcie_ctl_inst_0_slv_aclk_ug",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, "gout_hsi2_pcie_gen4_1_pcie_004_pcie_sub_ctrl_inst_0_i_driver_apb_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK, "gout_hsi2_pcie_gen4_1_pcs_pma_inst_0_phy_udbg_i_apb_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, "gout_hsi2_pcie_gen4_1_pcs_pma_inst_0_pipe_pal_pcie_inst_0_i_apb_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_GEN4_1_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, "gout_hsi2_pcie_gen4_1_pcs_pma_inst_0_sf_pciephy210x2_ln05lpe_qch_tm_wrapper_inst_0_i_apb_pclk",
	     "dout_hsi2_nocp",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_IA_GEN4A_1_I_CLK, "gout_hsi2_pcie_ia_gen4a_1_i_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PCIE_IA_GEN4B_1_I_CLK, "gout_hsi2_pcie_ia_gen4b_1_i_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PPMU_HSI2_ACLK, "gout_hsi2_ppmu_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_PPMU_HSI2_PCLK, "gout_hsi2_ppmu_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_MMC_CARD_HSI2_ACLK, "gout_hsi2_qe_mmc_card_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_MMC_CARD_HSI2_PCLK, "gout_hsi2_qe_mmc_card_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_PCIE_GEN4A_HSI2_ACLK, "gout_hsi2_qe_pcie_gen4a_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_PCIE_GEN4A_HSI2_PCLK, "gout_hsi2_qe_pcie_gen4a_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_PCIE_GEN4B_HSI2_ACLK, "gout_hsi2_qe_pcie_gen4b_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_PCIE_GEN4B_HSI2_PCLK, "gout_hsi2_qe_pcie_gen4b_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_UFS_EMBD_HSI2_ACLK, "gout_hsi2_qe_ufs_embd_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_QE_UFS_EMBD_HSI2_PCLK, "gout_hsi2_qe_ufs_embd_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_CLK_HSI2_NOCP_CLK, "gout_hsi2_clk_hsi2_nocp_clk",
	     "dout_hsi2_nocp",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_CLK_HSI2_NOC_CLK, "gout_hsi2_clk_hsi2_noc_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_CLK_HSI2_OSCCLK_CLK, "gout_hsi2_clk_hsi2_oscclk_clk",
	     "oscclk",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_SSMT_HSI2_ACLK, "gout_hsi2_ssmt_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SSMT_HSI2_PCLK, "gout_hsi2_ssmt_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SYSMMU_HSI2_CLK_S2, "gout_hsi2_sysmmu_hsi2_clk_s2",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_SYSREG_HSI2_PCLK, "gout_hsi2_sysreg_hsi2_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4A_DBI_1_ACLK, "gout_hsi2_uasc_pcie_gen4a_dbi_1_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4A_DBI_1_PCLK, "gout_hsi2_uasc_pcie_gen4a_dbi_1_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4A_SLV_1_ACLK, "gout_hsi2_uasc_pcie_gen4a_slv_1_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4A_SLV_1_PCLK, "gout_hsi2_uasc_pcie_gen4a_slv_1_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4B_DBI_1_ACLK, "gout_hsi2_uasc_pcie_gen4b_dbi_1_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4B_DBI_1_PCLK, "gout_hsi2_uasc_pcie_gen4b_dbi_1_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4B_SLV_1_ACLK, "gout_hsi2_uasc_pcie_gen4b_slv_1_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UASC_PCIE_GEN4B_SLV_1_PCLK, "gout_hsi2_uasc_pcie_gen4b_slv_1_pclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UFS_EMBD_I_ACLK, "gout_hsi2_ufs_embd_i_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UFS_EMBD_I_CLK_UNIPRO, "gout_hsi2_ufs_embd_i_clk_unipro",
	     "mout_hsi2_ufs_embd_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_UFS_EMBD_I_FMP_CLK, "gout_hsi2_ufs_embd_i_fmp_clk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 21, 0, 0),
	GATE(CLK_GOUT_HSI2_XIU_D_HSI2_ACLK, "gout_hsi2_xiu_d_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_HSI2_XIU_P_HSI2_ACLK, "gout_hsi2_xiu_p_hsi2_aclk",
	     "mout_hsi2_noc_user",
	     CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, 21, CLK_IS_CRITICAL, 0),
};

static const struct samsung_cmu_info hsi2_cmu_info __initconst = {
	.mux_clks		= hsi2_mux_clks,
	.nr_mux_clks		= ARRAY_SIZE(hsi2_mux_clks),
	.div_clks		= hsi2_div_clks,
	.nr_div_clks		= ARRAY_SIZE(hsi2_div_clks),
	.gate_clks		= hsi2_gate_clks,
	.nr_gate_clks		= ARRAY_SIZE(hsi2_gate_clks),
	.nr_clk_ids		= CLKS_NR_HSI2,
	.clk_regs		= hsi2_clk_regs,
	.nr_clk_regs		= ARRAY_SIZE(hsi2_clk_regs),
	.clk_name		= "bus",
	.auto_clock_gate	= true,
	.gate_dbg_offset	= GS201_GATE_DBG_OFFSET,
	.option_offset		= HSI2_CMU_HSI2_CONTROLLER_OPTION,
};

/* ---- CMU_PERIC0 -------------------------------------------------- */

/* Register Offset definitions for CMU_PERIC0 (0x10800000) */
#define PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER						0x0600
#define PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER						0x0604
#define PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER						0x0610
#define PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER						0x0614
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER					0x0620
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER					0x0624
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER					0x0640
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER					0x0644
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER					0x0650
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER					0x0654
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER					0x0660
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER					0x0664
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER					0x0670
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER					0x0674
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER					0x0680
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER					0x0684
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER					0x0690
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER					0x0694
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER					0x06a0
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER					0x06a4
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER					0x06b0
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER					0x06b4
#define PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER					0x06c0
#define PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER					0x06c4
#define PERIC0_CMU_PERIC0_CONTROLLER_OPTION						0x0800
#define CLK_CON_DIV_DIV_CLK_PERIC0_I3C							0x1800
#define CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH						0x1804
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART						0x1808
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI						0x180c
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI						0x1810
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI						0x1814
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI						0x1818
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI						0x181c
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI						0x1820
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI						0x1824
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI						0x1828
#define CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI						0x182c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK				0x2004
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK				0x2008
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK				0x200c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK				0x2010
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK				0x2014
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK				0x2018
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK				0x201c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK				0x2020
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK				0x2024
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK				0x2028
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK				0x202c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK				0x2030
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK				0x2034
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK				0x2038
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK				0x203c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK				0x2040
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK		0x2044
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK			0x2048
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK	0x204c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK		0x2050
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK		0x2054
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK			0x2058
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK				0x205c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK			0x2060
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK				0x2064
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK				0x2068
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK				0x206c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK				0x2070
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK				0x2074
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK				0x2078
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK				0x207c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK				0x2080
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK				0x2084
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK				0x2088
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK				0x208c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK				0x2090
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK				0x2094
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK				0x2098
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK				0x209c
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK				0x20a0
#define CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK				0x20a4
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK			0x20a8
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK			0x20ac
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK			0x20b0
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK		0x20b4
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK		0x20b8
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK		0x20bc
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK	0x20c0
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK	0x20c4
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK	0x20c8
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK	0x20cc
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK	0x20d0
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK	0x20d4
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK	0x20d8
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK	0x20dc
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK	0x20e0
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK	0x20e4
#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK			0x20e8
#define DMYQCH_CON_I3C1_QCH_SCLK							0x3000
#define DMYQCH_CON_I3C2_QCH_SCLK							0x3004
#define DMYQCH_CON_I3C3_QCH_SCLK							0x3008
#define DMYQCH_CON_I3C4_QCH_SCLK							0x300c
#define DMYQCH_CON_I3C5_QCH_SCLK							0x3010
#define DMYQCH_CON_I3C6_QCH_SCLK							0x3014
#define DMYQCH_CON_I3C7_QCH_SCLK							0x3018
#define DMYQCH_CON_I3C8_QCH_SCLK							0x301c
#define QCH_CON_D_TZPC_PERIC0_QCH							0x302c
#define QCH_CON_GPC_PERIC0_QCH								0x3030
#define QCH_CON_GPIO_PERIC0_QCH								0x3034
#define QCH_CON_I3C1_QCH_PCLK								0x3038
#define QCH_CON_I3C2_QCH_PCLK								0x303c
#define QCH_CON_I3C3_QCH_PCLK								0x3040
#define QCH_CON_I3C4_QCH_PCLK								0x3044
#define QCH_CON_I3C5_QCH_PCLK								0x3048
#define QCH_CON_I3C6_QCH_PCLK								0x304c
#define QCH_CON_I3C7_QCH_PCLK								0x3050
#define QCH_CON_I3C8_QCH_PCLK								0x3054
#define QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH						0x3058
#define QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH						0x305c
#define QCH_CON_PERIC0_CMU_PERIC0_QCH							0x3060
#define QCH_CON_SLH_AXI_MI_P_PERIC0_QCH							0x3064
#define QCH_CON_SYSREG_PERIC0_QCH							0x3068
#define QCH_CON_USI0_UART_QCH								0x306c
#define QCH_CON_USI14_USI_QCH								0x3070
#define QCH_CON_USI1_USI_QCH								0x3074
#define QCH_CON_USI2_USI_QCH								0x3078
#define QCH_CON_USI3_USI_QCH								0x307c
#define QCH_CON_USI4_USI_QCH								0x3080
#define QCH_CON_USI5_USI_QCH								0x3084
#define QCH_CON_USI6_USI_QCH								0x3088
#define QCH_CON_USI7_USI_QCH								0x308c
#define QCH_CON_USI8_USI_QCH								0x3090

static const unsigned long peric0_clk_regs[] __initconst = {
	PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
	CLK_CON_DIV_DIV_CLK_PERIC0_I3C,
	CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	DMYQCH_CON_I3C1_QCH_SCLK,
	DMYQCH_CON_I3C2_QCH_SCLK,
	DMYQCH_CON_I3C3_QCH_SCLK,
	DMYQCH_CON_I3C4_QCH_SCLK,
	DMYQCH_CON_I3C5_QCH_SCLK,
	DMYQCH_CON_I3C6_QCH_SCLK,
	DMYQCH_CON_I3C7_QCH_SCLK,
	DMYQCH_CON_I3C8_QCH_SCLK,
	QCH_CON_D_TZPC_PERIC0_QCH,
	QCH_CON_GPC_PERIC0_QCH,
	QCH_CON_GPIO_PERIC0_QCH,
	QCH_CON_I3C1_QCH_PCLK,
	QCH_CON_I3C2_QCH_PCLK,
	QCH_CON_I3C3_QCH_PCLK,
	QCH_CON_I3C4_QCH_PCLK,
	QCH_CON_I3C5_QCH_PCLK,
	QCH_CON_I3C6_QCH_PCLK,
	QCH_CON_I3C7_QCH_PCLK,
	QCH_CON_I3C8_QCH_PCLK,
	QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH,
	QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH,
	QCH_CON_PERIC0_CMU_PERIC0_QCH,
	QCH_CON_SLH_AXI_MI_P_PERIC0_QCH,
	QCH_CON_SYSREG_PERIC0_QCH,
	QCH_CON_USI0_UART_QCH,
	QCH_CON_USI14_USI_QCH,
	QCH_CON_USI1_USI_QCH,
	QCH_CON_USI2_USI_QCH,
	QCH_CON_USI3_USI_QCH,
	QCH_CON_USI4_USI_QCH,
	QCH_CON_USI5_USI_QCH,
	QCH_CON_USI6_USI_QCH,
	QCH_CON_USI7_USI_QCH,
	QCH_CON_USI8_USI_QCH,
};

/* List of parent clocks for Muxes in CMU_PERIC0 */
PNAME(mout_peric0_noc_user_p)		= { "oscclk", "dout_cmu_peric0_noc" };
PNAME(mout_peric0_i3c_user_p)		= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi0_uart_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi14_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi1_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi2_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi3_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi4_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi5_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi6_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi7_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };
PNAME(mout_peric0_usi8_usi_user_p)	= { "oscclk", "dout_cmu_peric0_ip" };

static const struct samsung_mux_clock peric0_mux_clks[] __initconst = {
	MUX(CLK_MOUT_PERIC0_NOC_USER, "mout_peric0_noc_user",
	    mout_peric0_noc_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_I3C_USER, "mout_peric0_i3c_user",
	    mout_peric0_i3c_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI0_UART_USER, "mout_peric0_usi0_uart_user",
	    mout_peric0_usi0_uart_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI14_USI_USER, "mout_peric0_usi14_usi_user",
	    mout_peric0_usi14_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI1_USI_USER, "mout_peric0_usi1_usi_user",
	    mout_peric0_usi1_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI2_USI_USER, "mout_peric0_usi2_usi_user",
	    mout_peric0_usi2_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI3_USI_USER, "mout_peric0_usi3_usi_user",
	    mout_peric0_usi3_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI4_USI_USER, "mout_peric0_usi4_usi_user",
	    mout_peric0_usi4_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI5_USI_USER, "mout_peric0_usi5_usi_user",
	    mout_peric0_usi5_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI6_USI_USER, "mout_peric0_usi6_usi_user",
	    mout_peric0_usi6_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI7_USI_USER, "mout_peric0_usi7_usi_user",
	    mout_peric0_usi7_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC0_USI8_USI_USER, "mout_peric0_usi8_usi_user",
	    mout_peric0_usi8_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER, 4, 1),
};

static const struct samsung_div_clock peric0_div_clks[] __initconst = {
	DIV(CLK_DOUT_PERIC0_I3C, "dout_peric0_i3c",
	    "mout_peric0_i3c_user", CLK_CON_DIV_DIV_CLK_PERIC0_I3C, 0, 4),
	DIV(CLK_DOUT_PERIC0_NOCP_LH, "dout_peric0_nocp_lh",
	    "mout_peric0_noc_user", CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH, 0, 3),
	DIV(CLK_DOUT_PERIC0_USI0_UART, "dout_peric0_usi0_uart",
	    "mout_peric0_usi0_uart_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI14_USI, "dout_peric0_usi14_usi",
	    "mout_peric0_usi14_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI1_USI, "dout_peric0_usi1_usi",
	    "mout_peric0_usi1_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI2_USI, "dout_peric0_usi2_usi",
	    "mout_peric0_usi2_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI3_USI, "dout_peric0_usi3_usi",
	    "mout_peric0_usi3_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI4_USI, "dout_peric0_usi4_usi",
	    "mout_peric0_usi4_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI5_USI, "dout_peric0_usi5_usi",
	    "mout_peric0_usi5_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI6_USI, "dout_peric0_usi6_usi",
	    "mout_peric0_usi6_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI7_USI, "dout_peric0_usi7_usi",
	    "mout_peric0_usi7_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI, 0, 4),
	DIV(CLK_DOUT_PERIC0_USI8_USI, "dout_peric0_usi8_usi",
	    "mout_peric0_usi8_usi_user", CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI, 0, 4),
};

static const struct samsung_gate_clock peric0_gate_clks[] __initconst = {
	GATE(CLK_GOUT_PERIC0_I3C1_I_PCLK, "gout_peric0_i3c1_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C1_I_SCLK, "gout_peric0_i3c1_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C2_I_PCLK, "gout_peric0_i3c2_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C2_I_SCLK, "gout_peric0_i3c2_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C3_I_PCLK, "gout_peric0_i3c3_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C3_I_SCLK, "gout_peric0_i3c3_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C4_I_PCLK, "gout_peric0_i3c4_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C4_I_SCLK, "gout_peric0_i3c4_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C5_I_PCLK, "gout_peric0_i3c5_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C5_I_SCLK, "gout_peric0_i3c5_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C6_I_PCLK, "gout_peric0_i3c6_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C6_I_SCLK, "gout_peric0_i3c6_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C7_I_PCLK, "gout_peric0_i3c7_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C7_I_SCLK, "gout_peric0_i3c7_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C8_I_PCLK, "gout_peric0_i3c8_i_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_I3C8_I_SCLK, "gout_peric0_i3c8_i_sclk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_LH_AXI_SI_P_PERIC0_CU_I_CLK, "gout_peric0_lh_axi_si_p_peric0_cu_i_clk",
	     "dout_peric0_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_PERIC0_CMU_PERIC0_PCLK, "gout_peric0_peric0_cmu_peric0_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_NOCP_LH_CLK, "gout_peric0_clk_peric0_nocp_lh_clk",
	     "dout_peric0_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_OSCCLK_CLK, "gout_peric0_clk_peric0_oscclk_clk",
	     "oscclk",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_SLH_AXI_MI_P_PERIC0_I_CLK, "gout_peric0_slh_axi_mi_p_peric0_i_clk",
	     "dout_peric0_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_USI0_UART_IPCLK, "gout_peric0_usi0_uart_ipclk",
	     "dout_peric0_usi0_uart",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI0_UART_PCLK, "gout_peric0_usi0_uart_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI14_USI_IPCLK, "gout_peric0_usi14_usi_ipclk",
	     "dout_peric0_usi14_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI14_USI_PCLK, "gout_peric0_usi14_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI1_USI_IPCLK, "gout_peric0_usi1_usi_ipclk",
	     "dout_peric0_usi1_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI1_USI_PCLK, "gout_peric0_usi1_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI2_USI_IPCLK, "gout_peric0_usi2_usi_ipclk",
	     "dout_peric0_usi2_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI2_USI_PCLK, "gout_peric0_usi2_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI3_USI_IPCLK, "gout_peric0_usi3_usi_ipclk",
	     "dout_peric0_usi3_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI3_USI_PCLK, "gout_peric0_usi3_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI4_USI_IPCLK, "gout_peric0_usi4_usi_ipclk",
	     "dout_peric0_usi4_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI4_USI_PCLK, "gout_peric0_usi4_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI5_USI_IPCLK, "gout_peric0_usi5_usi_ipclk",
	     "dout_peric0_usi5_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI5_USI_PCLK, "gout_peric0_usi5_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI6_USI_IPCLK, "gout_peric0_usi6_usi_ipclk",
	     "dout_peric0_usi6_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI6_USI_PCLK, "gout_peric0_usi6_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI7_USI_IPCLK, "gout_peric0_usi7_usi_ipclk",
	     "dout_peric0_usi7_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI7_USI_PCLK, "gout_peric0_usi7_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI8_USI_IPCLK, "gout_peric0_usi8_usi_ipclk",
	     "dout_peric0_usi8_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_USI8_USI_PCLK, "gout_peric0_usi8_usi_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_D_TZPC_PERIC0_PCLK, "gout_peric0_d_tzpc_peric0_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_GPC_PERIC0_PCLK, "gout_peric0_gpc_peric0_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_GPIO_PERIC0_PCLK, "gout_peric0_gpio_peric0_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC0_LH_AXI_MI_P_PERIC0_CU_I_CLK, "gout_peric0_lh_axi_mi_p_peric0_cu_i_clk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_I3C_CLK, "gout_peric0_clk_peric0_i3c_clk",
	     "dout_peric0_i3c",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_NOCP_CLK, "gout_peric0_clk_peric0_nocp_clk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI0_UART_CLK, "gout_peric0_clk_peric0_usi0_uart_clk",
	     "dout_peric0_usi0_uart",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI14_USI_CLK, "gout_peric0_clk_peric0_usi14_usi_clk",
	     "dout_peric0_usi14_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI1_USI_CLK, "gout_peric0_clk_peric0_usi1_usi_clk",
	     "dout_peric0_usi1_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI2_USI_CLK, "gout_peric0_clk_peric0_usi2_usi_clk",
	     "dout_peric0_usi2_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI3_USI_CLK, "gout_peric0_clk_peric0_usi3_usi_clk",
	     "dout_peric0_usi3_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI4_USI_CLK, "gout_peric0_clk_peric0_usi4_usi_clk",
	     "dout_peric0_usi4_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI5_USI_CLK, "gout_peric0_clk_peric0_usi5_usi_clk",
	     "dout_peric0_usi5_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI6_USI_CLK, "gout_peric0_clk_peric0_usi6_usi_clk",
	     "dout_peric0_usi6_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI7_USI_CLK, "gout_peric0_clk_peric0_usi7_usi_clk",
	     "dout_peric0_usi7_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_CLK_PERIC0_USI8_USI_CLK, "gout_peric0_clk_peric0_usi8_usi_clk",
	     "dout_peric0_usi8_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC0_SYSREG_PERIC0_PCLK, "gout_peric0_sysreg_peric0_pclk",
	     "mout_peric0_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 21, 0, 0),
};

static const struct samsung_cmu_info peric0_cmu_info __initconst = {
	.mux_clks		= peric0_mux_clks,
	.nr_mux_clks		= ARRAY_SIZE(peric0_mux_clks),
	.div_clks		= peric0_div_clks,
	.nr_div_clks		= ARRAY_SIZE(peric0_div_clks),
	.gate_clks		= peric0_gate_clks,
	.nr_gate_clks		= ARRAY_SIZE(peric0_gate_clks),
	.nr_clk_ids		= CLKS_NR_PERIC0,
	.clk_regs		= peric0_clk_regs,
	.nr_clk_regs		= ARRAY_SIZE(peric0_clk_regs),
	.clk_name		= "bus",
	.auto_clock_gate	= true,
	.gate_dbg_offset	= GS201_GATE_DBG_OFFSET,
	.option_offset		= PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
};

/* ---- CMU_PERIC1 -------------------------------------------------- */

/* Register Offset definitions for CMU_PERIC1 (0x10c00000) */
#define PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER						0x0600
#define PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER						0x0604
#define PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER						0x0610
#define PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER						0x0614
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER					0x0620
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER					0x0624
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER					0x0630
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER					0x0634
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER					0x0640
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER					0x0644
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER					0x0650
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER					0x0654
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER					0x0660
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER					0x0664
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER					0x0670
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER					0x0674
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER					0x0680
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER					0x0684
#define PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER					0x0690
#define PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER					0x0694
#define PERIC1_CMU_PERIC1_CONTROLLER_OPTION						0x0800
#define CLK_CON_DIV_DIV_CLK_PERIC1_I3C							0x1800
#define CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH						0x1804
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI						0x1808
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI						0x180c
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI						0x1810
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI						0x1814
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI						0x1818
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI						0x181c
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI						0x1820
#define CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI						0x1824
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK				0x2004
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK				0x2008
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK		0x200c
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK			0x2010
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0				0x2014
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK		0x2018
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK	0x201c
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK		0x2020
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK	0x2024
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK	0x2028
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK		0x202c
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK				0x2030
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK				0x2034
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK			0x2038
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK				0x203c
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK			0x2040
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK				0x2044
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK			0x2048
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK				0x204c
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK			0x2050
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK				0x2054
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK			0x2058
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK				0x205c
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK			0x2060
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK				0x2064
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK				0x2068
#define CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK				0x206c
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK			0x2070
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK			0x2074
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK			0x2078
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK		0x207c
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK		0x2080
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK	0x2084
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK	0x2088
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK	0x208c
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK	0x2090
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK	0x2094
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK	0x2098
#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK			0x209c
#define DMYQCH_CON_I3C0_QCH_SCLK							0x3000
#define QCH_CON_D_TZPC_PERIC1_QCH							0x3010
#define QCH_CON_GPC_PERIC1_QCH								0x3014
#define QCH_CON_GPIO_PERIC1_QCH								0x3018
#define QCH_CON_I3C0_QCH_PCLK								0x301c
#define QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH						0x3020
#define QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH						0x3024
#define QCH_CON_PERIC1_CMU_PERIC1_QCH							0x3028
#define QCH_CON_PWM_QCH									0x302c
#define QCH_CON_SLH_AXI_MI_P_PERIC1_QCH							0x3030
#define QCH_CON_SYSREG_PERIC1_QCH							0x3034
#define QCH_CON_USI0_USI_QCH								0x3038
#define QCH_CON_USI10_USI_QCH								0x303c
#define QCH_CON_USI11_USI_QCH								0x3040
#define QCH_CON_USI12_USI_QCH								0x3044
#define QCH_CON_USI13_USI_QCH								0x3048
#define QCH_CON_USI15_USI_QCH								0x304c
#define QCH_CON_USI16_USI_QCH								0x3050
#define QCH_CON_USI9_USI_QCH								0x3054

static const unsigned long peric1_clk_regs[] __initconst = {
	PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
	CLK_CON_DIV_DIV_CLK_PERIC1_I3C,
	CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	DMYQCH_CON_I3C0_QCH_SCLK,
	QCH_CON_D_TZPC_PERIC1_QCH,
	QCH_CON_GPC_PERIC1_QCH,
	QCH_CON_GPIO_PERIC1_QCH,
	QCH_CON_I3C0_QCH_PCLK,
	QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH,
	QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH,
	QCH_CON_PERIC1_CMU_PERIC1_QCH,
	QCH_CON_PWM_QCH,
	QCH_CON_SLH_AXI_MI_P_PERIC1_QCH,
	QCH_CON_SYSREG_PERIC1_QCH,
	QCH_CON_USI0_USI_QCH,
	QCH_CON_USI10_USI_QCH,
	QCH_CON_USI11_USI_QCH,
	QCH_CON_USI12_USI_QCH,
	QCH_CON_USI13_USI_QCH,
	QCH_CON_USI15_USI_QCH,
	QCH_CON_USI16_USI_QCH,
	QCH_CON_USI9_USI_QCH,
};

/* List of parent clocks for Muxes in CMU_PERIC1 */
PNAME(mout_peric1_i3c_user_p)		= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_noc_user_p)		= { "oscclk", "dout_cmu_peric1_noc" };
PNAME(mout_peric1_usi0_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi10_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi11_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi12_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi13_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi15_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi16_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };
PNAME(mout_peric1_usi9_usi_user_p)	= { "oscclk", "dout_cmu_peric1_ip" };

static const struct samsung_mux_clock peric1_mux_clks[] __initconst = {
	MUX(CLK_MOUT_PERIC1_I3C_USER, "mout_peric1_i3c_user",
	    mout_peric1_i3c_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_NOC_USER, "mout_peric1_noc_user",
	    mout_peric1_noc_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI0_USI_USER, "mout_peric1_usi0_usi_user",
	    mout_peric1_usi0_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI10_USI_USER, "mout_peric1_usi10_usi_user",
	    mout_peric1_usi10_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI11_USI_USER, "mout_peric1_usi11_usi_user",
	    mout_peric1_usi11_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI12_USI_USER, "mout_peric1_usi12_usi_user",
	    mout_peric1_usi12_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI13_USI_USER, "mout_peric1_usi13_usi_user",
	    mout_peric1_usi13_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI15_USI_USER, "mout_peric1_usi15_usi_user",
	    mout_peric1_usi15_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI16_USI_USER, "mout_peric1_usi16_usi_user",
	    mout_peric1_usi16_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER, 4, 1),
	MUX(CLK_MOUT_PERIC1_USI9_USI_USER, "mout_peric1_usi9_usi_user",
	    mout_peric1_usi9_usi_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER, 4, 1),
};

static const struct samsung_div_clock peric1_div_clks[] __initconst = {
	DIV(CLK_DOUT_PERIC1_I3C, "dout_peric1_i3c",
	    "mout_peric1_i3c_user", CLK_CON_DIV_DIV_CLK_PERIC1_I3C, 0, 4),
	DIV(CLK_DOUT_PERIC1_NOCP_LH, "dout_peric1_nocp_lh",
	    "mout_peric1_noc_user", CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH, 0, 3),
	DIV(CLK_DOUT_PERIC1_USI0_USI, "dout_peric1_usi0_usi",
	    "mout_peric1_usi0_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI10_USI, "dout_peric1_usi10_usi",
	    "mout_peric1_usi10_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI11_USI, "dout_peric1_usi11_usi",
	    "mout_peric1_usi11_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI12_USI, "dout_peric1_usi12_usi",
	    "mout_peric1_usi12_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI13_USI, "dout_peric1_usi13_usi",
	    "mout_peric1_usi13_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI15_USI, "dout_peric1_usi15_usi",
	    "mout_peric1_usi15_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI16_USI, "dout_peric1_usi16_usi",
	    "mout_peric1_usi16_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI, 0, 4),
	DIV(CLK_DOUT_PERIC1_USI9_USI, "dout_peric1_usi9_usi",
	    "mout_peric1_usi9_usi_user", CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI, 0, 4),
};

static const struct samsung_gate_clock peric1_gate_clks[] __initconst = {
	GATE(CLK_GOUT_PERIC1_I3C0_I_PCLK, "gout_peric1_i3c0_i_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_I3C0_I_SCLK, "gout_peric1_i3c0_i_sclk",
	     "dout_peric1_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_LH_AXI_SI_P_PERIC1_CU_I_CLK, "gout_peric1_lh_axi_si_p_peric1_cu_i_clk",
	     "dout_peric1_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_PERIC1_CMU_PERIC1_PCLK, "gout_peric1_peric1_cmu_peric1_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_PWM_I_PCLK_S0, "gout_peric1_pwm_i_pclk_s0",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_I3C_CLK, "gout_peric1_clk_peric1_i3c_clk",
	     "dout_peric1_i3c",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_NOCP_LH_CLK, "gout_peric1_clk_peric1_nocp_lh_clk",
	     "dout_peric1_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_OSCCLK_CLK, "gout_peric1_clk_peric1_oscclk_clk",
	     "oscclk",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI15_USI_CLK, "gout_peric1_clk_peric1_usi15_usi_clk",
	     "dout_peric1_usi15_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI16_USI_CLK, "gout_peric1_clk_peric1_usi16_usi_clk",
	     "dout_peric1_usi16_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_SLH_AXI_MI_P_PERIC1_I_CLK, "gout_peric1_slh_axi_mi_p_peric1_i_clk",
	     "dout_peric1_nocp_lh",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_USI0_USI_IPCLK, "gout_peric1_usi0_usi_ipclk",
	     "dout_peric1_usi0_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI0_USI_PCLK, "gout_peric1_usi0_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI10_USI_IPCLK, "gout_peric1_usi10_usi_ipclk",
	     "dout_peric1_usi10_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI10_USI_PCLK, "gout_peric1_usi10_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI11_USI_IPCLK, "gout_peric1_usi11_usi_ipclk",
	     "dout_peric1_usi11_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI11_USI_PCLK, "gout_peric1_usi11_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI12_USI_IPCLK, "gout_peric1_usi12_usi_ipclk",
	     "dout_peric1_usi12_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI12_USI_PCLK, "gout_peric1_usi12_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI13_USI_IPCLK, "gout_peric1_usi13_usi_ipclk",
	     "dout_peric1_usi13_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI13_USI_PCLK, "gout_peric1_usi13_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI15_USI_IPCLK, "gout_peric1_usi15_usi_ipclk",
	     "dout_peric1_usi15_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI15_USI_PCLK, "gout_peric1_usi15_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI16_USI_IPCLK, "gout_peric1_usi16_usi_ipclk",
	     "dout_peric1_usi16_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI16_USI_PCLK, "gout_peric1_usi16_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI9_USI_IPCLK, "gout_peric1_usi9_usi_ipclk",
	     "dout_peric1_usi9_usi",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_USI9_USI_PCLK, "gout_peric1_usi9_usi_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_D_TZPC_PERIC1_PCLK, "gout_peric1_d_tzpc_peric1_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_GPC_PERIC1_PCLK, "gout_peric1_gpc_peric1_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_GPIO_PERIC1_PCLK, "gout_peric1_gpio_peric1_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 21, 0, 0),
	GATE(CLK_GOUT_PERIC1_LH_AXI_MI_P_PERIC1_CU_I_CLK, "gout_peric1_lh_axi_mi_p_peric1_cu_i_clk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_NOCP_CLK, "gout_peric1_clk_peric1_nocp_clk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI0_USI_CLK, "gout_peric1_clk_peric1_usi0_usi_clk",
	     "dout_peric1_usi0_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI10_USI_CLK, "gout_peric1_clk_peric1_usi10_usi_clk",
	     "dout_peric1_usi10_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI11_USI_CLK, "gout_peric1_clk_peric1_usi11_usi_clk",
	     "dout_peric1_usi11_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI12_USI_CLK, "gout_peric1_clk_peric1_usi12_usi_clk",
	     "dout_peric1_usi12_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI13_USI_CLK, "gout_peric1_clk_peric1_usi13_usi_clk",
	     "dout_peric1_usi13_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_CLK_PERIC1_USI9_USI_CLK, "gout_peric1_clk_peric1_usi9_usi_clk",
	     "dout_peric1_usi9_usi",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK, 21, CLK_IS_CRITICAL, 0),
	GATE(CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK, "gout_peric1_sysreg_peric1_pclk",
	     "mout_peric1_noc_user",
	     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 21, 0, 0),
};

static const struct samsung_cmu_info peric1_cmu_info __initconst = {
	.mux_clks		= peric1_mux_clks,
	.nr_mux_clks		= ARRAY_SIZE(peric1_mux_clks),
	.div_clks		= peric1_div_clks,
	.nr_div_clks		= ARRAY_SIZE(peric1_div_clks),
	.gate_clks		= peric1_gate_clks,
	.nr_gate_clks		= ARRAY_SIZE(peric1_gate_clks),
	.nr_clk_ids		= CLKS_NR_PERIC1,
	.clk_regs		= peric1_clk_regs,
	.nr_clk_regs		= ARRAY_SIZE(peric1_clk_regs),
	.clk_name		= "bus",
	.auto_clock_gate	= true,
	.gate_dbg_offset	= GS201_GATE_DBG_OFFSET,
	.option_offset		= PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
};

/* ---- platform_driver ----------------------------------------------------- */

static int __init gs201_cmu_probe(struct platform_device *pdev)
{
	const struct samsung_cmu_info *info;
	struct device *dev = &pdev->dev;

	info = of_device_get_match_data(dev);
	exynos_arm64_register_cmu(dev, dev->of_node, info);

	return 0;
}

static const struct of_device_id gs201_cmu_of_match[] = {
	{
		.compatible = "google,gs201-cmu-hsi0",
		.data = &hsi0_cmu_info,
	}, {
		.compatible = "google,gs201-cmu-hsi2",
		.data = &hsi2_cmu_info,
	}, {
		.compatible = "google,gs201-cmu-peric0",
		.data = &peric0_cmu_info,
	}, {
		.compatible = "google,gs201-cmu-peric1",
		.data = &peric1_cmu_info,
	}, {
	},
};

static struct platform_driver gs201_cmu_driver __refdata = {
	.driver	= {
		.name = "gs201-cmu",
		.of_match_table = gs201_cmu_of_match,
		.suppress_bind_attrs = true,
	},
	.probe = gs201_cmu_probe,
};

static int __init gs201_cmu_init(void)
{
	return platform_driver_register(&gs201_cmu_driver);
}
core_initcall(gs201_cmu_init);
