<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/drivers/pcie/msi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('msi_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">msi.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;kernel.h&gt;</code><br />
<code>#include &lt;<a class="el" href="include_2zephyr_2types_8h_source.html">zephyr/types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="stdbool_8h_source.html">stdbool.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="drivers_2pcie_2pcie_8h_source.html">drivers/pcie/pcie.h</a>&gt;</code><br />
</div>
<p><a href="msi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsix__vector.html">msix_vector</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsi__vector.html">msi_vector</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6363ff201cdaf89434be7f7976218132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a6363ff201cdaf89434be7f7976218132">PCIE_MSI_MCR</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a6363ff201cdaf89434be7f7976218132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4aa888ca0930998d49abfc21dfc4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a6d4aa888ca0930998d49abfc21dfc4a0">PCIE_MSI_MCR_EN</a>&#160;&#160;&#160;0x00010000U  /* enable MSI */</td></tr>
<tr class="separator:a6d4aa888ca0930998d49abfc21dfc4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273df548ce103502c69a2aaf32940270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a273df548ce103502c69a2aaf32940270">PCIE_MSI_MCR_MMC</a>&#160;&#160;&#160;0x000E0000U  /* Multi Messages Capable mask */</td></tr>
<tr class="separator:a273df548ce103502c69a2aaf32940270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b4bed4d96cc135c38e1762922a6dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#ab0b4bed4d96cc135c38e1762922a6dfc">PCIE_MSI_MCR_MMC_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ab0b4bed4d96cc135c38e1762922a6dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34c85b4346402d14ab7ade656f7874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#ae34c85b4346402d14ab7ade656f7874f">PCIE_MSI_MCR_MME</a>&#160;&#160;&#160;0x00700000U  /* mask of # of enabled IRQs */</td></tr>
<tr class="separator:ae34c85b4346402d14ab7ade656f7874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933abb134aec549761f835f84c0caf53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a933abb134aec549761f835f84c0caf53">PCIE_MSI_MCR_MME_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a933abb134aec549761f835f84c0caf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8496d1040f5f0388130f3550f27dbf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a8496d1040f5f0388130f3550f27dbf67">PCIE_MSI_MCR_64</a>&#160;&#160;&#160;0x00800000U  /* 64-bit MSI */</td></tr>
<tr class="separator:a8496d1040f5f0388130f3550f27dbf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b03bc395082366b0f4d8a6860753a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#af5b03bc395082366b0f4d8a6860753a3">PCIE_MSI_MAP0</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:af5b03bc395082366b0f4d8a6860753a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc1045e58e9e99029d2876adf373f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a7dc1045e58e9e99029d2876adf373f61">PCIE_MSI_MAP1_64</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a7dc1045e58e9e99029d2876adf373f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a3907f5cfba38103db25a8065efe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a72a3907f5cfba38103db25a8065efe5d">PCIE_MSI_MDR_32</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a72a3907f5cfba38103db25a8065efe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599d70864c7a8a8d12c56c302f963c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a599d70864c7a8a8d12c56c302f963c75">PCIE_MSI_MDR_64</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:a599d70864c7a8a8d12c56c302f963c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f684fa1e9eaf5aad844b7f5c5232adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a3f684fa1e9eaf5aad844b7f5c5232adb">PCIE_MSIX_MCR</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a3f684fa1e9eaf5aad844b7f5c5232adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af309bab15a0118cbc39b3a52354a8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#af309bab15a0118cbc39b3a52354a8067">PCIE_MSIX_MCR_EN</a>&#160;&#160;&#160;0x80000000U /* Enable MSI-X */</td></tr>
<tr class="separator:af309bab15a0118cbc39b3a52354a8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7186a5d811ab5f486c7eddbb0b2ecffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a7186a5d811ab5f486c7eddbb0b2ecffe">PCIE_MSIX_MCR_FMASK</a>&#160;&#160;&#160;0x40000000U /* Function Mask */</td></tr>
<tr class="separator:a7186a5d811ab5f486c7eddbb0b2ecffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e8351fd64d8308ff0c94ba02e7c688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a20e8351fd64d8308ff0c94ba02e7c688">PCIE_MSIX_MCR_TSIZE</a>&#160;&#160;&#160;0x07FF0000U /* Table size mask */</td></tr>
<tr class="separator:a20e8351fd64d8308ff0c94ba02e7c688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2e51e10229fe1b5953548a96892005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#abb2e51e10229fe1b5953548a96892005">PCIE_MSIX_MCR_TSIZE_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abb2e51e10229fe1b5953548a96892005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a403e859ea16d24267fed463c214e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a0a403e859ea16d24267fed463c214e22">PCIE_MSIR_TABLE_ENTRY_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0a403e859ea16d24267fed463c214e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701825e23994bdf4da4a86b8776c3248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a701825e23994bdf4da4a86b8776c3248">PCIE_MSIX_TR</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:a701825e23994bdf4da4a86b8776c3248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e9132823fa2361ab25e53c75aa8896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a13e9132823fa2361ab25e53c75aa8896">PCIE_MSIX_TR_BIR</a>&#160;&#160;&#160;0x00000007U /* Table BIR mask */</td></tr>
<tr class="separator:a13e9132823fa2361ab25e53c75aa8896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44875f9af4865a82438a6a4ec714c6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a44875f9af4865a82438a6a4ec714c6a9">PCIE_MSIX_TR_OFFSET</a>&#160;&#160;&#160;0xFFFFFFF8U /* Offset mask */</td></tr>
<tr class="separator:a44875f9af4865a82438a6a4ec714c6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e74db681568d7103100036233e3467d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a6e74db681568d7103100036233e3467d">PCIE_MSIX_PBA</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a6e74db681568d7103100036233e3467d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae259720d8a4af8b2aba0625b41d21d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#ae259720d8a4af8b2aba0625b41d21d40">PCIE_MSIX_PBA_BIR</a>&#160;&#160;&#160;0x00000007U /* PBA BIR mask */</td></tr>
<tr class="separator:ae259720d8a4af8b2aba0625b41d21d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388b54bd3c60cb46940e1b1defc42dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a388b54bd3c60cb46940e1b1defc42dad">PCIE_MSIX_PBA_OFFSET</a>&#160;&#160;&#160;0xFFFFFFF8U /* Offset mask */</td></tr>
<tr class="separator:a388b54bd3c60cb46940e1b1defc42dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33adc70c295b3ba887529fc8f73f6cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a33adc70c295b3ba887529fc8f73f6cb4">PCIE_VTBL_MA</a>&#160;&#160;&#160;0U /* Msg Address offset */</td></tr>
<tr class="separator:a33adc70c295b3ba887529fc8f73f6cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5711b93de9c485b321a9dcd01ac53b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a5711b93de9c485b321a9dcd01ac53b05">PCIE_VTBL_MUA</a>&#160;&#160;&#160;4U /* Msg Upper Address offset */</td></tr>
<tr class="separator:a5711b93de9c485b321a9dcd01ac53b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35ee6cb30ff29ae0f6804f3328a1d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#af35ee6cb30ff29ae0f6804f3328a1d1d">PCIE_VTBL_MD</a>&#160;&#160;&#160;8U /* Msg Data offset */</td></tr>
<tr class="separator:af35ee6cb30ff29ae0f6804f3328a1d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae354a23e4f62342cfd4e2572068b51a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#ae354a23e4f62342cfd4e2572068b51a3">PCIE_VTBL_VCTRL</a>&#160;&#160;&#160;12U /* Vector control offset */</td></tr>
<tr class="separator:ae354a23e4f62342cfd4e2572068b51a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a9ede6a7a472ee62f0975256a1b5f1231"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structmsi__vector.html">msi_vector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a></td></tr>
<tr class="separator:a9ede6a7a472ee62f0975256a1b5f1231"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2cdf2a32cb4c6e4d68290a1e9020f4ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a2cdf2a32cb4c6e4d68290a1e9020f4ee">pcie_msi_map</a> (<a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int irq, <a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a> *vector, <a class="el" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> n_vector)</td></tr>
<tr class="memdesc:a2cdf2a32cb4c6e4d68290a1e9020f4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the target address for an MSI posted write.  <a href="msi_8h.html#a2cdf2a32cb4c6e4d68290a1e9020f4ee">More...</a><br /></td></tr>
<tr class="separator:a2cdf2a32cb4c6e4d68290a1e9020f4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89ee2177016ab1df94c7f453eb5c25d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#ae89ee2177016ab1df94c7f453eb5c25d">pcie_msi_mdr</a> (<a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int irq, <a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a> *vector)</td></tr>
<tr class="memdesc:ae89ee2177016ab1df94c7f453eb5c25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the data for an MSI posted write.  <a href="msi_8h.html#ae89ee2177016ab1df94c7f453eb5c25d">More...</a><br /></td></tr>
<tr class="separator:ae89ee2177016ab1df94c7f453eb5c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57226ef41cee2008a2c92098dd52af6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#a57226ef41cee2008a2c92098dd52af6b">pcie_msi_enable</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a> *vectors, <a class="el" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> n_vector, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int irq)</td></tr>
<tr class="memdesc:a57226ef41cee2008a2c92098dd52af6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the given PCI endpoint to generate MSIs.  <a href="msi_8h.html#a57226ef41cee2008a2c92098dd52af6b">More...</a><br /></td></tr>
<tr class="separator:a57226ef41cee2008a2c92098dd52af6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16ef7e19d7584aa2fc3a839b1b8fb01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msi_8h.html#ac16ef7e19d7584aa2fc3a839b1b8fb01">pcie_is_msi</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf)</td></tr>
<tr class="memdesc:ac16ef7e19d7584aa2fc3a839b1b8fb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the given PCI endpoint supports MSI/MSI-X.  <a href="msi_8h.html#ac16ef7e19d7584aa2fc3a839b1b8fb01">More...</a><br /></td></tr>
<tr class="separator:ac16ef7e19d7584aa2fc3a839b1b8fb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af5b03bc395082366b0f4d8a6860753a3" name="af5b03bc395082366b0f4d8a6860753a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b03bc395082366b0f4d8a6860753a3">&#9670;&nbsp;</a></span>PCIE_MSI_MAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MAP0&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dc1045e58e9e99029d2876adf373f61" name="a7dc1045e58e9e99029d2876adf373f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc1045e58e9e99029d2876adf373f61">&#9670;&nbsp;</a></span>PCIE_MSI_MAP1_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MAP1_64&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6363ff201cdaf89434be7f7976218132" name="a6363ff201cdaf89434be7f7976218132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6363ff201cdaf89434be7f7976218132">&#9670;&nbsp;</a></span>PCIE_MSI_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8496d1040f5f0388130f3550f27dbf67" name="a8496d1040f5f0388130f3550f27dbf67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8496d1040f5f0388130f3550f27dbf67">&#9670;&nbsp;</a></span>PCIE_MSI_MCR_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR_64&#160;&#160;&#160;0x00800000U  /* 64-bit MSI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d4aa888ca0930998d49abfc21dfc4a0" name="a6d4aa888ca0930998d49abfc21dfc4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4aa888ca0930998d49abfc21dfc4a0">&#9670;&nbsp;</a></span>PCIE_MSI_MCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR_EN&#160;&#160;&#160;0x00010000U  /* enable MSI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273df548ce103502c69a2aaf32940270" name="a273df548ce103502c69a2aaf32940270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273df548ce103502c69a2aaf32940270">&#9670;&nbsp;</a></span>PCIE_MSI_MCR_MMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR_MMC&#160;&#160;&#160;0x000E0000U  /* Multi Messages Capable mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0b4bed4d96cc135c38e1762922a6dfc" name="ab0b4bed4d96cc135c38e1762922a6dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b4bed4d96cc135c38e1762922a6dfc">&#9670;&nbsp;</a></span>PCIE_MSI_MCR_MMC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR_MMC_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae34c85b4346402d14ab7ade656f7874f" name="ae34c85b4346402d14ab7ade656f7874f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae34c85b4346402d14ab7ade656f7874f">&#9670;&nbsp;</a></span>PCIE_MSI_MCR_MME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR_MME&#160;&#160;&#160;0x00700000U  /* mask of # of enabled IRQs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a933abb134aec549761f835f84c0caf53" name="a933abb134aec549761f835f84c0caf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933abb134aec549761f835f84c0caf53">&#9670;&nbsp;</a></span>PCIE_MSI_MCR_MME_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MCR_MME_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72a3907f5cfba38103db25a8065efe5d" name="a72a3907f5cfba38103db25a8065efe5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a3907f5cfba38103db25a8065efe5d">&#9670;&nbsp;</a></span>PCIE_MSI_MDR_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MDR_32&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599d70864c7a8a8d12c56c302f963c75" name="a599d70864c7a8a8d12c56c302f963c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599d70864c7a8a8d12c56c302f963c75">&#9670;&nbsp;</a></span>PCIE_MSI_MDR_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSI_MDR_64&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a403e859ea16d24267fed463c214e22" name="a0a403e859ea16d24267fed463c214e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a403e859ea16d24267fed463c214e22">&#9670;&nbsp;</a></span>PCIE_MSIR_TABLE_ENTRY_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIR_TABLE_ENTRY_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f684fa1e9eaf5aad844b7f5c5232adb" name="a3f684fa1e9eaf5aad844b7f5c5232adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f684fa1e9eaf5aad844b7f5c5232adb">&#9670;&nbsp;</a></span>PCIE_MSIX_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_MCR&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af309bab15a0118cbc39b3a52354a8067" name="af309bab15a0118cbc39b3a52354a8067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af309bab15a0118cbc39b3a52354a8067">&#9670;&nbsp;</a></span>PCIE_MSIX_MCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_MCR_EN&#160;&#160;&#160;0x80000000U /* Enable MSI-X */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7186a5d811ab5f486c7eddbb0b2ecffe" name="a7186a5d811ab5f486c7eddbb0b2ecffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7186a5d811ab5f486c7eddbb0b2ecffe">&#9670;&nbsp;</a></span>PCIE_MSIX_MCR_FMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_MCR_FMASK&#160;&#160;&#160;0x40000000U /* Function Mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20e8351fd64d8308ff0c94ba02e7c688" name="a20e8351fd64d8308ff0c94ba02e7c688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e8351fd64d8308ff0c94ba02e7c688">&#9670;&nbsp;</a></span>PCIE_MSIX_MCR_TSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_MCR_TSIZE&#160;&#160;&#160;0x07FF0000U /* Table size mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb2e51e10229fe1b5953548a96892005" name="abb2e51e10229fe1b5953548a96892005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2e51e10229fe1b5953548a96892005">&#9670;&nbsp;</a></span>PCIE_MSIX_MCR_TSIZE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_MCR_TSIZE_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e74db681568d7103100036233e3467d" name="a6e74db681568d7103100036233e3467d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e74db681568d7103100036233e3467d">&#9670;&nbsp;</a></span>PCIE_MSIX_PBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_PBA&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae259720d8a4af8b2aba0625b41d21d40" name="ae259720d8a4af8b2aba0625b41d21d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae259720d8a4af8b2aba0625b41d21d40">&#9670;&nbsp;</a></span>PCIE_MSIX_PBA_BIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_PBA_BIR&#160;&#160;&#160;0x00000007U /* PBA BIR mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a388b54bd3c60cb46940e1b1defc42dad" name="a388b54bd3c60cb46940e1b1defc42dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388b54bd3c60cb46940e1b1defc42dad">&#9670;&nbsp;</a></span>PCIE_MSIX_PBA_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_PBA_OFFSET&#160;&#160;&#160;0xFFFFFFF8U /* Offset mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a701825e23994bdf4da4a86b8776c3248" name="a701825e23994bdf4da4a86b8776c3248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701825e23994bdf4da4a86b8776c3248">&#9670;&nbsp;</a></span>PCIE_MSIX_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_TR&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e9132823fa2361ab25e53c75aa8896" name="a13e9132823fa2361ab25e53c75aa8896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e9132823fa2361ab25e53c75aa8896">&#9670;&nbsp;</a></span>PCIE_MSIX_TR_BIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_TR_BIR&#160;&#160;&#160;0x00000007U /* Table BIR mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44875f9af4865a82438a6a4ec714c6a9" name="a44875f9af4865a82438a6a4ec714c6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44875f9af4865a82438a6a4ec714c6a9">&#9670;&nbsp;</a></span>PCIE_MSIX_TR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MSIX_TR_OFFSET&#160;&#160;&#160;0xFFFFFFF8U /* Offset mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33adc70c295b3ba887529fc8f73f6cb4" name="a33adc70c295b3ba887529fc8f73f6cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33adc70c295b3ba887529fc8f73f6cb4">&#9670;&nbsp;</a></span>PCIE_VTBL_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_VTBL_MA&#160;&#160;&#160;0U /* Msg Address offset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af35ee6cb30ff29ae0f6804f3328a1d1d" name="af35ee6cb30ff29ae0f6804f3328a1d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35ee6cb30ff29ae0f6804f3328a1d1d">&#9670;&nbsp;</a></span>PCIE_VTBL_MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_VTBL_MD&#160;&#160;&#160;8U /* Msg Data offset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5711b93de9c485b321a9dcd01ac53b05" name="a5711b93de9c485b321a9dcd01ac53b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5711b93de9c485b321a9dcd01ac53b05">&#9670;&nbsp;</a></span>PCIE_VTBL_MUA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_VTBL_MUA&#160;&#160;&#160;4U /* Msg Upper Address offset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae354a23e4f62342cfd4e2572068b51a3" name="ae354a23e4f62342cfd4e2572068b51a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae354a23e4f62342cfd4e2572068b51a3">&#9670;&nbsp;</a></span>PCIE_VTBL_VCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_VTBL_VCTRL&#160;&#160;&#160;12U /* Vector control offset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a9ede6a7a472ee62f0975256a1b5f1231" name="a9ede6a7a472ee62f0975256a1b5f1231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ede6a7a472ee62f0975256a1b5f1231">&#9670;&nbsp;</a></span>msi_vector_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structmsi__vector.html">msi_vector</a> <a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac16ef7e19d7584aa2fc3a839b1b8fb01" name="ac16ef7e19d7584aa2fc3a839b1b8fb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16ef7e19d7584aa2fc3a839b1b8fb01">&#9670;&nbsp;</a></span>pcie_is_msi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pcie_is_msi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if the given PCI endpoint supports MSI/MSI-X. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the target PCI endpoint </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the endpoint support MSI/MSI-X </dd></dl>

</div>
</div>
<a id="a57226ef41cee2008a2c92098dd52af6b" name="a57226ef41cee2008a2c92098dd52af6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57226ef41cee2008a2c92098dd52af6b">&#9670;&nbsp;</a></span>pcie_msi_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pcie_msi_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a> *&#160;</td>
          <td class="paramname"><em>vectors</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td>
          <td class="paramname"><em>n_vector</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>irq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the given PCI endpoint to generate MSIs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the target PCI endpoint </td></tr>
    <tr><td class="paramname">vectors</td><td>an array of allocated vector(s) </td></tr>
    <tr><td class="paramname">n_vector</td><td>the size of the vector array </td></tr>
    <tr><td class="paramname">irq</td><td>The IRQ we wish to trigger via MSI. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the endpoint supports MSI, false otherwise. </dd></dl>

</div>
</div>
<a id="a2cdf2a32cb4c6e4d68290a1e9020f4ee" name="a2cdf2a32cb4c6e4d68290a1e9020f4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdf2a32cb4c6e4d68290a1e9020f4ee">&#9670;&nbsp;</a></span>pcie_msi_map()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> pcie_msi_map </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a> *&#160;</td>
          <td class="paramname"><em>vector</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td>
          <td class="paramname"><em>n_vector</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the target address for an MSI posted write. </p>
<p >This function is exported by the arch, board or SoC code.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq</td><td>The IRQ we wish to trigger via MSI. </td></tr>
    <tr><td class="paramname">vector</td><td>The vector for which you want the address (or NULL) </td></tr>
    <tr><td class="paramname">n_vector</td><td>the size of the vector array </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A (32-bit) value for the MSI MAP register. </dd></dl>

</div>
</div>
<a id="ae89ee2177016ab1df94c7f453eb5c25d" name="ae89ee2177016ab1df94c7f453eb5c25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89ee2177016ab1df94c7f453eb5c25d">&#9670;&nbsp;</a></span>pcie_msi_mdr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> pcie_msi_mdr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">msi_vector_t</a> *&#160;</td>
          <td class="paramname"><em>vector</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the data for an MSI posted write. </p>
<p >This function is exported by the arch, board or SoC code.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq</td><td>The IRQ we wish to trigger via MSI. </td></tr>
    <tr><td class="paramname">vector</td><td>The vector for which you want the data (or NULL) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A (16-bit) value for MSI MDR register. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c53ab2a99d211ceb14df6f4f5cbc32f7.html">pcie</a></li><li class="navelem"><a class="el" href="msi_8h.html">msi.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:40 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
