// Seed: 1976625897
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2 = 1'b0 == id_0 ? id_2 << 1 : id_0;
endmodule
