
STM32F4-Romi-V0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001338  0800bd40  0800bd40  0001bd40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d078  0800d078  000202d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d078  0800d078  0001d078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d080  0800d080  000202d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d080  0800d080  0001d080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d084  0800d084  0001d084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  0800d088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000090c  200002d4  0800d35c  000202d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000be0  0800d35c  00020be0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d0e  00000000  00000000  00020304  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000048ae  00000000  00000000  00043012  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001798  00000000  00000000  000478c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001578  00000000  00000000  00049058  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002547d  00000000  00000000  0004a5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017dd4  00000000  00000000  0006fa4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca458  00000000  00000000  00087821  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00151c79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007214  00000000  00000000  00151cf4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd24 	.word	0x0800bd24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	0800bd24 	.word	0x0800bd24

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <PID_update>:
 */

#include <stdio.h>
#include "PID.h"

float PID_update (float target, float current, PID *pid){
 8000f48:	b480      	push	{r7}
 8000f4a:	b089      	sub	sp, #36	; 0x24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f52:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f56:	6078      	str	r0, [r7, #4]

	float error = target - current; //compute error here
 8000f58:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f64:	edc7 7a05 	vstr	s15, [r7, #20]

	PID_STATE * pid_state = &pid->state;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3314      	adds	r3, #20
 8000f6c:	613b      	str	r3, [r7, #16]

	// compute integral
	    float I = pid_state->I + error*pid->dt;
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f86:	edc7 7a07 	vstr	s15, [r7, #28]

	    // reset integral when stopped
	    if(target==0.0f && current==0.0f) {
 8000f8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f8e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f96:	d109      	bne.n	8000fac <PID_update+0x64>
 8000f98:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f9c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa4:	d102      	bne.n	8000fac <PID_update+0x64>
	    	I=0.0f;
 8000fa6:	f04f 0300 	mov.w	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
	    }

	    // compute output as Kp * error + Ki * dT * Integral(error)
	    	float duty = pid->kp * error + pid->ki * I;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	ed93 7a00 	vldr	s14, [r3]
 8000fb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edd3 6a01 	vldr	s13, [r3, #4]
 8000fc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fcc:	edc7 7a06 	vstr	s15, [r7, #24]

	    	if(pid->openLoop) { // if in open loop bypass code and just pass input to output
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	7b1b      	ldrb	r3, [r3, #12]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <PID_update+0x94>
	    			duty= target;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	61bb      	str	r3, [r7, #24]
	    		}

	    	// clamp output to +-1
	    	if (duty > 1.0f) {
 8000fdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fec:	dd02      	ble.n	8000ff4 <PID_update+0xac>
	    		duty = 1.0f;
 8000fee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000ff2:	61bb      	str	r3, [r7, #24]
	    	}

	    	if (duty < -1.0f) {
 8000ff4:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ff8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000ffc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001004:	d501      	bpl.n	800100a <PID_update+0xc2>
	    		duty = -1.0f;
 8001006:	4b0d      	ldr	r3, [pc, #52]	; (800103c <PID_update+0xf4>)
 8001008:	61bb      	str	r3, [r7, #24]

	    		// Short form message for logging and PID tuning in matlab/octave
	    		//printf("%c,%d,%d,%d,%d\n",pid_state->tag[0],(int)(target*1000),(int)(current*1000),(int)(duty*1000),(int)(I*1000));

	    		// update state
	    		pid_state->error = error;
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	601a      	str	r2, [r3, #0]
	    		pid_state->I = I;
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	69fa      	ldr	r2, [r7, #28]
 8001014:	605a      	str	r2, [r3, #4]

	    		pid_state->ref=target;
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	609a      	str	r2, [r3, #8]
	    		pid_state->fb=current;
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	60da      	str	r2, [r3, #12]
	    		pid_state->u=duty;
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	611a      	str	r2, [r3, #16]

	    		// return desired output
	    		return duty;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	ee07 3a90 	vmov	s15, r3

}
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	3724      	adds	r7, #36	; 0x24
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	bf800000 	.word	0xbf800000

08001040 <appMain>:
// Hardware Revision bits
uint8_t RevBit[3];


// main application loop
void appMain(void){
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af02      	add	r7, sp, #8


	/* Check Hardware Revision Bits*/
	RevBit[0] =	HAL_GPIO_ReadPin(REV_BIT0_GPIO_Port, REV_BIT0_Pin);
 8001046:	2102      	movs	r1, #2
 8001048:	4898      	ldr	r0, [pc, #608]	; (80012ac <appMain+0x26c>)
 800104a:	f003 fd7f 	bl	8004b4c <HAL_GPIO_ReadPin>
 800104e:	4603      	mov	r3, r0
 8001050:	461a      	mov	r2, r3
 8001052:	4b97      	ldr	r3, [pc, #604]	; (80012b0 <appMain+0x270>)
 8001054:	701a      	strb	r2, [r3, #0]
	RevBit[1] =	HAL_GPIO_ReadPin(REV_BIT1_GPIO_Port, REV_BIT1_Pin);
 8001056:	2104      	movs	r1, #4
 8001058:	4894      	ldr	r0, [pc, #592]	; (80012ac <appMain+0x26c>)
 800105a:	f003 fd77 	bl	8004b4c <HAL_GPIO_ReadPin>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	4b93      	ldr	r3, [pc, #588]	; (80012b0 <appMain+0x270>)
 8001064:	705a      	strb	r2, [r3, #1]
	RevBit[2] =	HAL_GPIO_ReadPin(REV_BIT2_GPIO_Port, REV_BIT2_Pin);
 8001066:	2108      	movs	r1, #8
 8001068:	4890      	ldr	r0, [pc, #576]	; (80012ac <appMain+0x26c>)
 800106a:	f003 fd6f 	bl	8004b4c <HAL_GPIO_ReadPin>
 800106e:	4603      	mov	r3, r0
 8001070:	461a      	mov	r2, r3
 8001072:	4b8f      	ldr	r3, [pc, #572]	; (80012b0 <appMain+0x270>)
 8001074:	709a      	strb	r2, [r3, #2]

	//Start the 1uSec timer for sonar
	//HAL_TIM_Base_Start(&htim9);

	//hal pwm start
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  //Start PWM
 8001076:	2108      	movs	r1, #8
 8001078:	488e      	ldr	r0, [pc, #568]	; (80012b4 <appMain+0x274>)
 800107a:	f005 f8bb 	bl	80061f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);  //Start PWM
 800107e:	2100      	movs	r1, #0
 8001080:	488d      	ldr	r0, [pc, #564]	; (80012b8 <appMain+0x278>)
 8001082:	f005 f8b7 	bl	80061f4 <HAL_TIM_PWM_Start>

	//hal encoder start
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001086:	213c      	movs	r1, #60	; 0x3c
 8001088:	488c      	ldr	r0, [pc, #560]	; (80012bc <appMain+0x27c>)
 800108a:	f005 fa91 	bl	80065b0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 800108e:	213c      	movs	r1, #60	; 0x3c
 8001090:	488b      	ldr	r0, [pc, #556]	; (80012c0 <appMain+0x280>)
 8001092:	f005 fa8d 	bl	80065b0 <HAL_TIM_Encoder_Start>

	uint32_t ledTimer=LED_BLINK_RATE;
 8001096:	2332      	movs	r3, #50	; 0x32
 8001098:	61fb      	str	r3, [r7, #28]
	uint32_t PIDTimer = PID_RATE;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]

	printf("Power up initiated...\r\n");
 800109e:	4889      	ldr	r0, [pc, #548]	; (80012c4 <appMain+0x284>)
 80010a0:	f008 f9e8 	bl	8009474 <puts>
	printf("All systems nominal..\r\n");
 80010a4:	4888      	ldr	r0, [pc, #544]	; (80012c8 <appMain+0x288>)
 80010a6:	f008 f9e5 	bl	8009474 <puts>
	printf("Hardware Revision: %d%d%d\r\n",RevBit[2],RevBit[2],RevBit[2]);
 80010aa:	4b81      	ldr	r3, [pc, #516]	; (80012b0 <appMain+0x270>)
 80010ac:	789b      	ldrb	r3, [r3, #2]
 80010ae:	4619      	mov	r1, r3
 80010b0:	4b7f      	ldr	r3, [pc, #508]	; (80012b0 <appMain+0x270>)
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b7e      	ldr	r3, [pc, #504]	; (80012b0 <appMain+0x270>)
 80010b8:	789b      	ldrb	r3, [r3, #2]
 80010ba:	4884      	ldr	r0, [pc, #528]	; (80012cc <appMain+0x28c>)
 80010bc:	f008 f952 	bl	8009364 <iprintf>

	//Initialize OLED
	SSD1306_Init();
 80010c0:	f001 f832 	bl	8002128 <SSD1306_Init>
	SSD1306_Clear();
 80010c4:	f001 fa55 	bl	8002572 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, ologic, 128, 64, 1);
 80010c8:	2301      	movs	r3, #1
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	2340      	movs	r3, #64	; 0x40
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	4a7f      	ldr	r2, [pc, #508]	; (80012d0 <appMain+0x290>)
 80010d4:	2100      	movs	r1, #0
 80010d6:	2000      	movs	r0, #0
 80010d8:	f000 ffbe 	bl	8002058 <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 80010dc:	f001 f8e8 	bl	80022b0 <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 80010e0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010e4:	f003 f87a 	bl	80041dc <HAL_Delay>
	SSD1306_Clear();
 80010e8:	f001 fa43 	bl	8002572 <SSD1306_Clear>
	//SSD1306_GotoXY(40, 20);
	//SSD1306_Puts("OWO", &Font_16x26, 1);
	//SSD1306_UpdateScreen();
	//HAL_Delay(2000);
	SSD1306_Clear();
 80010ec:	f001 fa41 	bl	8002572 <SSD1306_Clear>
	SSD1306_GotoXY(30, 0);
 80010f0:	2100      	movs	r1, #0
 80010f2:	201e      	movs	r0, #30
 80010f4:	f001 f982 	bl	80023fc <SSD1306_GotoXY>
	SSD1306_Puts("STM32-ROMI", &Font_7x10, 1);
 80010f8:	2201      	movs	r2, #1
 80010fa:	4976      	ldr	r1, [pc, #472]	; (80012d4 <appMain+0x294>)
 80010fc:	4876      	ldr	r0, [pc, #472]	; (80012d8 <appMain+0x298>)
 80010fe:	f001 fa13 	bl	8002528 <SSD1306_Puts>
	SSD1306_GotoXY(0, 30);
 8001102:	211e      	movs	r1, #30
 8001104:	2000      	movs	r0, #0
 8001106:	f001 f979 	bl	80023fc <SSD1306_GotoXY>
	SSD1306_Puts("E", &Font_7x10, 1);
 800110a:	2201      	movs	r2, #1
 800110c:	4971      	ldr	r1, [pc, #452]	; (80012d4 <appMain+0x294>)
 800110e:	4873      	ldr	r0, [pc, #460]	; (80012dc <appMain+0x29c>)
 8001110:	f001 fa0a 	bl	8002528 <SSD1306_Puts>
	SSD1306_GotoXY(0, 40);
 8001114:	2128      	movs	r1, #40	; 0x28
 8001116:	2000      	movs	r0, #0
 8001118:	f001 f970 	bl	80023fc <SSD1306_GotoXY>
	SSD1306_Puts("D", &Font_7x10, 1);
 800111c:	2201      	movs	r2, #1
 800111e:	496d      	ldr	r1, [pc, #436]	; (80012d4 <appMain+0x294>)
 8001120:	486f      	ldr	r0, [pc, #444]	; (80012e0 <appMain+0x2a0>)
 8001122:	f001 fa01 	bl	8002528 <SSD1306_Puts>
	SSD1306_GotoXY(0, 50);
 8001126:	2132      	movs	r1, #50	; 0x32
 8001128:	2000      	movs	r0, #0
 800112a:	f001 f967 	bl	80023fc <SSD1306_GotoXY>
	SSD1306_Puts("S", &Font_7x10, 1);
 800112e:	2201      	movs	r2, #1
 8001130:	4968      	ldr	r1, [pc, #416]	; (80012d4 <appMain+0x294>)
 8001132:	486c      	ldr	r0, [pc, #432]	; (80012e4 <appMain+0x2a4>)
 8001134:	f001 f9f8 	bl	8002528 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001138:	f001 f8ba 	bl	80022b0 <SSD1306_UpdateScreen>


	uint32_t tick = HAL_GetTick();
 800113c:	f003 f842 	bl	80041c4 <HAL_GetTick>
 8001140:	6178      	str	r0, [r7, #20]

	//Set Sleep bits to 1 for enable
	HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, SET);
 8001142:	2201      	movs	r2, #1
 8001144:	2140      	movs	r1, #64	; 0x40
 8001146:	4859      	ldr	r0, [pc, #356]	; (80012ac <appMain+0x26c>)
 8001148:	f003 fd18 	bl	8004b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, SET);
 800114c:	2201      	movs	r2, #1
 800114e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001152:	4865      	ldr	r0, [pc, #404]	; (80012e8 <appMain+0x2a8>)
 8001154:	f003 fd12 	bl	8004b7c <HAL_GPIO_WritePin>

	//Edge Sensors
	enableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 8001158:	2003      	movs	r0, #3
 800115a:	f000 f9af 	bl	80014bc <enableEdgeSensors>

	//Main program to loop forever
	while(1){
		uint32_t tock = HAL_GetTick();
 800115e:	f003 f831 	bl	80041c4 <HAL_GetTick>
 8001162:	60f8      	str	r0, [r7, #12]

		bool pid_update=false;     // flag to say if we should update the PID this time through the loop
 8001164:	2300      	movs	r3, #0
 8001166:	74fb      	strb	r3, [r7, #19]
		bool send_telemetry=false; // flag to say if we should send updated telemetry data to host this time through the loop
 8001168:	2300      	movs	r3, #0
 800116a:	72fb      	strb	r3, [r7, #11]


		if(tock-tick>TICK_RATE){ // 10ms timer (this 'if' is true once every 10ms)
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b0a      	cmp	r3, #10
 8001174:	d921      	bls.n	80011ba <appMain+0x17a>

			ledTimer--; // blink LED at LED_BLINK_RATE
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3b01      	subs	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
			if(ledTimer==0){
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d105      	bne.n	800118e <appMain+0x14e>
				ledTimer = LED_BLINK_RATE; //0.5 Sec blink
 8001182:	2332      	movs	r3, #50	; 0x32
 8001184:	61fb      	str	r3, [r7, #28]
				HAL_GPIO_TogglePin(Blinky_GPIO_Port, Blinky_Pin);
 8001186:	2120      	movs	r1, #32
 8001188:	4858      	ldr	r0, [pc, #352]	; (80012ec <appMain+0x2ac>)
 800118a:	f003 fd10 	bl	8004bae <HAL_GPIO_TogglePin>
			}

			PIDTimer --; // see if we should run the PID update this time through the loop
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	3b01      	subs	r3, #1
 8001192:	61bb      	str	r3, [r7, #24]
			if(PIDTimer==0) {
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10b      	bne.n	80011b2 <appMain+0x172>
				PIDTimer=PID_RATE;
 800119a:	2302      	movs	r3, #2
 800119c:	61bb      	str	r3, [r7, #24]
				pid_update=true; // flag to update PID this time
 800119e:	2301      	movs	r3, #1
 80011a0:	74fb      	strb	r3, [r7, #19]
                send_telemetry=true; // also send new telemetry after we update the PID
 80011a2:	2301      	movs	r3, #1
 80011a4:	72fb      	strb	r3, [r7, #11]
				HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, SET);
				HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, SET);
				*/

				//Check the sonars
        		checkSonar(&SONARS[SONAR1]);
 80011a6:	4852      	ldr	r0, [pc, #328]	; (80012f0 <appMain+0x2b0>)
 80011a8:	f000 fe3e 	bl	8001e28 <checkSonar>
        		checkSonar(&SONARS[SONAR2]);
 80011ac:	4851      	ldr	r0, [pc, #324]	; (80012f4 <appMain+0x2b4>)
 80011ae:	f000 fe3b 	bl	8001e28 <checkSonar>

			}
			tick = tock;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	617b      	str	r3, [r7, #20]

			//check Edge Sensors
			updateEdgeSensors();  //update the state of the edge sensors
 80011b6:	f000 f9e5 	bl	8001584 <updateEdgeSensors>

		}

		// update the motor controller state (handles driving to distance/turns etc)
		// will also update the PID controller if the flag is set
		MotorEvent event = updateMotors(pid_update,DT); // returns events flags if state changed or edge sensor triggered etc
 80011ba:	7cfb      	ldrb	r3, [r7, #19]
 80011bc:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 80012f8 <appMain+0x2b8>
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fba5 	bl	8001910 <updateMotors>
 80011c6:	4603      	mov	r3, r0
 80011c8:	74bb      	strb	r3, [r7, #18]

		if(pid_update) {
 80011ca:	7cfb      	ldrb	r3, [r7, #19]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d007      	beq.n	80011e0 <appMain+0x1a0>
					setPIDState(&pid_left.state,&pid_right.state);
 80011d0:	494a      	ldr	r1, [pc, #296]	; (80012fc <appMain+0x2bc>)
 80011d2:	484b      	ldr	r0, [pc, #300]	; (8001300 <appMain+0x2c0>)
 80011d4:	f001 fa6c 	bl	80026b0 <setPIDState>
					setEncoderState(&enc_left.state,&enc_right.state);
 80011d8:	494a      	ldr	r1, [pc, #296]	; (8001304 <appMain+0x2c4>)
 80011da:	484b      	ldr	r0, [pc, #300]	; (8001308 <appMain+0x2c8>)
 80011dc:	f001 fa4c 	bl	8002678 <setEncoderState>
		}


		/// use this to adjust the pwm

		int c = getchar();
 80011e0:	f007 fbcc 	bl	800897c <getchar>
 80011e4:	6078      	str	r0, [r7, #4]
			if(c != EOF){
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ec:	d052      	beq.n	8001294 <appMain+0x254>
				putchar(c);
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f008 f8d0 	bl	8009394 <putchar>
				switch (c) {
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b61      	cmp	r3, #97	; 0x61
 80011f8:	d01d      	beq.n	8001236 <appMain+0x1f6>
 80011fa:	2b61      	cmp	r3, #97	; 0x61
 80011fc:	dc06      	bgt.n	800120c <appMain+0x1cc>
 80011fe:	2b31      	cmp	r3, #49	; 0x31
 8001200:	d03b      	beq.n	800127a <appMain+0x23a>
 8001202:	2b32      	cmp	r3, #50	; 0x32
 8001204:	d03e      	beq.n	8001284 <appMain+0x244>
 8001206:	2b20      	cmp	r3, #32
 8001208:	d041      	beq.n	800128e <appMain+0x24e>

					case ' ':
						STOP();
						break;
					default:
						break;
 800120a:	e049      	b.n	80012a0 <appMain+0x260>
				switch (c) {
 800120c:	2b73      	cmp	r3, #115	; 0x73
 800120e:	d022      	beq.n	8001256 <appMain+0x216>
 8001210:	2b77      	cmp	r3, #119	; 0x77
 8001212:	d002      	beq.n	800121a <appMain+0x1da>
 8001214:	2b64      	cmp	r3, #100	; 0x64
 8001216:	d007      	beq.n	8001228 <appMain+0x1e8>
						break;
 8001218:	e042      	b.n	80012a0 <appMain+0x260>
						drive(MAX_LIN_VEL/2.0f,0.0f);
 800121a:	eddf 0a3c 	vldr	s1, [pc, #240]	; 800130c <appMain+0x2cc>
 800121e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8001222:	f000 fb0b 	bl	800183c <drive>
						break;
 8001226:	e03b      	b.n	80012a0 <appMain+0x260>
						setMotorSpeed(0.5f, 0.8f);
 8001228:	eddf 0a39 	vldr	s1, [pc, #228]	; 8001310 <appMain+0x2d0>
 800122c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001230:	f000 faec 	bl	800180c <setMotorSpeed>
						break;
 8001234:	e034      	b.n	80012a0 <appMain+0x260>
						drive(0.0f,MAX_ANG_VEL/2.0f);
 8001236:	4b37      	ldr	r3, [pc, #220]	; (8001314 <appMain+0x2d4>)
 8001238:	edd3 7a00 	vldr	s15, [r3]
 800123c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001240:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001244:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001248:	eef0 0a66 	vmov.f32	s1, s13
 800124c:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800130c <appMain+0x2cc>
 8001250:	f000 faf4 	bl	800183c <drive>
						break;
 8001254:	e024      	b.n	80012a0 <appMain+0x260>
						drive(0.0f,-MAX_ANG_VEL/4.0f);
 8001256:	4b2f      	ldr	r3, [pc, #188]	; (8001314 <appMain+0x2d4>)
 8001258:	edd3 7a00 	vldr	s15, [r3]
 800125c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001260:	eef1 7a67 	vneg.f32	s15, s15
 8001264:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001268:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800126c:	eef0 0a66 	vmov.f32	s1, s13
 8001270:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800130c <appMain+0x2cc>
 8001274:	f000 fae2 	bl	800183c <drive>
						break;
 8001278:	e012      	b.n	80012a0 <appMain+0x260>
						 event |= CE_M1;
 800127a:	7cbb      	ldrb	r3, [r7, #18]
 800127c:	f043 0320 	orr.w	r3, r3, #32
 8001280:	74bb      	strb	r3, [r7, #18]
						break;
 8001282:	e00d      	b.n	80012a0 <appMain+0x260>
						 event |= CE_M2;
 8001284:	7cbb      	ldrb	r3, [r7, #18]
 8001286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800128a:	74bb      	strb	r3, [r7, #18]
						break;
 800128c:	e008      	b.n	80012a0 <appMain+0x260>
						STOP();
 800128e:	f000 fb15 	bl	80018bc <STOP>
						break;
 8001292:	e005      	b.n	80012a0 <appMain+0x260>
				}

				}else{
				clearerr(stdin); // Reset the EOF Condition
 8001294:	4b20      	ldr	r3, [pc, #128]	; (8001318 <appMain+0x2d8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	4618      	mov	r0, r3
 800129c:	f007 fa5c 	bl	8008758 <clearerr>
				}

			updateControler(event); // update the main state machine (giving it any events that should be handled)
 80012a0:	7cbb      	ldrb	r3, [r7, #18]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f83a 	bl	800131c <updateControler>
	while(1){
 80012a8:	e759      	b.n	800115e <appMain+0x11e>
 80012aa:	bf00      	nop
 80012ac:	40020800 	.word	0x40020800
 80012b0:	20000798 	.word	0x20000798
 80012b4:	20000a98 	.word	0x20000a98
 80012b8:	20000918 	.word	0x20000918
 80012bc:	20000998 	.word	0x20000998
 80012c0:	20000958 	.word	0x20000958
 80012c4:	0800bd58 	.word	0x0800bd58
 80012c8:	0800bd70 	.word	0x0800bd70
 80012cc:	0800bd88 	.word	0x0800bd88
 80012d0:	0800be34 	.word	0x0800be34
 80012d4:	200000f0 	.word	0x200000f0
 80012d8:	0800bda4 	.word	0x0800bda4
 80012dc:	0800bdb0 	.word	0x0800bdb0
 80012e0:	0800bdb4 	.word	0x0800bdb4
 80012e4:	0800bdb8 	.word	0x0800bdb8
 80012e8:	40020400 	.word	0x40020400
 80012ec:	40020000 	.word	0x40020000
 80012f0:	20000000 	.word	0x20000000
 80012f4:	20000020 	.word	0x20000020
 80012f8:	3ca3d70a 	.word	0x3ca3d70a
 80012fc:	20000074 	.word	0x20000074
 8001300:	2000009c 	.word	0x2000009c
 8001304:	200000c8 	.word	0x200000c8
 8001308:	200000e8 	.word	0x200000e8
 800130c:	00000000 	.word	0x00000000
 8001310:	3f4ccccd 	.word	0x3f4ccccd
 8001314:	0800c9a0 	.word	0x0800c9a0
 8001318:	20000104 	.word	0x20000104

0800131c <updateControler>:

STATE state = ST_IDLE;



void updateControler(MotorEvent event) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]


	if(event & ME_STOP) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <updateControler+0x1a>
		state = ST_IDLE;
 8001330:	4b5c      	ldr	r3, [pc, #368]	; (80014a4 <updateControler+0x188>)
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
	}

	switch(state) {
 8001336:	4b5b      	ldr	r3, [pc, #364]	; (80014a4 <updateControler+0x188>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b07      	cmp	r3, #7
 800133c:	f200 80ac 	bhi.w	8001498 <updateControler+0x17c>
 8001340:	a201      	add	r2, pc, #4	; (adr r2, 8001348 <updateControler+0x2c>)
 8001342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001346:	bf00      	nop
 8001348:	08001369 	.word	0x08001369
 800134c:	08001395 	.word	0x08001395
 8001350:	080013d7 	.word	0x080013d7
 8001354:	08001409 	.word	0x08001409
 8001358:	0800143f 	.word	0x0800143f
 800135c:	08001499 	.word	0x08001499
 8001360:	08001499 	.word	0x08001499
 8001364:	08001499 	.word	0x08001499

		case ST_IDLE:
			switch(event) {
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2b40      	cmp	r3, #64	; 0x40
 800136c:	d00e      	beq.n	800138c <updateControler+0x70>
 800136e:	2b80      	cmp	r3, #128	; 0x80
 8001370:	d00e      	beq.n	8001390 <updateControler+0x74>
 8001372:	2b20      	cmp	r3, #32
 8001374:	d000      	beq.n	8001378 <updateControler+0x5c>

				case CE_M3:
					break;

				default:
					break;
 8001376:	e00c      	b.n	8001392 <updateControler+0x76>
					drive(FWD_SPEED,0.0f);
 8001378:	eddf 0a4b 	vldr	s1, [pc, #300]	; 80014a8 <updateControler+0x18c>
 800137c:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 80014ac <updateControler+0x190>
 8001380:	f000 fa5c 	bl	800183c <drive>
					state= ST_M1_FWD;
 8001384:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <updateControler+0x188>)
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
					break;
 800138a:	e002      	b.n	8001392 <updateControler+0x76>
					break;
 800138c:	bf00      	nop
 800138e:	e084      	b.n	800149a <updateControler+0x17e>
					break;
 8001390:	bf00      	nop
			}
			break;
 8001392:	e082      	b.n	800149a <updateControler+0x17e>

		case ST_M1_FWD:
			switch(event) {
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2b08      	cmp	r3, #8
 8001398:	d002      	beq.n	80013a0 <updateControler+0x84>
 800139a:	2b10      	cmp	r3, #16
 800139c:	d00d      	beq.n	80013ba <updateControler+0x9e>
					driveTo(BACK_DIST,BACK_SPEED);
					state= ST_M1_BCK_L;
					break;

				default:
					break;
 800139e:	e019      	b.n	80013d4 <updateControler+0xb8>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 80013a0:	2003      	movs	r0, #3
 80013a2:	f000 f89d 	bl	80014e0 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 80013a6:	eddf 0a41 	vldr	s1, [pc, #260]	; 80014ac <updateControler+0x190>
 80013aa:	ed9f 0a41 	vldr	s0, [pc, #260]	; 80014b0 <updateControler+0x194>
 80013ae:	f000 fc3b 	bl	8001c28 <driveTo>
					state= ST_M1_BCK_R;
 80013b2:	4b3c      	ldr	r3, [pc, #240]	; (80014a4 <updateControler+0x188>)
 80013b4:	2203      	movs	r2, #3
 80013b6:	701a      	strb	r2, [r3, #0]
					break;
 80013b8:	e00c      	b.n	80013d4 <updateControler+0xb8>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 80013ba:	2003      	movs	r0, #3
 80013bc:	f000 f890 	bl	80014e0 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 80013c0:	eddf 0a3a 	vldr	s1, [pc, #232]	; 80014ac <updateControler+0x190>
 80013c4:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80014b0 <updateControler+0x194>
 80013c8:	f000 fc2e 	bl	8001c28 <driveTo>
					state= ST_M1_BCK_L;
 80013cc:	4b35      	ldr	r3, [pc, #212]	; (80014a4 <updateControler+0x188>)
 80013ce:	2202      	movs	r2, #2
 80013d0:	701a      	strb	r2, [r3, #0]
					break;
 80013d2:	bf00      	nop
			}
			break;
 80013d4:	e061      	b.n	800149a <updateControler+0x17e>

		case ST_M1_BCK_L:
			switch(event) {
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	2b04      	cmp	r3, #4
 80013da:	d000      	beq.n	80013de <updateControler+0xc2>
					turnTo(TURN_ANG,TURN_SPEED);
					state= ST_M1_TURN;
					break;

				default:
					break;
 80013dc:	e013      	b.n	8001406 <updateControler+0xea>
					enableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 80013de:	2003      	movs	r0, #3
 80013e0:	f000 f86c 	bl	80014bc <enableEdgeSensors>
					turnTo(TURN_ANG,TURN_SPEED);
 80013e4:	4b33      	ldr	r3, [pc, #204]	; (80014b4 <updateControler+0x198>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80013ee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80013f2:	eddf 0a31 	vldr	s1, [pc, #196]	; 80014b8 <updateControler+0x19c>
 80013f6:	eeb0 0a66 	vmov.f32	s0, s13
 80013fa:	f000 fbcd 	bl	8001b98 <turnTo>
					state= ST_M1_TURN;
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <updateControler+0x188>)
 8001400:	2204      	movs	r2, #4
 8001402:	701a      	strb	r2, [r3, #0]
					break;
 8001404:	bf00      	nop
			}
			break;
 8001406:	e048      	b.n	800149a <updateControler+0x17e>

		case ST_M1_BCK_R:
			switch(event) {
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	2b04      	cmp	r3, #4
 800140c:	d000      	beq.n	8001410 <updateControler+0xf4>
					turnTo(-TURN_ANG,TURN_SPEED);
					state= ST_M1_TURN;
					break;

				default:
					break;
 800140e:	e015      	b.n	800143c <updateControler+0x120>
					enableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 8001410:	2003      	movs	r0, #3
 8001412:	f000 f853 	bl	80014bc <enableEdgeSensors>
					turnTo(-TURN_ANG,TURN_SPEED);
 8001416:	4b27      	ldr	r3, [pc, #156]	; (80014b4 <updateControler+0x198>)
 8001418:	ed93 7a00 	vldr	s14, [r3]
 800141c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001420:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001424:	eef1 7a67 	vneg.f32	s15, s15
 8001428:	eddf 0a23 	vldr	s1, [pc, #140]	; 80014b8 <updateControler+0x19c>
 800142c:	eeb0 0a67 	vmov.f32	s0, s15
 8001430:	f000 fbb2 	bl	8001b98 <turnTo>
					state= ST_M1_TURN;
 8001434:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <updateControler+0x188>)
 8001436:	2204      	movs	r2, #4
 8001438:	701a      	strb	r2, [r3, #0]
					break;
 800143a:	bf00      	nop
			}
			break;
 800143c:	e02d      	b.n	800149a <updateControler+0x17e>

		case ST_M1_TURN:
			switch(event) {
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b08      	cmp	r3, #8
 8001442:	d00e      	beq.n	8001462 <updateControler+0x146>
 8001444:	2b10      	cmp	r3, #16
 8001446:	d019      	beq.n	800147c <updateControler+0x160>
 8001448:	2b02      	cmp	r3, #2
 800144a:	d000      	beq.n	800144e <updateControler+0x132>
					driveTo(BACK_DIST,BACK_SPEED);
					state= ST_M1_BCK_L;
					break;

				default:
					break;
 800144c:	e023      	b.n	8001496 <updateControler+0x17a>
					drive(FWD_SPEED,0.0f);
 800144e:	eddf 0a16 	vldr	s1, [pc, #88]	; 80014a8 <updateControler+0x18c>
 8001452:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80014ac <updateControler+0x190>
 8001456:	f000 f9f1 	bl	800183c <drive>
					state= ST_M1_FWD;
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <updateControler+0x188>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
					break;
 8001460:	e019      	b.n	8001496 <updateControler+0x17a>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 8001462:	2003      	movs	r0, #3
 8001464:	f000 f83c 	bl	80014e0 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 8001468:	eddf 0a10 	vldr	s1, [pc, #64]	; 80014ac <updateControler+0x190>
 800146c:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80014b0 <updateControler+0x194>
 8001470:	f000 fbda 	bl	8001c28 <driveTo>
					state= ST_M1_BCK_R;
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <updateControler+0x188>)
 8001476:	2203      	movs	r2, #3
 8001478:	701a      	strb	r2, [r3, #0]
					break;
 800147a:	e00c      	b.n	8001496 <updateControler+0x17a>
					disableEdgeSensors(BUMP_BIT_LEFT | BUMP_BIT_RIGHT);
 800147c:	2003      	movs	r0, #3
 800147e:	f000 f82f 	bl	80014e0 <disableEdgeSensors>
					driveTo(BACK_DIST,BACK_SPEED);
 8001482:	eddf 0a0a 	vldr	s1, [pc, #40]	; 80014ac <updateControler+0x190>
 8001486:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80014b0 <updateControler+0x194>
 800148a:	f000 fbcd 	bl	8001c28 <driveTo>
					state= ST_M1_BCK_L;
 800148e:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <updateControler+0x188>)
 8001490:	2202      	movs	r2, #2
 8001492:	701a      	strb	r2, [r3, #0]
					break;
 8001494:	bf00      	nop
			}
			break;
 8001496:	e000      	b.n	800149a <updateControler+0x17e>

		case ST_COMPLETE:
			break;

		default:
			break;
 8001498:	bf00      	nop
	}
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200002f0 	.word	0x200002f0
 80014a8:	00000000 	.word	0x00000000
 80014ac:	3ca3d70a 	.word	0x3ca3d70a
 80014b0:	bd23d70a 	.word	0xbd23d70a
 80014b4:	0800c9a0 	.word	0x0800c9a0
 80014b8:	3e4ccccd 	.word	0x3e4ccccd

080014bc <enableEdgeSensors>:
static uint32_t sensor_enabled=0;

static uint32_t debounce(uint32_t sample);
static uint32_t readSensors(void);

void enableEdgeSensors(uint32_t sensor) {
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	sensor_enabled |= sensor;
 80014c4:	4b05      	ldr	r3, [pc, #20]	; (80014dc <enableEdgeSensors+0x20>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	4a03      	ldr	r2, [pc, #12]	; (80014dc <enableEdgeSensors+0x20>)
 80014ce:	6013      	str	r3, [r2, #0]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	200002fc 	.word	0x200002fc

080014e0 <disableEdgeSensors>:
void disableEdgeSensors(uint32_t sensor) {
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	sensor_enabled &= ~sensor;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	43da      	mvns	r2, r3
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <disableEdgeSensors+0x24>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4013      	ands	r3, r2
 80014f2:	4a04      	ldr	r2, [pc, #16]	; (8001504 <disableEdgeSensors+0x24>)
 80014f4:	6013      	str	r3, [r2, #0]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	200002fc 	.word	0x200002fc

08001508 <getEdgeSensorState>:
EDGE_SENSOR_STATE getEdgeSensorState(uint32_t sensor) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	uint32_t hit =  (sensor_state & sensor)?ES_HIT:ES_CLEAR;
 8001510:	4b16      	ldr	r3, [pc, #88]	; (800156c <getEdgeSensorState+0x64>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4013      	ands	r3, r2
 8001518:	2b00      	cmp	r3, #0
 800151a:	bf14      	ite	ne
 800151c:	2301      	movne	r3, #1
 800151e:	2300      	moveq	r3, #0
 8001520:	b2db      	uxtb	r3, r3
 8001522:	60fb      	str	r3, [r7, #12]
	if(sensor_changed & sensor) {
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <getEdgeSensorState+0x68>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4013      	ands	r3, r2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d011      	beq.n	8001554 <getEdgeSensorState+0x4c>
		printf("Edge Sensor %ld: %s\n\r",sensor,((hit==ES_HIT)?"Hit":"Clear"));
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d101      	bne.n	800153a <getEdgeSensorState+0x32>
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <getEdgeSensorState+0x6c>)
 8001538:	e000      	b.n	800153c <getEdgeSensorState+0x34>
 800153a:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <getEdgeSensorState+0x70>)
 800153c:	461a      	mov	r2, r3
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	480e      	ldr	r0, [pc, #56]	; (800157c <getEdgeSensorState+0x74>)
 8001542:	f007 ff0f 	bl	8009364 <iprintf>
		sensor_changed &= ~sensor;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	43da      	mvns	r2, r3
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <getEdgeSensorState+0x68>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4013      	ands	r3, r2
 8001550:	4a07      	ldr	r2, [pc, #28]	; (8001570 <getEdgeSensorState+0x68>)
 8001552:	6013      	str	r3, [r2, #0]
	}
	return hit & sensor_enabled;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <getEdgeSensorState+0x78>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4013      	ands	r3, r2
 8001560:	b2db      	uxtb	r3, r3
}
 8001562:	4618      	mov	r0, r3
 8001564:	3710      	adds	r7, #16
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200002f4 	.word	0x200002f4
 8001570:	200002f8 	.word	0x200002f8
 8001574:	0800bdbc 	.word	0x0800bdbc
 8001578:	0800bdc0 	.word	0x0800bdc0
 800157c:	0800bdc8 	.word	0x0800bdc8
 8001580:	200002fc 	.word	0x200002fc

08001584 <updateEdgeSensors>:
void updateEdgeSensors(void) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
	uint32_t new_state = readSensors();
 800158a:	f000 f813 	bl	80015b4 <readSensors>
 800158e:	6078      	str	r0, [r7, #4]
	//uint32_t state = debounce(state);
	sensor_changed = new_state ^ sensor_state;
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <updateEdgeSensors+0x28>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4053      	eors	r3, r2
 8001598:	4a05      	ldr	r2, [pc, #20]	; (80015b0 <updateEdgeSensors+0x2c>)
 800159a:	6013      	str	r3, [r2, #0]
	sensor_state = new_state;
 800159c:	4a03      	ldr	r2, [pc, #12]	; (80015ac <updateEdgeSensors+0x28>)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6013      	str	r3, [r2, #0]
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	200002f4 	.word	0x200002f4
 80015b0:	200002f8 	.word	0x200002f8

080015b4 <readSensors>:
uint32_t readSensors(void) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0

	uint32_t bump1=HAL_GPIO_ReadPin(QTRL_GPIO_Port, QTRL_Pin)==EDGE_SENSOR_ACTIVE?BUMP_BIT_LEFT:0;
 80015ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015be:	480e      	ldr	r0, [pc, #56]	; (80015f8 <readSensors+0x44>)
 80015c0:	f003 fac4 	bl	8004b4c <HAL_GPIO_ReadPin>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	bf0c      	ite	eq
 80015ca:	2301      	moveq	r3, #1
 80015cc:	2300      	movne	r3, #0
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	607b      	str	r3, [r7, #4]
	uint32_t bump2=HAL_GPIO_ReadPin(QTRR_GPIO_Port, QTRR_Pin)==EDGE_SENSOR_ACTIVE?BUMP_BIT_RIGHT:0;
 80015d2:	2104      	movs	r1, #4
 80015d4:	4808      	ldr	r0, [pc, #32]	; (80015f8 <readSensors+0x44>)
 80015d6:	f003 fab9 	bl	8004b4c <HAL_GPIO_ReadPin>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d101      	bne.n	80015e4 <readSensors+0x30>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e000      	b.n	80015e6 <readSensors+0x32>
 80015e4:	2300      	movs	r3, #0
 80015e6:	603b      	str	r3, [r7, #0]

	return bump1 | bump2;
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	4313      	orrs	r3, r2
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40020400 	.word	0x40020400
 80015fc:	00000000 	.word	0x00000000

08001600 <updateEncoder>:

char position[10]; // used to write a int to char
uint8_t oddeven = 0; //used to flip left and right oled screen location
//static bool oddeven = 0;
//Update Encoder
void updateEncoder(ENC_STATUS *enc){
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]

	int16_t pos16 = (int16_t) __HAL_TIM_GET_COUNTER(enc->htim); //treat timers as a signed 16bit
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	695b      	ldr	r3, [r3, #20]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001610:	827b      	strh	r3, [r7, #18]
	//int16_t pos16 = enc->dir*(int16_t) __HAL_TIM_GET_COUNTER(enc->htim); //treat timers as a signed 16bit
	int32_t pos32 = (int32_t)pos16; //sign extended to 32bit
 8001612:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001616:	60fb      	str	r3, [r7, #12]

	int16_t last = enc -> last; //get last raw timer value
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	891b      	ldrh	r3, [r3, #8]
 800161c:	817b      	strh	r3, [r7, #10]
	int32_t diff = pos32-last; // change in position (velocity)
 800161e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	617b      	str	r3, [r7, #20]

	if (abs(last) > 20000) { // is timer likely to have over/underflowed (sign changes near 0 are ok)
 8001628:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800162c:	2b00      	cmp	r3, #0
 800162e:	bfb8      	it	lt
 8001630:	425b      	neglt	r3, r3
 8001632:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001636:	4293      	cmp	r3, r2
 8001638:	dd18      	ble.n	800166c <updateEncoder+0x6c>
		if(pos16 < 0 && last >= 0) { // overflow forward
 800163a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800163e:	2b00      	cmp	r3, #0
 8001640:	da08      	bge.n	8001654 <updateEncoder+0x54>
 8001642:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001646:	2b00      	cmp	r3, #0
 8001648:	db04      	blt.n	8001654 <updateEncoder+0x54>
			diff += (int32_t)0x10000;
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e00b      	b.n	800166c <updateEncoder+0x6c>
		}
		else if(pos16 >= 0 && last < 0) { // underflow backwards
 8001654:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001658:	2b00      	cmp	r3, #0
 800165a:	db07      	blt.n	800166c <updateEncoder+0x6c>
 800165c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001660:	2b00      	cmp	r3, #0
 8001662:	da03      	bge.n	800166c <updateEncoder+0x6c>
			diff -= (int32_t)0x10000;
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800166a:	617b      	str	r3, [r7, #20]
		}
	}

	//enc->vel = diff*ENCODER_VEL_SCALE;
	enc->vel = (float)diff*ENCODER_VEL_SCALE/2;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001676:	ee17 0a90 	vmov	r0, s15
 800167a:	f7fe ff65 	bl	8000548 <__aeabi_f2d>
 800167e:	a31e      	add	r3, pc, #120	; (adr r3, 80016f8 <updateEncoder+0xf8>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	f7fe ffb8 	bl	80005f8 <__aeabi_dmul>
 8001688:	4603      	mov	r3, r0
 800168a:	460c      	mov	r4, r1
 800168c:	4618      	mov	r0, r3
 800168e:	4621      	mov	r1, r4
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001698:	f7ff f8d8 	bl	800084c <__aeabi_ddiv>
 800169c:	4603      	mov	r3, r0
 800169e:	460c      	mov	r4, r1
 80016a0:	4618      	mov	r0, r3
 80016a2:	4621      	mov	r1, r4
 80016a4:	f7ff fa80 	bl	8000ba8 <__aeabi_d2f>
 80016a8:	4602      	mov	r2, r0
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	605a      	str	r2, [r3, #4]
	enc->pos += diff*ENCODER_DIST_SCALE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe ff48 	bl	8000548 <__aeabi_f2d>
 80016b8:	4604      	mov	r4, r0
 80016ba:	460d      	mov	r5, r1
 80016bc:	6978      	ldr	r0, [r7, #20]
 80016be:	f7fe ff31 	bl	8000524 <__aeabi_i2d>
 80016c2:	a30f      	add	r3, pc, #60	; (adr r3, 8001700 <updateEncoder+0x100>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	f7fe ff96 	bl	80005f8 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	f7fe fdda 	bl	800028c <__adddf3>
 80016d8:	4603      	mov	r3, r0
 80016da:	460c      	mov	r4, r1
 80016dc:	4618      	mov	r0, r3
 80016de:	4621      	mov	r1, r4
 80016e0:	f7ff fa62 	bl	8000ba8 <__aeabi_d2f>
 80016e4:	4602      	mov	r2, r0
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	601a      	str	r2, [r3, #0]
	enc->last = pos16;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	8a7a      	ldrh	r2, [r7, #18]
 80016ee:	811a      	strh	r2, [r3, #8]
	}else{
		oddeven = 0;
	}*/


}
 80016f0:	bf00      	nop
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bdb0      	pop	{r4, r5, r7, pc}
 80016f8:	382daf40 	.word	0x382daf40
 80016fc:	3fd0c152 	.word	0x3fd0c152
 8001700:	42a7a957 	.word	0x42a7a957
 8001704:	3f2804fd 	.word	0x3f2804fd

08001708 <setMTRSpeed>:

const MOTOR_CONF mot_left = {"Left",TIM_CHANNEL_1, &htim4, ROMI_DIRL_GPIO_Port, ROMI_DIRL_Pin}; //add a status bit?
const MOTOR_CONF mot_right = {"Right",TIM_CHANNEL_3, &htim2, ROMI_DIRR_GPIO_Port, ROMI_DIRR_Pin};

// Set PWM output for a motor for desired power
void setMTRSpeed(float speed, const MOTOR_CONF *motor){
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001712:	6038      	str	r0, [r7, #0]
	HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, SET);
 8001714:	2201      	movs	r2, #1
 8001716:	2140      	movs	r1, #64	; 0x40
 8001718:	4838      	ldr	r0, [pc, #224]	; (80017fc <setMTRSpeed+0xf4>)
 800171a:	f003 fa2f 	bl	8004b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, SET);
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001724:	4836      	ldr	r0, [pc, #216]	; (8001800 <setMTRSpeed+0xf8>)
 8001726:	f003 fa29 	bl	8004b7c <HAL_GPIO_WritePin>

	uint32_t direction = speed > 0?0:1; //if assignment, ternary operator
 800172a:	edd7 7a01 	vldr	s15, [r7, #4]
 800172e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	bfcc      	ite	gt
 8001738:	2301      	movgt	r3, #1
 800173a:	2300      	movle	r3, #0
 800173c:	b2db      	uxtb	r3, r3
 800173e:	f083 0301 	eor.w	r3, r3, #1
 8001742:	b2db      	uxtb	r3, r3
 8001744:	60fb      	str	r3, [r7, #12]
	speed = fabsf(speed); //takes speed and returns absolute value
 8001746:	edd7 7a01 	vldr	s15, [r7, #4]
 800174a:	eef0 7ae7 	vabs.f32	s15, s15
 800174e:	edc7 7a01 	vstr	s15, [r7, #4]
	HAL_GPIO_WritePin(motor->gpio_port, motor->gpio_pin, direction==1 ?SET:RESET);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	68d8      	ldr	r0, [r3, #12]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	b299      	uxth	r1, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2b01      	cmp	r3, #1
 8001760:	bf0c      	ite	eq
 8001762:	2301      	moveq	r3, #1
 8001764:	2300      	movne	r3, #0
 8001766:	b2db      	uxtb	r3, r3
 8001768:	461a      	mov	r2, r3
 800176a:	f003 fa07 	bl	8004b7c <HAL_GPIO_WritePin>

	if(speed > MOTOR_PWM_PERIOD){
 800176e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001772:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001804 <setMTRSpeed+0xfc>
 8001776:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177e:	dd01      	ble.n	8001784 <setMTRSpeed+0x7c>
		speed = MOTOR_PWM_PERIOD;
 8001780:	4b21      	ldr	r3, [pc, #132]	; (8001808 <setMTRSpeed+0x100>)
 8001782:	607b      	str	r3, [r7, #4]
	}
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d10a      	bne.n	80017a2 <setMTRSpeed+0x9a>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	edd7 7a01 	vldr	s15, [r7, #4]
 8001796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800179a:	ee17 2a90 	vmov	r2, s15
 800179e:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017a0:	e027      	b.n	80017f2 <setMTRSpeed+0xea>
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b04      	cmp	r3, #4
 80017a8:	d10a      	bne.n	80017c0 <setMTRSpeed+0xb8>
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017b8:	ee17 2a90 	vmov	r2, s15
 80017bc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017be:	e018      	b.n	80017f2 <setMTRSpeed+0xea>
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b08      	cmp	r3, #8
 80017c6:	d10a      	bne.n	80017de <setMTRSpeed+0xd6>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80017d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017d6:	ee17 2a90 	vmov	r2, s15
 80017da:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80017dc:	e009      	b.n	80017f2 <setMTRSpeed+0xea>
	__HAL_TIM_SET_COMPARE(motor->htim,motor->tim_ch,(uint32_t)speed); //sets capture/compare register for the the duty; how fast the
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ec:	ee17 2a90 	vmov	r2, s15
 80017f0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80017f2:	bf00      	nop
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40020800 	.word	0x40020800
 8001800:	40020400 	.word	0x40020400
 8001804:	447a0000 	.word	0x447a0000
 8001808:	447a0000 	.word	0x447a0000

0800180c <setMotorSpeed>:

// set target velocity for each wheel (in rad/s)
void setMotorSpeed(float left, float right) {
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	ed87 0a01 	vstr	s0, [r7, #4]
 8001816:	edc7 0a00 	vstr	s1, [r7]
	speed_l = left;
 800181a:	4a06      	ldr	r2, [pc, #24]	; (8001834 <setMotorSpeed+0x28>)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6013      	str	r3, [r2, #0]
	speed_r = right;
 8001820:	4a05      	ldr	r2, [pc, #20]	; (8001838 <setMotorSpeed+0x2c>)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	6013      	str	r3, [r2, #0]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000300 	.word	0x20000300
 8001838:	20000304 	.word	0x20000304

0800183c <drive>:
// set target velocities for each wheel based on desired robot dynamics
// lin_vel : desired linear velocity of robot center (m/s)
// ang_vel : desired angular velocity of robot (rad/s)
void drive(float lin_vel, float ang_vel) {
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	ed87 0a01 	vstr	s0, [r7, #4]
 8001846:	edc7 0a00 	vstr	s1, [r7]
	speed_l =  (lin_vel - ang_vel * WHEEL_BASE/2.0f)/WHEEL_RADIUS;
 800184a:	edd7 7a00 	vldr	s15, [r7]
 800184e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80018ac <drive+0x70>
 8001852:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001856:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800185a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800185e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001862:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001866:	eddf 6a12 	vldr	s13, [pc, #72]	; 80018b0 <drive+0x74>
 800186a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <drive+0x78>)
 8001870:	edc3 7a00 	vstr	s15, [r3]
	speed_r =  (lin_vel + ang_vel * WHEEL_BASE/2.0f)/WHEEL_RADIUS;
 8001874:	edd7 7a00 	vldr	s15, [r7]
 8001878:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80018ac <drive+0x70>
 800187c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001880:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001884:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001888:	edd7 7a01 	vldr	s15, [r7, #4]
 800188c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001890:	eddf 6a07 	vldr	s13, [pc, #28]	; 80018b0 <drive+0x74>
 8001894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <drive+0x7c>)
 800189a:	edc3 7a00 	vstr	s15, [r3]
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	3db22d0e 	.word	0x3db22d0e
 80018b0:	3d0f5c29 	.word	0x3d0f5c29
 80018b4:	20000300 	.word	0x20000300
 80018b8:	20000304 	.word	0x20000304

080018bc <STOP>:

// stop both motors and cancel any driveTo or turnTo command that is executing
void STOP(void){
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	printf("Stop Detected\n\r");
 80018c0:	480c      	ldr	r0, [pc, #48]	; (80018f4 <STOP+0x38>)
 80018c2:	f007 fd4f 	bl	8009364 <iprintf>
	speed_l = 0.0;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <STOP+0x3c>)
 80018c8:	f04f 0200 	mov.w	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
	speed_r = 0.0;
 80018ce:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <STOP+0x40>)
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
	setMTRSpeed(0.0f,&mot_right);
 80018d6:	480a      	ldr	r0, [pc, #40]	; (8001900 <STOP+0x44>)
 80018d8:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8001904 <STOP+0x48>
 80018dc:	f7ff ff14 	bl	8001708 <setMTRSpeed>
	setMTRSpeed(0.0f,&mot_left);
 80018e0:	4809      	ldr	r0, [pc, #36]	; (8001908 <STOP+0x4c>)
 80018e2:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8001904 <STOP+0x48>
 80018e6:	f7ff ff0f 	bl	8001708 <setMTRSpeed>
	//HAL_GPIO_WritePin(ROMI_SLPL_GPIO_Port, ROMI_SLPL_Pin, RESET);
	//HAL_GPIO_WritePin(ROMI_SLPR_GPIO_Port, ROMI_SLPR_Pin, RESET);

	// Cancel driving commands
	driving = false;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <STOP+0x50>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	701a      	strb	r2, [r3, #0]
}
 80018f0:	bf00      	nop
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	0800bdf0 	.word	0x0800bdf0
 80018f8:	20000300 	.word	0x20000300
 80018fc:	20000304 	.word	0x20000304
 8001900:	0800c9b8 	.word	0x0800c9b8
 8001904:	00000000 	.word	0x00000000
 8001908:	0800c9a4 	.word	0x0800c9a4
 800190c:	20000328 	.word	0x20000328

08001910 <updateMotors>:
// DT is the update period (sec) used for the inverse kinematics to update the internal pose estimate
//
// Returns any events that are triggered like end of driveTo or turnTo command or is a bump sensor is detected
//
// If at any time the motors are driving and an enabled bumb sensor detects a hit both motors are immediately stopped.
MotorEvent updateMotors(bool pid_update, float DT) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b08a      	sub	sp, #40	; 0x28
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	ed87 0a00 	vstr	s0, [r7]
 800191c:	71fb      	strb	r3, [r7, #7]

	MotorEvent event = ME_NONE;
 800191e:	2300      	movs	r3, #0
 8001920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if(pid_update) {// see if we should update the PID this time through
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	2b00      	cmp	r3, #0
 8001928:	f000 80e5 	beq.w	8001af6 <updateMotors+0x1e6>
		float duty_l=0.0f; // left wheel output duty cycle  (-1.0 -- 1.0)
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
		float duty_r=0.0f; // right wheel output duty cycle (-1.0 -- 1.0)
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	61bb      	str	r3, [r7, #24]

		// get latest speed and position estimates from encoders
		updateEncoder(&enc_right);
 8001938:	4883      	ldr	r0, [pc, #524]	; (8001b48 <updateMotors+0x238>)
 800193a:	f7ff fe61 	bl	8001600 <updateEncoder>
		updateEncoder(&enc_left);
 800193e:	4883      	ldr	r0, [pc, #524]	; (8001b4c <updateMotors+0x23c>)
 8001940:	f7ff fe5e 	bl	8001600 <updateEncoder>

		// run PID for speed control
		duty_l = PID_update(speed_l,enc_left.vel,&pid_left);
 8001944:	4b82      	ldr	r3, [pc, #520]	; (8001b50 <updateMotors+0x240>)
 8001946:	edd3 7a00 	vldr	s15, [r3]
 800194a:	4b80      	ldr	r3, [pc, #512]	; (8001b4c <updateMotors+0x23c>)
 800194c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001950:	4880      	ldr	r0, [pc, #512]	; (8001b54 <updateMotors+0x244>)
 8001952:	eef0 0a47 	vmov.f32	s1, s14
 8001956:	eeb0 0a67 	vmov.f32	s0, s15
 800195a:	f7ff faf5 	bl	8000f48 <PID_update>
 800195e:	ed87 0a07 	vstr	s0, [r7, #28]
		duty_r = PID_update(speed_r,enc_right.vel,&pid_right);
 8001962:	4b7d      	ldr	r3, [pc, #500]	; (8001b58 <updateMotors+0x248>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	4b77      	ldr	r3, [pc, #476]	; (8001b48 <updateMotors+0x238>)
 800196a:	ed93 7a01 	vldr	s14, [r3, #4]
 800196e:	487b      	ldr	r0, [pc, #492]	; (8001b5c <updateMotors+0x24c>)
 8001970:	eef0 0a47 	vmov.f32	s1, s14
 8001974:	eeb0 0a67 	vmov.f32	s0, s15
 8001978:	f7ff fae6 	bl	8000f48 <PID_update>
 800197c:	ed87 0a06 	vstr	s0, [r7, #24]


		// set output PWM duty for both motors
		setMTRSpeed(duty_r*MOTOR_PWM_PERIOD,&mot_right);
 8001980:	edd7 7a06 	vldr	s15, [r7, #24]
 8001984:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001b60 <updateMotors+0x250>
 8001988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800198c:	4875      	ldr	r0, [pc, #468]	; (8001b64 <updateMotors+0x254>)
 800198e:	eeb0 0a67 	vmov.f32	s0, s15
 8001992:	f7ff feb9 	bl	8001708 <setMTRSpeed>
		setMTRSpeed(duty_l*MOTOR_PWM_PERIOD,&mot_left);
 8001996:	edd7 7a07 	vldr	s15, [r7, #28]
 800199a:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001b60 <updateMotors+0x250>
 800199e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019a2:	4871      	ldr	r0, [pc, #452]	; (8001b68 <updateMotors+0x258>)
 80019a4:	eeb0 0a67 	vmov.f32	s0, s15
 80019a8:	f7ff feae 	bl	8001708 <setMTRSpeed>

		updatePose(DT); // calculate updated pose
 80019ac:	ed97 0a00 	vldr	s0, [r7]
 80019b0:	f000 f98e 	bl	8001cd0 <updatePose>

		// now test if we have completed a turn to or driveTo command (if one is running)
		float ref_heading = heading; // get current heading
 80019b4:	4b6d      	ldr	r3, [pc, #436]	; (8001b6c <updateMotors+0x25c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	623b      	str	r3, [r7, #32]

		if(driving && (target_heading != 0.0f)) {  // if doing a turnTo command
 80019ba:	4b6d      	ldr	r3, [pc, #436]	; (8001b70 <updateMotors+0x260>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d05e      	beq.n	8001a80 <updateMotors+0x170>
 80019c2:	4b6c      	ldr	r3, [pc, #432]	; (8001b74 <updateMotors+0x264>)
 80019c4:	edd3 7a00 	vldr	s15, [r3]
 80019c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d0:	d056      	beq.n	8001a80 <updateMotors+0x170>

			  // see if we will turn through 0 heading and handle wrap around of angles if needed
			if (((ref_heading < 0.0f) && (start_heading >=0.0f)) || ((ref_heading >= 0.0f) && (start_heading < 0.0f))) {
 80019d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80019d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	d507      	bpl.n	80019f0 <updateMotors+0xe0>
 80019e0:	4b65      	ldr	r3, [pc, #404]	; (8001b78 <updateMotors+0x268>)
 80019e2:	edd3 7a00 	vldr	s15, [r3]
 80019e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ee:	da0e      	bge.n	8001a0e <updateMotors+0xfe>
 80019f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80019f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	db2a      	blt.n	8001a54 <updateMotors+0x144>
 80019fe:	4b5e      	ldr	r3, [pc, #376]	; (8001b78 <updateMotors+0x268>)
 8001a00:	edd3 7a00 	vldr	s15, [r3]
 8001a04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0c:	d522      	bpl.n	8001a54 <updateMotors+0x144>

				// handle wrapping around target from + to - angles
				if(ref_heading < 0.0f ) {
 8001a0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1a:	d50c      	bpl.n	8001a36 <updateMotors+0x126>
					if(turn_ccw) {
 8001a1c:	4b57      	ldr	r3, [pc, #348]	; (8001b7c <updateMotors+0x26c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d017      	beq.n	8001a54 <updateMotors+0x144>
					   ref_heading += M_2PI_F;
 8001a24:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001b80 <updateMotors+0x270>
 8001a28:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a30:	edc7 7a08 	vstr	s15, [r7, #32]
 8001a34:	e00e      	b.n	8001a54 <updateMotors+0x144>
					}
				}
				else {
					if(!turn_ccw) {
 8001a36:	4b51      	ldr	r3, [pc, #324]	; (8001b7c <updateMotors+0x26c>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	f083 0301 	eor.w	r3, r3, #1
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d007      	beq.n	8001a54 <updateMotors+0x144>
					   ref_heading -= M_2PI_F;
 8001a44:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8001b80 <updateMotors+0x270>
 8001a48:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a50:	edc7 7a08 	vstr	s15, [r7, #32]
					}
				}
			}

			// now see if we have turned far enough
			if(fabsf(ref_heading-start_heading) >= target_heading) {
 8001a54:	4b48      	ldr	r3, [pc, #288]	; (8001b78 <updateMotors+0x268>)
 8001a56:	edd3 7a00 	vldr	s15, [r3]
 8001a5a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a62:	eeb0 7ae7 	vabs.f32	s14, s15
 8001a66:	4b43      	ldr	r3, [pc, #268]	; (8001b74 <updateMotors+0x264>)
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a74:	db04      	blt.n	8001a80 <updateMotors+0x170>
				STOP();
 8001a76:	f7ff ff21 	bl	80018bc <STOP>
				event = ME_DONE_TURN;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		}

		// check if doing a driveTo command and stop if we have gone far enough
		if(driving && (target_dist_2 != 0.0f)) {
 8001a80:	4b3b      	ldr	r3, [pc, #236]	; (8001b70 <updateMotors+0x260>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d036      	beq.n	8001af6 <updateMotors+0x1e6>
 8001a88:	4b3e      	ldr	r3, [pc, #248]	; (8001b84 <updateMotors+0x274>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a96:	d02e      	beq.n	8001af6 <updateMotors+0x1e6>

			// calculate squared magnitude of distance we have moved
			float dx=pose_x-start_pose_x;
 8001a98:	4b3b      	ldr	r3, [pc, #236]	; (8001b88 <updateMotors+0x278>)
 8001a9a:	ed93 7a00 	vldr	s14, [r3]
 8001a9e:	4b3b      	ldr	r3, [pc, #236]	; (8001b8c <updateMotors+0x27c>)
 8001aa0:	edd3 7a00 	vldr	s15, [r3]
 8001aa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa8:	edc7 7a05 	vstr	s15, [r7, #20]
			float dy=pose_y-start_pose_y;
 8001aac:	4b38      	ldr	r3, [pc, #224]	; (8001b90 <updateMotors+0x280>)
 8001aae:	ed93 7a00 	vldr	s14, [r3]
 8001ab2:	4b38      	ldr	r3, [pc, #224]	; (8001b94 <updateMotors+0x284>)
 8001ab4:	edd3 7a00 	vldr	s15, [r3]
 8001ab8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001abc:	edc7 7a04 	vstr	s15, [r7, #16]

			if (( dx*dx+dy*dy) >= target_dist_2) { // compare to square magnatude of target distance
 8001ac0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ac4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ac8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001acc:	edd7 6a04 	vldr	s13, [r7, #16]
 8001ad0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ad4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001adc:	4b29      	ldr	r3, [pc, #164]	; (8001b84 <updateMotors+0x274>)
 8001ade:	edd3 7a00 	vldr	s15, [r3]
 8001ae2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aea:	db04      	blt.n	8001af6 <updateMotors+0x1e6>
				STOP(); // got htere so stop
 8001aec:	f7ff fee6 	bl	80018bc <STOP>
				event = ME_DONE_DRIVE; // return done event
 8001af0:	2304      	movs	r3, #4
 8001af2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			//printf("sh=%5.2f, th=%5.2f, h=%5.2f, rh=%5.2f\n",start_heading,target_heading,heading,ref_heading);
		}

	}
	// check if either bumper has a hit (if enabled)
	bool leftClif = getEdgeSensorState(BUMP_BIT_LEFT)==ES_HIT;
 8001af6:	2001      	movs	r0, #1
 8001af8:	f7ff fd06 	bl	8001508 <getEdgeSensorState>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	bf0c      	ite	eq
 8001b02:	2301      	moveq	r3, #1
 8001b04:	2300      	movne	r3, #0
 8001b06:	73fb      	strb	r3, [r7, #15]
	bool rightClif = getEdgeSensorState(BUMP_BIT_RIGHT)==ES_HIT;
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f7ff fcfd 	bl	8001508 <getEdgeSensorState>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	bf0c      	ite	eq
 8001b14:	2301      	moveq	r3, #1
 8001b16:	2300      	movne	r3, #0
 8001b18:	73bb      	strb	r3, [r7, #14]

	if(leftClif || rightClif) {
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d102      	bne.n	8001b26 <updateMotors+0x216>
 8001b20:	7bbb      	ldrb	r3, [r7, #14]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d009      	beq.n	8001b3a <updateMotors+0x22a>
		STOP(); // stop if bumper hit
 8001b26:	f7ff fec9 	bl	80018bc <STOP>
		event = leftClif?ME_BUMP_LEFT:ME_BUMP_RIGHT; // return event that bumper is hit
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <updateMotors+0x224>
 8001b30:	2308      	movs	r3, #8
 8001b32:	e000      	b.n	8001b36 <updateMotors+0x226>
 8001b34:	2310      	movs	r3, #16
 8001b36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return event;
 8001b3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3728      	adds	r7, #40	; 0x28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	200000b0 	.word	0x200000b0
 8001b4c:	200000d0 	.word	0x200000d0
 8001b50:	20000300 	.word	0x20000300
 8001b54:	20000088 	.word	0x20000088
 8001b58:	20000304 	.word	0x20000304
 8001b5c:	20000060 	.word	0x20000060
 8001b60:	447a0000 	.word	0x447a0000
 8001b64:	0800c9b8 	.word	0x0800c9b8
 8001b68:	0800c9a4 	.word	0x0800c9a4
 8001b6c:	20000324 	.word	0x20000324
 8001b70:	20000328 	.word	0x20000328
 8001b74:	2000030c 	.word	0x2000030c
 8001b78:	20000318 	.word	0x20000318
 8001b7c:	20000329 	.word	0x20000329
 8001b80:	40c90fdb 	.word	0x40c90fdb
 8001b84:	20000308 	.word	0x20000308
 8001b88:	2000031c 	.word	0x2000031c
 8001b8c:	20000310 	.word	0x20000310
 8001b90:	20000320 	.word	0x20000320
 8001b94:	20000314 	.word	0x20000314

08001b98 <turnTo>:

void turnTo(float angle, float ang_vel) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ba2:	edc7 0a00 	vstr	s1, [r7]

	start_heading = heading;
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <turnTo+0x78>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a1a      	ldr	r2, [pc, #104]	; (8001c14 <turnTo+0x7c>)
 8001bac:	6013      	str	r3, [r2, #0]
	target_heading = fabsf(angle);
 8001bae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb2:	eef0 7ae7 	vabs.f32	s15, s15
 8001bb6:	4b18      	ldr	r3, [pc, #96]	; (8001c18 <turnTo+0x80>)
 8001bb8:	edc3 7a00 	vstr	s15, [r3]

	target_dist_2=0.0f;
 8001bbc:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <turnTo+0x84>)
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
	driving=true;
 8001bc4:	4b16      	ldr	r3, [pc, #88]	; (8001c20 <turnTo+0x88>)
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	701a      	strb	r2, [r3, #0]

	if(angle<0.0f) {
 8001bca:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd6:	d50c      	bpl.n	8001bf2 <turnTo+0x5a>
		drive(0.0f,-fabsf(ang_vel));
 8001bd8:	edd7 7a00 	vldr	s15, [r7]
 8001bdc:	eef0 7ae7 	vabs.f32	s15, s15
 8001be0:	eef1 7a67 	vneg.f32	s15, s15
 8001be4:	eef0 0a67 	vmov.f32	s1, s15
 8001be8:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8001c24 <turnTo+0x8c>
 8001bec:	f7ff fe26 	bl	800183c <drive>
	}
	else {
		drive(0.0f,fabsf(ang_vel));
	}
}
 8001bf0:	e009      	b.n	8001c06 <turnTo+0x6e>
		drive(0.0f,fabsf(ang_vel));
 8001bf2:	edd7 7a00 	vldr	s15, [r7]
 8001bf6:	eef0 7ae7 	vabs.f32	s15, s15
 8001bfa:	eef0 0a67 	vmov.f32	s1, s15
 8001bfe:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8001c24 <turnTo+0x8c>
 8001c02:	f7ff fe1b 	bl	800183c <drive>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000324 	.word	0x20000324
 8001c14:	20000318 	.word	0x20000318
 8001c18:	2000030c 	.word	0x2000030c
 8001c1c:	20000308 	.word	0x20000308
 8001c20:	20000328 	.word	0x20000328
 8001c24:	00000000 	.word	0x00000000

08001c28 <driveTo>:


void driveTo(float dist, float lin_vel) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c32:	edc7 0a00 	vstr	s1, [r7]

	start_pose_x = pose_x;
 8001c36:	4b1d      	ldr	r3, [pc, #116]	; (8001cac <driveTo+0x84>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a1d      	ldr	r2, [pc, #116]	; (8001cb0 <driveTo+0x88>)
 8001c3c:	6013      	str	r3, [r2, #0]
	start_pose_y = pose_y;
 8001c3e:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <driveTo+0x8c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a1d      	ldr	r2, [pc, #116]	; (8001cb8 <driveTo+0x90>)
 8001c44:	6013      	str	r3, [r2, #0]

	target_dist_2 = dist*dist; // use squared distance to save abs and sqrt
 8001c46:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c52:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <driveTo+0x94>)
 8001c54:	edc3 7a00 	vstr	s15, [r3]
	target_heading= 0.0f;
 8001c58:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <driveTo+0x98>)
 8001c5a:	f04f 0200 	mov.w	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

	driving=true;
 8001c60:	4b18      	ldr	r3, [pc, #96]	; (8001cc4 <driveTo+0x9c>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]

	if(dist < 0.0f) {
 8001c66:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c72:	d50d      	bpl.n	8001c90 <driveTo+0x68>
	   turn_ccw=true;
 8001c74:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <driveTo+0xa0>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	701a      	strb	r2, [r3, #0]
	   drive(-lin_vel,0.0f);
 8001c7a:	edd7 7a00 	vldr	s15, [r7]
 8001c7e:	eef1 7a67 	vneg.f32	s15, s15
 8001c82:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001ccc <driveTo+0xa4>
 8001c86:	eeb0 0a67 	vmov.f32	s0, s15
 8001c8a:	f7ff fdd7 	bl	800183c <drive>
	}
	else {
	   turn_ccw=false;
	   drive(lin_vel,0.0f);
	}
}
 8001c8e:	e008      	b.n	8001ca2 <driveTo+0x7a>
	   turn_ccw=false;
 8001c90:	4b0d      	ldr	r3, [pc, #52]	; (8001cc8 <driveTo+0xa0>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
	   drive(lin_vel,0.0f);
 8001c96:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8001ccc <driveTo+0xa4>
 8001c9a:	ed97 0a00 	vldr	s0, [r7]
 8001c9e:	f7ff fdcd 	bl	800183c <drive>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2000031c 	.word	0x2000031c
 8001cb0:	20000310 	.word	0x20000310
 8001cb4:	20000320 	.word	0x20000320
 8001cb8:	20000314 	.word	0x20000314
 8001cbc:	20000308 	.word	0x20000308
 8001cc0:	2000030c 	.word	0x2000030c
 8001cc4:	20000328 	.word	0x20000328
 8001cc8:	20000329 	.word	0x20000329
 8001ccc:	00000000 	.word	0x00000000

08001cd0 <updatePose>:

void updatePose(float DT) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	ed87 0a01 	vstr	s0, [r7, #4]

	float dl = enc_left.state.vel*DT*WHEEL_RADIUS;
 8001cda:	4b4a      	ldr	r3, [pc, #296]	; (8001e04 <updatePose+0x134>)
 8001cdc:	ed93 7a07 	vldr	s14, [r3, #28]
 8001ce0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001e08 <updatePose+0x138>
 8001cec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cf0:	edc7 7a05 	vstr	s15, [r7, #20]
	float dr = enc_right.state.vel*DT*WHEEL_RADIUS;
 8001cf4:	4b45      	ldr	r3, [pc, #276]	; (8001e0c <updatePose+0x13c>)
 8001cf6:	ed93 7a07 	vldr	s14, [r3, #28]
 8001cfa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d02:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001e08 <updatePose+0x138>
 8001d06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d0a:	edc7 7a04 	vstr	s15, [r7, #16]

	float d = (dl+dr)/2.0f;
 8001d0e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d12:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d1a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d22:	edc7 7a03 	vstr	s15, [r7, #12]
	float dt = (dr-dl)/WHEEL_BASE;
 8001d26:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d32:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001e10 <updatePose+0x140>
 8001d36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d3a:	edc7 7a02 	vstr	s15, [r7, #8]

    heading += dt;
 8001d3e:	4b35      	ldr	r3, [pc, #212]	; (8001e14 <updatePose+0x144>)
 8001d40:	ed93 7a00 	vldr	s14, [r3]
 8001d44:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d4c:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <updatePose+0x144>)
 8001d4e:	edc3 7a00 	vstr	s15, [r3]


	if(heading > M_PI_F) {
 8001d52:	4b30      	ldr	r3, [pc, #192]	; (8001e14 <updatePose+0x144>)
 8001d54:	edd3 7a00 	vldr	s15, [r3]
 8001d58:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001e18 <updatePose+0x148>
 8001d5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d64:	dd0a      	ble.n	8001d7c <updatePose+0xac>
		heading -= M_2PI_F;
 8001d66:	4b2b      	ldr	r3, [pc, #172]	; (8001e14 <updatePose+0x144>)
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001e1c <updatePose+0x14c>
 8001d70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d74:	4b27      	ldr	r3, [pc, #156]	; (8001e14 <updatePose+0x144>)
 8001d76:	edc3 7a00 	vstr	s15, [r3]
 8001d7a:	e015      	b.n	8001da8 <updatePose+0xd8>
	}
	else if(heading <= -M_PI_F) {
 8001d7c:	eddf 7a26 	vldr	s15, [pc, #152]	; 8001e18 <updatePose+0x148>
 8001d80:	eeb1 7a67 	vneg.f32	s14, s15
 8001d84:	4b23      	ldr	r3, [pc, #140]	; (8001e14 <updatePose+0x144>)
 8001d86:	edd3 7a00 	vldr	s15, [r3]
 8001d8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	db09      	blt.n	8001da8 <updatePose+0xd8>
		heading += M_2PI_F;
 8001d94:	4b1f      	ldr	r3, [pc, #124]	; (8001e14 <updatePose+0x144>)
 8001d96:	edd3 7a00 	vldr	s15, [r3]
 8001d9a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001e1c <updatePose+0x14c>
 8001d9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001da2:	4b1c      	ldr	r3, [pc, #112]	; (8001e14 <updatePose+0x144>)
 8001da4:	edc3 7a00 	vstr	s15, [r3]
	}

    pose_x += d * cosf(heading);
 8001da8:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <updatePose+0x144>)
 8001daa:	edd3 7a00 	vldr	s15, [r3]
 8001dae:	eeb0 0a67 	vmov.f32	s0, s15
 8001db2:	f009 fa2b 	bl	800b20c <cosf>
 8001db6:	eeb0 7a40 	vmov.f32	s14, s0
 8001dba:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dc2:	4b17      	ldr	r3, [pc, #92]	; (8001e20 <updatePose+0x150>)
 8001dc4:	edd3 7a00 	vldr	s15, [r3]
 8001dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dcc:	4b14      	ldr	r3, [pc, #80]	; (8001e20 <updatePose+0x150>)
 8001dce:	edc3 7a00 	vstr	s15, [r3]
	pose_y += d * sinf(heading);
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <updatePose+0x144>)
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
 8001dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ddc:	f009 fa56 	bl	800b28c <sinf>
 8001de0:	eeb0 7a40 	vmov.f32	s14, s0
 8001de4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001de8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dec:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <updatePose+0x154>)
 8001dee:	edd3 7a00 	vldr	s15, [r3]
 8001df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df6:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <updatePose+0x154>)
 8001df8:	edc3 7a00 	vstr	s15, [r3]

}
 8001dfc:	bf00      	nop
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200000d0 	.word	0x200000d0
 8001e08:	3d0f5c29 	.word	0x3d0f5c29
 8001e0c:	200000b0 	.word	0x200000b0
 8001e10:	3db22d0e 	.word	0x3db22d0e
 8001e14:	20000324 	.word	0x20000324
 8001e18:	40490fdb 	.word	0x40490fdb
 8001e1c:	40c90fdb 	.word	0x40c90fdb
 8001e20:	2000031c 	.word	0x2000031c
 8001e24:	20000320 	.word	0x20000320

08001e28 <checkSonar>:
const float speedOfSound = 0.0171821; //cm/uSec divided by 2 since its the speed to reach the object and come back


void uSec_Delay(uint32_t uSec);

void checkSonar(SONAR_STATUS *sonar){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,RESET); //Set the Trigger pin low
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	4618      	mov	r0, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f002 fe9c 	bl	8004b7c <HAL_GPIO_WritePin>
	uSec_Delay(3);
 8001e44:	2003      	movs	r0, #3
 8001e46:	f000 f8d5 	bl	8001ff4 <uSec_Delay>
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,SET);//keep high for 10uS
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	2201      	movs	r2, #1
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f002 fe8f 	bl	8004b7c <HAL_GPIO_WritePin>
	uSec_Delay(10); /* This is a 10uS delay*/
 8001e5e:	200a      	movs	r0, #10
 8001e60:	f000 f8c8 	bl	8001ff4 <uSec_Delay>
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,RESET);//Set to low again to start reading
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	2200      	movs	r2, #0
 8001e72:	4619      	mov	r1, r3
 8001e74:	f002 fe82 	bl	8004b7c <HAL_GPIO_WritePin>

	//2. ECHO signal pulse width
	//Start IC timer (switch case to pick correct timer)
		switch (sonar->trig_pin) {
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d003      	beq.n	8001e88 <checkSonar+0x60>
 8001e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e84:	d005      	beq.n	8001e92 <checkSonar+0x6a>
			case TRIGR_Pin:
				HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
				break;

			default:
				break;
 8001e86:	e009      	b.n	8001e9c <checkSonar+0x74>
				HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_2);
 8001e88:	2104      	movs	r1, #4
 8001e8a:	4837      	ldr	r0, [pc, #220]	; (8001f68 <checkSonar+0x140>)
 8001e8c:	f004 fa26 	bl	80062dc <HAL_TIM_IC_Start_IT>
				break;
 8001e90:	e004      	b.n	8001e9c <checkSonar+0x74>
				HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8001e92:	2104      	movs	r1, #4
 8001e94:	4835      	ldr	r0, [pc, #212]	; (8001f6c <checkSonar+0x144>)
 8001e96:	f004 fa21 	bl	80062dc <HAL_TIM_IC_Start_IT>
				break;
 8001e9a:	bf00      	nop
		}

		//HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_2);

		//Wait for IC flag
		uint32_t startTick = HAL_GetTick();
 8001e9c:	f002 f992 	bl	80041c4 <HAL_GetTick>
 8001ea0:	60f8      	str	r0, [r7, #12]
		do{
			if(icFlag) break;
 8001ea2:	4b33      	ldr	r3, [pc, #204]	; (8001f70 <checkSonar+0x148>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d108      	bne.n	8001ebc <checkSonar+0x94>
		}while((HAL_GetTick() - startTick) < 500);  // timeout of 500ms
 8001eaa:	f002 f98b 	bl	80041c4 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001eb8:	d3f3      	bcc.n	8001ea2 <checkSonar+0x7a>
 8001eba:	e000      	b.n	8001ebe <checkSonar+0x96>
			if(icFlag) break;
 8001ebc:	bf00      	nop
		icFlag = 0;
 8001ebe:	4b2c      	ldr	r3, [pc, #176]	; (8001f70 <checkSonar+0x148>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]

		//(switch case to pick correct timer)
		switch (sonar->trig_pin) {
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d003      	beq.n	8001ed4 <checkSonar+0xac>
 8001ecc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ed0:	d005      	beq.n	8001ede <checkSonar+0xb6>
			case TRIGR_Pin:
				HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_2);
				break;

			default:
				break;
 8001ed2:	e009      	b.n	8001ee8 <checkSonar+0xc0>
				HAL_TIM_IC_Stop_IT(&htim12, TIM_CHANNEL_2);
 8001ed4:	2104      	movs	r1, #4
 8001ed6:	4824      	ldr	r0, [pc, #144]	; (8001f68 <checkSonar+0x140>)
 8001ed8:	f004 fa68 	bl	80063ac <HAL_TIM_IC_Stop_IT>
				break;
 8001edc:	e004      	b.n	8001ee8 <checkSonar+0xc0>
				HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_2);
 8001ede:	2104      	movs	r1, #4
 8001ee0:	4822      	ldr	r0, [pc, #136]	; (8001f6c <checkSonar+0x144>)
 8001ee2:	f004 fa63 	bl	80063ac <HAL_TIM_IC_Stop_IT>
				break;
 8001ee6:	bf00      	nop
		}

		//HAL_TIM_IC_Stop_IT(&htim12, TIM_CHANNEL_2);

		//Calculate distance in cm
		if(edge2Time > edge1Time){
 8001ee8:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <checkSonar+0x14c>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <checkSonar+0x150>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d914      	bls.n	8001f1e <checkSonar+0xf6>
			sonar->distance = ((edge2Time - edge1Time) + 0.0f)*speedOfSound;
 8001ef4:	4b1f      	ldr	r3, [pc, #124]	; (8001f74 <checkSonar+0x14c>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <checkSonar+0x150>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	ee07 3a90 	vmov	s15, r3
 8001f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f06:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001f7c <checkSonar+0x154>
 8001f0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f0e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001f80 <checkSonar+0x158>
 8001f12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	edc3 7a07 	vstr	s15, [r3, #28]
 8001f1c:	e003      	b.n	8001f26 <checkSonar+0xfe>
		}else{
			sonar->distance = 0.0f;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	61da      	str	r2, [r3, #28]
		}


		if((sonar->distance > 0.0f) && (sonar->distance < 5.0f)){
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f34:	dc00      	bgt.n	8001f38 <checkSonar+0x110>
		}
	//Print to UART terminal for debugging
	//printf("%s Sonar Distance (cm): %f\n\n\r",sonar->sonar_ch,sonar->distance);
	//printf("Edge Time 1: %ld \t Edge Time 2: %ld\n\n\r",edge1Time,edge2Time);

}
 8001f36:	e012      	b.n	8001f5e <checkSonar+0x136>
		if((sonar->distance > 0.0f) && (sonar->distance < 5.0f)){
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f3e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001f42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f4a:	d400      	bmi.n	8001f4e <checkSonar+0x126>
}
 8001f4c:	e007      	b.n	8001f5e <checkSonar+0x136>
			printf("%s Sonar Object in path (cm): %f\n\n\r",sonar->sonar_ch);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4619      	mov	r1, r3
 8001f54:	480b      	ldr	r0, [pc, #44]	; (8001f84 <checkSonar+0x15c>)
 8001f56:	f007 fa05 	bl	8009364 <iprintf>
			STOP();
 8001f5a:	f7ff fcaf 	bl	80018bc <STOP>
}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000ad8 	.word	0x20000ad8
 8001f6c:	20000a58 	.word	0x20000a58
 8001f70:	2000032a 	.word	0x2000032a
 8001f74:	20000330 	.word	0x20000330
 8001f78:	2000032c 	.word	0x2000032c
 8001f7c:	00000000 	.word	0x00000000
 8001f80:	3c8cc17a 	.word	0x3c8cc17a
 8001f84:	0800be00 	.word	0x0800be00

08001f88 <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(Blinky_GPIO_Port, Blinky_Pin);
 8001f90:	2120      	movs	r1, #32
 8001f92:	4813      	ldr	r0, [pc, #76]	; (8001fe0 <HAL_TIM_IC_CaptureCallback+0x58>)
 8001f94:	f002 fe0b 	bl	8004bae <HAL_GPIO_TogglePin>

		if(captureIdx == 0) //First edge
 8001f98:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10a      	bne.n	8001fb6 <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			edge1Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); //__HAL_TIM_GetCounter(&htim3);//
 8001fa0:	2104      	movs	r1, #4
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f004 febe 	bl	8006d24 <HAL_TIM_ReadCapturedValue>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001fac:	601a      	str	r2, [r3, #0]

			captureIdx = 1;
 8001fae:	4b0d      	ldr	r3, [pc, #52]	; (8001fe4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	701a      	strb	r2, [r3, #0]
		{
			edge2Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
			captureIdx = 0;
			icFlag = 1;
		}
}
 8001fb4:	e010      	b.n	8001fd8 <HAL_TIM_IC_CaptureCallback+0x50>
		else if(captureIdx == 1) //Second edge
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d10c      	bne.n	8001fd8 <HAL_TIM_IC_CaptureCallback+0x50>
			edge2Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001fbe:	2104      	movs	r1, #4
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f004 feaf 	bl	8006d24 <HAL_TIM_ReadCapturedValue>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <HAL_TIM_IC_CaptureCallback+0x64>)
 8001fca:	601a      	str	r2, [r3, #0]
			captureIdx = 0;
 8001fcc:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
			icFlag = 1;
 8001fd2:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <HAL_TIM_IC_CaptureCallback+0x68>)
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	701a      	strb	r2, [r3, #0]
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40020000 	.word	0x40020000
 8001fe4:	2000032b 	.word	0x2000032b
 8001fe8:	2000032c 	.word	0x2000032c
 8001fec:	20000330 	.word	0x20000330
 8001ff0:	2000032a 	.word	0x2000032a

08001ff4 <uSec_Delay>:


void uSec_Delay(uint32_t uSec)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	if(uSec < 2)uSec = 2;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d801      	bhi.n	8002006 <uSec_Delay+0x12>
 8002002:	2302      	movs	r3, #2
 8002004:	607b      	str	r3, [r7, #4]
	uSTIM->ARR = uSec - 1; 	//Sets the value in the auto reload register
 8002006:	4a13      	ldr	r2, [pc, #76]	; (8002054 <uSec_Delay+0x60>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3b01      	subs	r3, #1
 800200c:	62d3      	str	r3, [r2, #44]	; 0x2c
	uSTIM -> EGR = 1;		//Re-initialize the Timer
 800200e:	4b11      	ldr	r3, [pc, #68]	; (8002054 <uSec_Delay+0x60>)
 8002010:	2201      	movs	r2, #1
 8002012:	615a      	str	r2, [r3, #20]
	uSTIM -> SR &= ~1;  	//Resets the flag
 8002014:	4b0f      	ldr	r3, [pc, #60]	; (8002054 <uSec_Delay+0x60>)
 8002016:	691b      	ldr	r3, [r3, #16]
 8002018:	4a0e      	ldr	r2, [pc, #56]	; (8002054 <uSec_Delay+0x60>)
 800201a:	f023 0301 	bic.w	r3, r3, #1
 800201e:	6113      	str	r3, [r2, #16]
	uSTIM ->CR1 |= 1;		//Enables the counter
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <uSec_Delay+0x60>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0b      	ldr	r2, [pc, #44]	; (8002054 <uSec_Delay+0x60>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6013      	str	r3, [r2, #0]
	while((uSTIM -> SR&0x0001) != 1);
 800202c:	bf00      	nop
 800202e:	4b09      	ldr	r3, [pc, #36]	; (8002054 <uSec_Delay+0x60>)
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b01      	cmp	r3, #1
 8002038:	d1f9      	bne.n	800202e <uSec_Delay+0x3a>
	uSTIM -> SR &= ~(0x0001);
 800203a:	4b06      	ldr	r3, [pc, #24]	; (8002054 <uSec_Delay+0x60>)
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	4a05      	ldr	r2, [pc, #20]	; (8002054 <uSec_Delay+0x60>)
 8002040:	f023 0301 	bic.w	r3, r3, #1
 8002044:	6113      	str	r3, [r2, #16]

}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40001400 	.word	0x40001400

08002058 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60ba      	str	r2, [r7, #8]
 8002060:	461a      	mov	r2, r3
 8002062:	4603      	mov	r3, r0
 8002064:	81fb      	strh	r3, [r7, #14]
 8002066:	460b      	mov	r3, r1
 8002068:	81bb      	strh	r3, [r7, #12]
 800206a:	4613      	mov	r3, r2
 800206c:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800206e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002072:	3307      	adds	r3, #7
 8002074:	2b00      	cmp	r3, #0
 8002076:	da00      	bge.n	800207a <SSD1306_DrawBitmap+0x22>
 8002078:	3307      	adds	r3, #7
 800207a:	10db      	asrs	r3, r3, #3
 800207c:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8002082:	2300      	movs	r3, #0
 8002084:	82bb      	strh	r3, [r7, #20]
 8002086:	e044      	b.n	8002112 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8002088:	2300      	movs	r3, #0
 800208a:	827b      	strh	r3, [r7, #18]
 800208c:	e02f      	b.n	80020ee <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 800208e:	8a7b      	ldrh	r3, [r7, #18]
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8002098:	7dfb      	ldrb	r3, [r7, #23]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	75fb      	strb	r3, [r7, #23]
 800209e:	e012      	b.n	80020c6 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80020a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80020a4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80020a8:	fb02 f203 	mul.w	r2, r2, r3
 80020ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	da00      	bge.n	80020b6 <SSD1306_DrawBitmap+0x5e>
 80020b4:	3307      	adds	r3, #7
 80020b6:	10db      	asrs	r3, r3, #3
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	461a      	mov	r2, r3
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	4413      	add	r3, r2
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 80020c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	da09      	bge.n	80020e2 <SSD1306_DrawBitmap+0x8a>
 80020ce:	89fa      	ldrh	r2, [r7, #14]
 80020d0:	8a7b      	ldrh	r3, [r7, #18]
 80020d2:	4413      	add	r3, r2
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	89b9      	ldrh	r1, [r7, #12]
 80020d8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f92d 	bl	800233c <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 80020e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	3301      	adds	r3, #1
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	827b      	strh	r3, [r7, #18]
 80020ee:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80020f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dbc9      	blt.n	800208e <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 80020fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	3301      	adds	r3, #1
 8002102:	b29b      	uxth	r3, r3
 8002104:	82bb      	strh	r3, [r7, #20]
 8002106:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800210a:	b29b      	uxth	r3, r3
 800210c:	3301      	adds	r3, #1
 800210e:	b29b      	uxth	r3, r3
 8002110:	81bb      	strh	r3, [r7, #12]
 8002112:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002116:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800211a:	429a      	cmp	r2, r3
 800211c:	dbb4      	blt.n	8002088 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 800211e:	bf00      	nop
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
	...

08002128 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800212e:	f000 fa29 	bl	8002584 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002132:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002136:	2201      	movs	r2, #1
 8002138:	2178      	movs	r1, #120	; 0x78
 800213a:	485b      	ldr	r0, [pc, #364]	; (80022a8 <SSD1306_Init+0x180>)
 800213c:	f002 ffac 	bl	8005098 <HAL_I2C_IsDeviceReady>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002146:	2300      	movs	r3, #0
 8002148:	e0a9      	b.n	800229e <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800214a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800214e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002150:	e002      	b.n	8002158 <SSD1306_Init+0x30>
		p--;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	3b01      	subs	r3, #1
 8002156:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f9      	bne.n	8002152 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800215e:	22ae      	movs	r2, #174	; 0xae
 8002160:	2100      	movs	r1, #0
 8002162:	2078      	movs	r0, #120	; 0x78
 8002164:	f000 fa6a 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002168:	2220      	movs	r2, #32
 800216a:	2100      	movs	r1, #0
 800216c:	2078      	movs	r0, #120	; 0x78
 800216e:	f000 fa65 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002172:	2210      	movs	r2, #16
 8002174:	2100      	movs	r1, #0
 8002176:	2078      	movs	r0, #120	; 0x78
 8002178:	f000 fa60 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800217c:	22b0      	movs	r2, #176	; 0xb0
 800217e:	2100      	movs	r1, #0
 8002180:	2078      	movs	r0, #120	; 0x78
 8002182:	f000 fa5b 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002186:	22c8      	movs	r2, #200	; 0xc8
 8002188:	2100      	movs	r1, #0
 800218a:	2078      	movs	r0, #120	; 0x78
 800218c:	f000 fa56 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002190:	2200      	movs	r2, #0
 8002192:	2100      	movs	r1, #0
 8002194:	2078      	movs	r0, #120	; 0x78
 8002196:	f000 fa51 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800219a:	2210      	movs	r2, #16
 800219c:	2100      	movs	r1, #0
 800219e:	2078      	movs	r0, #120	; 0x78
 80021a0:	f000 fa4c 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80021a4:	2240      	movs	r2, #64	; 0x40
 80021a6:	2100      	movs	r1, #0
 80021a8:	2078      	movs	r0, #120	; 0x78
 80021aa:	f000 fa47 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80021ae:	2281      	movs	r2, #129	; 0x81
 80021b0:	2100      	movs	r1, #0
 80021b2:	2078      	movs	r0, #120	; 0x78
 80021b4:	f000 fa42 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80021b8:	22ff      	movs	r2, #255	; 0xff
 80021ba:	2100      	movs	r1, #0
 80021bc:	2078      	movs	r0, #120	; 0x78
 80021be:	f000 fa3d 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80021c2:	22a1      	movs	r2, #161	; 0xa1
 80021c4:	2100      	movs	r1, #0
 80021c6:	2078      	movs	r0, #120	; 0x78
 80021c8:	f000 fa38 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80021cc:	22a6      	movs	r2, #166	; 0xa6
 80021ce:	2100      	movs	r1, #0
 80021d0:	2078      	movs	r0, #120	; 0x78
 80021d2:	f000 fa33 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80021d6:	22a8      	movs	r2, #168	; 0xa8
 80021d8:	2100      	movs	r1, #0
 80021da:	2078      	movs	r0, #120	; 0x78
 80021dc:	f000 fa2e 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80021e0:	223f      	movs	r2, #63	; 0x3f
 80021e2:	2100      	movs	r1, #0
 80021e4:	2078      	movs	r0, #120	; 0x78
 80021e6:	f000 fa29 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80021ea:	22a4      	movs	r2, #164	; 0xa4
 80021ec:	2100      	movs	r1, #0
 80021ee:	2078      	movs	r0, #120	; 0x78
 80021f0:	f000 fa24 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80021f4:	22d3      	movs	r2, #211	; 0xd3
 80021f6:	2100      	movs	r1, #0
 80021f8:	2078      	movs	r0, #120	; 0x78
 80021fa:	f000 fa1f 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80021fe:	2200      	movs	r2, #0
 8002200:	2100      	movs	r1, #0
 8002202:	2078      	movs	r0, #120	; 0x78
 8002204:	f000 fa1a 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002208:	22d5      	movs	r2, #213	; 0xd5
 800220a:	2100      	movs	r1, #0
 800220c:	2078      	movs	r0, #120	; 0x78
 800220e:	f000 fa15 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002212:	22f0      	movs	r2, #240	; 0xf0
 8002214:	2100      	movs	r1, #0
 8002216:	2078      	movs	r0, #120	; 0x78
 8002218:	f000 fa10 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800221c:	22d9      	movs	r2, #217	; 0xd9
 800221e:	2100      	movs	r1, #0
 8002220:	2078      	movs	r0, #120	; 0x78
 8002222:	f000 fa0b 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002226:	2222      	movs	r2, #34	; 0x22
 8002228:	2100      	movs	r1, #0
 800222a:	2078      	movs	r0, #120	; 0x78
 800222c:	f000 fa06 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002230:	22da      	movs	r2, #218	; 0xda
 8002232:	2100      	movs	r1, #0
 8002234:	2078      	movs	r0, #120	; 0x78
 8002236:	f000 fa01 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800223a:	2212      	movs	r2, #18
 800223c:	2100      	movs	r1, #0
 800223e:	2078      	movs	r0, #120	; 0x78
 8002240:	f000 f9fc 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002244:	22db      	movs	r2, #219	; 0xdb
 8002246:	2100      	movs	r1, #0
 8002248:	2078      	movs	r0, #120	; 0x78
 800224a:	f000 f9f7 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800224e:	2220      	movs	r2, #32
 8002250:	2100      	movs	r1, #0
 8002252:	2078      	movs	r0, #120	; 0x78
 8002254:	f000 f9f2 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002258:	228d      	movs	r2, #141	; 0x8d
 800225a:	2100      	movs	r1, #0
 800225c:	2078      	movs	r0, #120	; 0x78
 800225e:	f000 f9ed 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002262:	2214      	movs	r2, #20
 8002264:	2100      	movs	r1, #0
 8002266:	2078      	movs	r0, #120	; 0x78
 8002268:	f000 f9e8 	bl	800263c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800226c:	22af      	movs	r2, #175	; 0xaf
 800226e:	2100      	movs	r1, #0
 8002270:	2078      	movs	r0, #120	; 0x78
 8002272:	f000 f9e3 	bl	800263c <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002276:	222e      	movs	r2, #46	; 0x2e
 8002278:	2100      	movs	r1, #0
 800227a:	2078      	movs	r0, #120	; 0x78
 800227c:	f000 f9de 	bl	800263c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002280:	2000      	movs	r0, #0
 8002282:	f000 f843 	bl	800230c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8002286:	f000 f813 	bl	80022b0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <SSD1306_Init+0x184>)
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <SSD1306_Init+0x184>)
 8002292:	2200      	movs	r2, #0
 8002294:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002296:	4b05      	ldr	r3, [pc, #20]	; (80022ac <SSD1306_Init+0x184>)
 8002298:	2201      	movs	r2, #1
 800229a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 800229c:	2301      	movs	r3, #1
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000082c 	.word	0x2000082c
 80022ac:	20000734 	.word	0x20000734

080022b0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80022b6:	2300      	movs	r3, #0
 80022b8:	71fb      	strb	r3, [r7, #7]
 80022ba:	e01d      	b.n	80022f8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	3b50      	subs	r3, #80	; 0x50
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	2100      	movs	r1, #0
 80022c6:	2078      	movs	r0, #120	; 0x78
 80022c8:	f000 f9b8 	bl	800263c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80022cc:	2200      	movs	r2, #0
 80022ce:	2100      	movs	r1, #0
 80022d0:	2078      	movs	r0, #120	; 0x78
 80022d2:	f000 f9b3 	bl	800263c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80022d6:	2210      	movs	r2, #16
 80022d8:	2100      	movs	r1, #0
 80022da:	2078      	movs	r0, #120	; 0x78
 80022dc:	f000 f9ae 	bl	800263c <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	01db      	lsls	r3, r3, #7
 80022e4:	4a08      	ldr	r2, [pc, #32]	; (8002308 <SSD1306_UpdateScreen+0x58>)
 80022e6:	441a      	add	r2, r3
 80022e8:	2380      	movs	r3, #128	; 0x80
 80022ea:	2140      	movs	r1, #64	; 0x40
 80022ec:	2078      	movs	r0, #120	; 0x78
 80022ee:	f000 f95d 	bl	80025ac <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	3301      	adds	r3, #1
 80022f6:	71fb      	strb	r3, [r7, #7]
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	2b07      	cmp	r3, #7
 80022fc:	d9de      	bls.n	80022bc <SSD1306_UpdateScreen+0xc>
	}
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	20000334 	.word	0x20000334

0800230c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d101      	bne.n	8002320 <SSD1306_Fill+0x14>
 800231c:	2300      	movs	r3, #0
 800231e:	e000      	b.n	8002322 <SSD1306_Fill+0x16>
 8002320:	23ff      	movs	r3, #255	; 0xff
 8002322:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002326:	4619      	mov	r1, r3
 8002328:	4803      	ldr	r0, [pc, #12]	; (8002338 <SSD1306_Fill+0x2c>)
 800232a:	f006 fb5d 	bl	80089e8 <memset>
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000334 	.word	0x20000334

0800233c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	80fb      	strh	r3, [r7, #6]
 8002346:	460b      	mov	r3, r1
 8002348:	80bb      	strh	r3, [r7, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	70fb      	strb	r3, [r7, #3]
	if (
 800234e:	88fb      	ldrh	r3, [r7, #6]
 8002350:	2b7f      	cmp	r3, #127	; 0x7f
 8002352:	d848      	bhi.n	80023e6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002354:	88bb      	ldrh	r3, [r7, #4]
 8002356:	2b3f      	cmp	r3, #63	; 0x3f
 8002358:	d845      	bhi.n	80023e6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800235a:	4b26      	ldr	r3, [pc, #152]	; (80023f4 <SSD1306_DrawPixel+0xb8>)
 800235c:	791b      	ldrb	r3, [r3, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d006      	beq.n	8002370 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8002362:	78fb      	ldrb	r3, [r7, #3]
 8002364:	2b00      	cmp	r3, #0
 8002366:	bf0c      	ite	eq
 8002368:	2301      	moveq	r3, #1
 800236a:	2300      	movne	r3, #0
 800236c:	b2db      	uxtb	r3, r3
 800236e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002370:	78fb      	ldrb	r3, [r7, #3]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d11a      	bne.n	80023ac <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002376:	88fa      	ldrh	r2, [r7, #6]
 8002378:	88bb      	ldrh	r3, [r7, #4]
 800237a:	08db      	lsrs	r3, r3, #3
 800237c:	b298      	uxth	r0, r3
 800237e:	4603      	mov	r3, r0
 8002380:	01db      	lsls	r3, r3, #7
 8002382:	4413      	add	r3, r2
 8002384:	4a1c      	ldr	r2, [pc, #112]	; (80023f8 <SSD1306_DrawPixel+0xbc>)
 8002386:	5cd3      	ldrb	r3, [r2, r3]
 8002388:	b25a      	sxtb	r2, r3
 800238a:	88bb      	ldrh	r3, [r7, #4]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	2101      	movs	r1, #1
 8002392:	fa01 f303 	lsl.w	r3, r1, r3
 8002396:	b25b      	sxtb	r3, r3
 8002398:	4313      	orrs	r3, r2
 800239a:	b259      	sxtb	r1, r3
 800239c:	88fa      	ldrh	r2, [r7, #6]
 800239e:	4603      	mov	r3, r0
 80023a0:	01db      	lsls	r3, r3, #7
 80023a2:	4413      	add	r3, r2
 80023a4:	b2c9      	uxtb	r1, r1
 80023a6:	4a14      	ldr	r2, [pc, #80]	; (80023f8 <SSD1306_DrawPixel+0xbc>)
 80023a8:	54d1      	strb	r1, [r2, r3]
 80023aa:	e01d      	b.n	80023e8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80023ac:	88fa      	ldrh	r2, [r7, #6]
 80023ae:	88bb      	ldrh	r3, [r7, #4]
 80023b0:	08db      	lsrs	r3, r3, #3
 80023b2:	b298      	uxth	r0, r3
 80023b4:	4603      	mov	r3, r0
 80023b6:	01db      	lsls	r3, r3, #7
 80023b8:	4413      	add	r3, r2
 80023ba:	4a0f      	ldr	r2, [pc, #60]	; (80023f8 <SSD1306_DrawPixel+0xbc>)
 80023bc:	5cd3      	ldrb	r3, [r2, r3]
 80023be:	b25a      	sxtb	r2, r3
 80023c0:	88bb      	ldrh	r3, [r7, #4]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	2101      	movs	r1, #1
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	b25b      	sxtb	r3, r3
 80023ce:	43db      	mvns	r3, r3
 80023d0:	b25b      	sxtb	r3, r3
 80023d2:	4013      	ands	r3, r2
 80023d4:	b259      	sxtb	r1, r3
 80023d6:	88fa      	ldrh	r2, [r7, #6]
 80023d8:	4603      	mov	r3, r0
 80023da:	01db      	lsls	r3, r3, #7
 80023dc:	4413      	add	r3, r2
 80023de:	b2c9      	uxtb	r1, r1
 80023e0:	4a05      	ldr	r2, [pc, #20]	; (80023f8 <SSD1306_DrawPixel+0xbc>)
 80023e2:	54d1      	strb	r1, [r2, r3]
 80023e4:	e000      	b.n	80023e8 <SSD1306_DrawPixel+0xac>
		return;
 80023e6:	bf00      	nop
	}
}
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	20000734 	.word	0x20000734
 80023f8:	20000334 	.word	0x20000334

080023fc <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	460a      	mov	r2, r1
 8002406:	80fb      	strh	r3, [r7, #6]
 8002408:	4613      	mov	r3, r2
 800240a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800240c:	4a05      	ldr	r2, [pc, #20]	; (8002424 <SSD1306_GotoXY+0x28>)
 800240e:	88fb      	ldrh	r3, [r7, #6]
 8002410:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002412:	4a04      	ldr	r2, [pc, #16]	; (8002424 <SSD1306_GotoXY+0x28>)
 8002414:	88bb      	ldrh	r3, [r7, #4]
 8002416:	8053      	strh	r3, [r2, #2]
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	20000734 	.word	0x20000734

08002428 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	6039      	str	r1, [r7, #0]
 8002432:	71fb      	strb	r3, [r7, #7]
 8002434:	4613      	mov	r3, r2
 8002436:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002438:	4b3a      	ldr	r3, [pc, #232]	; (8002524 <SSD1306_Putc+0xfc>)
 800243a:	881b      	ldrh	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	4413      	add	r3, r2
	if (
 8002444:	2b7f      	cmp	r3, #127	; 0x7f
 8002446:	dc07      	bgt.n	8002458 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002448:	4b36      	ldr	r3, [pc, #216]	; (8002524 <SSD1306_Putc+0xfc>)
 800244a:	885b      	ldrh	r3, [r3, #2]
 800244c:	461a      	mov	r2, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	785b      	ldrb	r3, [r3, #1]
 8002452:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002454:	2b3f      	cmp	r3, #63	; 0x3f
 8002456:	dd01      	ble.n	800245c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002458:	2300      	movs	r3, #0
 800245a:	e05e      	b.n	800251a <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	e04b      	b.n	80024fa <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	3b20      	subs	r3, #32
 800246a:	6839      	ldr	r1, [r7, #0]
 800246c:	7849      	ldrb	r1, [r1, #1]
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4619      	mov	r1, r3
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	440b      	add	r3, r1
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4413      	add	r3, r2
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8002480:	2300      	movs	r3, #0
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	e030      	b.n	80024e8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d010      	beq.n	80024b8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8002496:	4b23      	ldr	r3, [pc, #140]	; (8002524 <SSD1306_Putc+0xfc>)
 8002498:	881a      	ldrh	r2, [r3, #0]
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	b29b      	uxth	r3, r3
 800249e:	4413      	add	r3, r2
 80024a0:	b298      	uxth	r0, r3
 80024a2:	4b20      	ldr	r3, [pc, #128]	; (8002524 <SSD1306_Putc+0xfc>)
 80024a4:	885a      	ldrh	r2, [r3, #2]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	4413      	add	r3, r2
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	79ba      	ldrb	r2, [r7, #6]
 80024b0:	4619      	mov	r1, r3
 80024b2:	f7ff ff43 	bl	800233c <SSD1306_DrawPixel>
 80024b6:	e014      	b.n	80024e2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80024b8:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <SSD1306_Putc+0xfc>)
 80024ba:	881a      	ldrh	r2, [r3, #0]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	4413      	add	r3, r2
 80024c2:	b298      	uxth	r0, r3
 80024c4:	4b17      	ldr	r3, [pc, #92]	; (8002524 <SSD1306_Putc+0xfc>)
 80024c6:	885a      	ldrh	r2, [r3, #2]
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4413      	add	r3, r2
 80024ce:	b299      	uxth	r1, r3
 80024d0:	79bb      	ldrb	r3, [r7, #6]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf0c      	ite	eq
 80024d6:	2301      	moveq	r3, #1
 80024d8:	2300      	movne	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	461a      	mov	r2, r3
 80024de:	f7ff ff2d 	bl	800233c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	3301      	adds	r3, #1
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d3c8      	bcc.n	8002486 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	3301      	adds	r3, #1
 80024f8:	617b      	str	r3, [r7, #20]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	785b      	ldrb	r3, [r3, #1]
 80024fe:	461a      	mov	r2, r3
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	4293      	cmp	r3, r2
 8002504:	d3ad      	bcc.n	8002462 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002506:	4b07      	ldr	r3, [pc, #28]	; (8002524 <SSD1306_Putc+0xfc>)
 8002508:	881a      	ldrh	r2, [r3, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b29b      	uxth	r3, r3
 8002510:	4413      	add	r3, r2
 8002512:	b29a      	uxth	r2, r3
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <SSD1306_Putc+0xfc>)
 8002516:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8002518:	79fb      	ldrb	r3, [r7, #7]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20000734 	.word	0x20000734

08002528 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	4613      	mov	r3, r2
 8002534:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8002536:	e012      	b.n	800255e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	79fa      	ldrb	r2, [r7, #7]
 800253e:	68b9      	ldr	r1, [r7, #8]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff71 	bl	8002428 <SSD1306_Putc>
 8002546:	4603      	mov	r3, r0
 8002548:	461a      	mov	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d002      	beq.n	8002558 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	e008      	b.n	800256a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1e8      	bne.n	8002538 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	781b      	ldrb	r3, [r3, #0]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8002576:	2000      	movs	r0, #0
 8002578:	f7ff fec8 	bl	800230c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 800257c:	f7ff fe98 	bl	80022b0 <SSD1306_UpdateScreen>
}
 8002580:	bf00      	nop
 8002582:	bd80      	pop	{r7, pc}

08002584 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800258a:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <ssd1306_I2C_Init+0x24>)
 800258c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800258e:	e002      	b.n	8002596 <ssd1306_I2C_Init+0x12>
		p--;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3b01      	subs	r3, #1
 8002594:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1f9      	bne.n	8002590 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	0003d090 	.word	0x0003d090

080025ac <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b0c7      	sub	sp, #284	; 0x11c
 80025b0:	af02      	add	r7, sp, #8
 80025b2:	4604      	mov	r4, r0
 80025b4:	4608      	mov	r0, r1
 80025b6:	4639      	mov	r1, r7
 80025b8:	600a      	str	r2, [r1, #0]
 80025ba:	4619      	mov	r1, r3
 80025bc:	1dfb      	adds	r3, r7, #7
 80025be:	4622      	mov	r2, r4
 80025c0:	701a      	strb	r2, [r3, #0]
 80025c2:	1dbb      	adds	r3, r7, #6
 80025c4:	4602      	mov	r2, r0
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	1d3b      	adds	r3, r7, #4
 80025ca:	460a      	mov	r2, r1
 80025cc:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	1dba      	adds	r2, r7, #6
 80025d4:	7812      	ldrb	r2, [r2, #0]
 80025d6:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80025d8:	2300      	movs	r3, #0
 80025da:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80025de:	e010      	b.n	8002602 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80025e0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80025e4:	463a      	mov	r2, r7
 80025e6:	6812      	ldr	r2, [r2, #0]
 80025e8:	441a      	add	r2, r3
 80025ea:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80025ee:	3301      	adds	r3, #1
 80025f0:	7811      	ldrb	r1, [r2, #0]
 80025f2:	f107 020c 	add.w	r2, r7, #12
 80025f6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80025f8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80025fc:	3301      	adds	r3, #1
 80025fe:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002602:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002606:	b29b      	uxth	r3, r3
 8002608:	1d3a      	adds	r2, r7, #4
 800260a:	8812      	ldrh	r2, [r2, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d8e7      	bhi.n	80025e0 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002610:	1dfb      	adds	r3, r7, #7
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b299      	uxth	r1, r3
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	3301      	adds	r3, #1
 800261c:	b298      	uxth	r0, r3
 800261e:	f107 020c 	add.w	r2, r7, #12
 8002622:	230a      	movs	r3, #10
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	4603      	mov	r3, r0
 8002628:	4803      	ldr	r0, [pc, #12]	; (8002638 <ssd1306_I2C_WriteMulti+0x8c>)
 800262a:	f002 fc37 	bl	8004e9c <HAL_I2C_Master_Transmit>
}
 800262e:	bf00      	nop
 8002630:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002634:	46bd      	mov	sp, r7
 8002636:	bd90      	pop	{r4, r7, pc}
 8002638:	2000082c 	.word	0x2000082c

0800263c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af02      	add	r7, sp, #8
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
 8002646:	460b      	mov	r3, r1
 8002648:	71bb      	strb	r3, [r7, #6]
 800264a:	4613      	mov	r3, r2
 800264c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800264e:	79bb      	ldrb	r3, [r7, #6]
 8002650:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002652:	797b      	ldrb	r3, [r7, #5]
 8002654:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	b299      	uxth	r1, r3
 800265a:	f107 020c 	add.w	r2, r7, #12
 800265e:	230a      	movs	r3, #10
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	2302      	movs	r3, #2
 8002664:	4803      	ldr	r0, [pc, #12]	; (8002674 <ssd1306_I2C_Write+0x38>)
 8002666:	f002 fc19 	bl	8004e9c <HAL_I2C_Master_Transmit>
}
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	2000082c 	.word	0x2000082c

08002678 <setEncoderState>:
//	slipEncode((uint8_t*)&telemetry,sizeof(telemetry));
//}


// Update the current telemetry encoder state
void setEncoderState(ENCODER_STATE * enc_left, ENCODER_STATE * enc_right) {
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
	telemetry.enc_left = *enc_left;
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <setEncoderState+0x34>)
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	3328      	adds	r3, #40	; 0x28
 8002688:	e892 0003 	ldmia.w	r2, {r0, r1}
 800268c:	e883 0003 	stmia.w	r3, {r0, r1}
	telemetry.enc_right = *enc_right;
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <setEncoderState+0x34>)
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	3330      	adds	r3, #48	; 0x30
 8002696:	e892 0003 	ldmia.w	r2, {r0, r1}
 800269a:	e883 0003 	stmia.w	r3, {r0, r1}
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	2000073c 	.word	0x2000073c

080026b0 <setPIDState>:

// Update the current telemetry PID state
void setPIDState(PID_STATE * pid_left, PID_STATE * pid_right) {
 80026b0:	b4b0      	push	{r4, r5, r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
	telemetry.pid_left = *pid_left;
 80026ba:	4a0b      	ldr	r2, [pc, #44]	; (80026e8 <setPIDState+0x38>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4614      	mov	r4, r2
 80026c0:	461d      	mov	r5, r3
 80026c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026c6:	682b      	ldr	r3, [r5, #0]
 80026c8:	6023      	str	r3, [r4, #0]
	telemetry.pid_right = *pid_right;
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <setPIDState+0x38>)
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	f103 0414 	add.w	r4, r3, #20
 80026d2:	4615      	mov	r5, r2
 80026d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026d8:	682b      	ldr	r3, [r5, #0]
 80026da:	6023      	str	r3, [r4, #0]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bcb0      	pop	{r4, r5, r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	2000073c 	.word	0x2000073c

080026ec <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80026f0:	4b16      	ldr	r3, [pc, #88]	; (800274c <MX_CAN1_Init+0x60>)
 80026f2:	4a17      	ldr	r2, [pc, #92]	; (8002750 <MX_CAN1_Init+0x64>)
 80026f4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80026f6:	4b15      	ldr	r3, [pc, #84]	; (800274c <MX_CAN1_Init+0x60>)
 80026f8:	2210      	movs	r2, #16
 80026fa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80026fc:	4b13      	ldr	r3, [pc, #76]	; (800274c <MX_CAN1_Init+0x60>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <MX_CAN1_Init+0x60>)
 8002704:	2200      	movs	r2, #0
 8002706:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8002708:	4b10      	ldr	r3, [pc, #64]	; (800274c <MX_CAN1_Init+0x60>)
 800270a:	2200      	movs	r2, #0
 800270c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800270e:	4b0f      	ldr	r3, [pc, #60]	; (800274c <MX_CAN1_Init+0x60>)
 8002710:	2200      	movs	r2, #0
 8002712:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002714:	4b0d      	ldr	r3, [pc, #52]	; (800274c <MX_CAN1_Init+0x60>)
 8002716:	2200      	movs	r2, #0
 8002718:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800271a:	4b0c      	ldr	r3, [pc, #48]	; (800274c <MX_CAN1_Init+0x60>)
 800271c:	2200      	movs	r2, #0
 800271e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002720:	4b0a      	ldr	r3, [pc, #40]	; (800274c <MX_CAN1_Init+0x60>)
 8002722:	2200      	movs	r2, #0
 8002724:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002726:	4b09      	ldr	r3, [pc, #36]	; (800274c <MX_CAN1_Init+0x60>)
 8002728:	2200      	movs	r2, #0
 800272a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800272c:	4b07      	ldr	r3, [pc, #28]	; (800274c <MX_CAN1_Init+0x60>)
 800272e:	2200      	movs	r2, #0
 8002730:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002732:	4b06      	ldr	r3, [pc, #24]	; (800274c <MX_CAN1_Init+0x60>)
 8002734:	2200      	movs	r2, #0
 8002736:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002738:	4804      	ldr	r0, [pc, #16]	; (800274c <MX_CAN1_Init+0x60>)
 800273a:	f001 fd71 	bl	8004220 <HAL_CAN_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8002744:	f000 fbd7 	bl	8002ef6 <Error_Handler>
  }

}
 8002748:	bf00      	nop
 800274a:	bd80      	pop	{r7, pc}
 800274c:	2000079c 	.word	0x2000079c
 8002750:	40006400 	.word	0x40006400

08002754 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08a      	sub	sp, #40	; 0x28
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	f107 0314 	add.w	r3, r7, #20
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	60da      	str	r2, [r3, #12]
 800276a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a19      	ldr	r2, [pc, #100]	; (80027d8 <HAL_CAN_MspInit+0x84>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d12c      	bne.n	80027d0 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002776:	2300      	movs	r3, #0
 8002778:	613b      	str	r3, [r7, #16]
 800277a:	4b18      	ldr	r3, [pc, #96]	; (80027dc <HAL_CAN_MspInit+0x88>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	4a17      	ldr	r2, [pc, #92]	; (80027dc <HAL_CAN_MspInit+0x88>)
 8002780:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002784:	6413      	str	r3, [r2, #64]	; 0x40
 8002786:	4b15      	ldr	r3, [pc, #84]	; (80027dc <HAL_CAN_MspInit+0x88>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278e:	613b      	str	r3, [r7, #16]
 8002790:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
 8002796:	4b11      	ldr	r3, [pc, #68]	; (80027dc <HAL_CAN_MspInit+0x88>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	4a10      	ldr	r2, [pc, #64]	; (80027dc <HAL_CAN_MspInit+0x88>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6313      	str	r3, [r2, #48]	; 0x30
 80027a2:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <HAL_CAN_MspInit+0x88>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80027ae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80027b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b4:	2302      	movs	r3, #2
 80027b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027bc:	2303      	movs	r3, #3
 80027be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80027c0:	2309      	movs	r3, #9
 80027c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c4:	f107 0314 	add.w	r3, r7, #20
 80027c8:	4619      	mov	r1, r3
 80027ca:	4805      	ldr	r0, [pc, #20]	; (80027e0 <HAL_CAN_MspInit+0x8c>)
 80027cc:	f002 f824 	bl	8004818 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80027d0:	bf00      	nop
 80027d2:	3728      	adds	r7, #40	; 0x28
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40006400 	.word	0x40006400
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40020000 	.word	0x40020000

080027e4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80027ea:	463b      	mov	r3, r7
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
 80027f0:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80027f2:	4b0f      	ldr	r3, [pc, #60]	; (8002830 <MX_DAC_Init+0x4c>)
 80027f4:	4a0f      	ldr	r2, [pc, #60]	; (8002834 <MX_DAC_Init+0x50>)
 80027f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80027f8:	480d      	ldr	r0, [pc, #52]	; (8002830 <MX_DAC_Init+0x4c>)
 80027fa:	f001 ff1e 	bl	800463a <HAL_DAC_Init>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002804:	f000 fb77 	bl	8002ef6 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002808:	2300      	movs	r3, #0
 800280a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800280c:	2300      	movs	r3, #0
 800280e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002810:	463b      	mov	r3, r7
 8002812:	2200      	movs	r2, #0
 8002814:	4619      	mov	r1, r3
 8002816:	4806      	ldr	r0, [pc, #24]	; (8002830 <MX_DAC_Init+0x4c>)
 8002818:	f001 ff85 	bl	8004726 <HAL_DAC_ConfigChannel>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002822:	f000 fb68 	bl	8002ef6 <Error_Handler>
  }

}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	200007c4 	.word	0x200007c4
 8002834:	40007400 	.word	0x40007400

08002838 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08a      	sub	sp, #40	; 0x28
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002840:	f107 0314 	add.w	r3, r7, #20
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	605a      	str	r2, [r3, #4]
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	60da      	str	r2, [r3, #12]
 800284e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1b      	ldr	r2, [pc, #108]	; (80028c4 <HAL_DAC_MspInit+0x8c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d12f      	bne.n	80028ba <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	4b1a      	ldr	r3, [pc, #104]	; (80028c8 <HAL_DAC_MspInit+0x90>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	4a19      	ldr	r2, [pc, #100]	; (80028c8 <HAL_DAC_MspInit+0x90>)
 8002864:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002868:	6413      	str	r3, [r2, #64]	; 0x40
 800286a:	4b17      	ldr	r3, [pc, #92]	; (80028c8 <HAL_DAC_MspInit+0x90>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b13      	ldr	r3, [pc, #76]	; (80028c8 <HAL_DAC_MspInit+0x90>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	4a12      	ldr	r2, [pc, #72]	; (80028c8 <HAL_DAC_MspInit+0x90>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6313      	str	r3, [r2, #48]	; 0x30
 8002886:	4b10      	ldr	r3, [pc, #64]	; (80028c8 <HAL_DAC_MspInit+0x90>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002892:	2310      	movs	r3, #16
 8002894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002896:	2303      	movs	r3, #3
 8002898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289a:	2300      	movs	r3, #0
 800289c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289e:	f107 0314 	add.w	r3, r7, #20
 80028a2:	4619      	mov	r1, r3
 80028a4:	4809      	ldr	r0, [pc, #36]	; (80028cc <HAL_DAC_MspInit+0x94>)
 80028a6:	f001 ffb7 	bl	8004818 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	2036      	movs	r0, #54	; 0x36
 80028b0:	f001 fe8d 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80028b4:	2036      	movs	r0, #54	; 0x36
 80028b6:	f001 fea6 	bl	8004606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80028ba:	bf00      	nop
 80028bc:	3728      	adds	r7, #40	; 0x28
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40007400 	.word	0x40007400
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020000 	.word	0x40020000

080028d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08a      	sub	sp, #40	; 0x28
 80028d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d6:	f107 0314 	add.w	r3, r7, #20
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	605a      	str	r2, [r3, #4]
 80028e0:	609a      	str	r2, [r3, #8]
 80028e2:	60da      	str	r2, [r3, #12]
 80028e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	4b6e      	ldr	r3, [pc, #440]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	4a6d      	ldr	r2, [pc, #436]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 80028f0:	f043 0304 	orr.w	r3, r3, #4
 80028f4:	6313      	str	r3, [r2, #48]	; 0x30
 80028f6:	4b6b      	ldr	r3, [pc, #428]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	f003 0304 	and.w	r3, r3, #4
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	4b67      	ldr	r3, [pc, #412]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	4a66      	ldr	r2, [pc, #408]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 800290c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002910:	6313      	str	r3, [r2, #48]	; 0x30
 8002912:	4b64      	ldr	r3, [pc, #400]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800291e:	2300      	movs	r3, #0
 8002920:	60bb      	str	r3, [r7, #8]
 8002922:	4b60      	ldr	r3, [pc, #384]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	4a5f      	ldr	r2, [pc, #380]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	6313      	str	r3, [r2, #48]	; 0x30
 800292e:	4b5d      	ldr	r3, [pc, #372]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	60bb      	str	r3, [r7, #8]
 8002938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	607b      	str	r3, [r7, #4]
 800293e:	4b59      	ldr	r3, [pc, #356]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	4a58      	ldr	r2, [pc, #352]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	6313      	str	r3, [r2, #48]	; 0x30
 800294a:	4b56      	ldr	r3, [pc, #344]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	607b      	str	r3, [r7, #4]
 8002954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	603b      	str	r3, [r7, #0]
 800295a:	4b52      	ldr	r3, [pc, #328]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a51      	ldr	r2, [pc, #324]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002960:	f043 0308 	orr.w	r3, r3, #8
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b4f      	ldr	r3, [pc, #316]	; (8002aa4 <MX_GPIO_Init+0x1d4>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0308 	and.w	r3, r3, #8
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin
 8002972:	2200      	movs	r2, #0
 8002974:	f241 1173 	movw	r1, #4467	; 0x1173
 8002978:	484b      	ldr	r0, [pc, #300]	; (8002aa8 <MX_GPIO_Init+0x1d8>)
 800297a:	f002 f8ff 	bl	8004b7c <HAL_GPIO_WritePin>
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin, GPIO_PIN_RESET);
 800297e:	2200      	movs	r2, #0
 8002980:	f248 4120 	movw	r1, #33824	; 0x8420
 8002984:	4849      	ldr	r0, [pc, #292]	; (8002aac <MX_GPIO_Init+0x1dc>)
 8002986:	f002 f8f9 	bl	8004b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIGL_Pin|ROMI_DIRR_Pin|ROMI_SLPR_Pin, GPIO_PIN_RESET);
 800298a:	2200      	movs	r2, #0
 800298c:	f246 0101 	movw	r1, #24577	; 0x6001
 8002990:	4847      	ldr	r0, [pc, #284]	; (8002ab0 <MX_GPIO_Init+0x1e0>)
 8002992:	f002 f8f3 	bl	8004b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_FLASH_GPIO_Port, SPI_CS_FLASH_Pin, GPIO_PIN_RESET);
 8002996:	2200      	movs	r2, #0
 8002998:	2104      	movs	r1, #4
 800299a:	4846      	ldr	r0, [pc, #280]	; (8002ab4 <MX_GPIO_Init+0x1e4>)
 800299c:	f002 f8ee 	bl	8004b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_BTN_Pin;
 80029a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029a6:	4b44      	ldr	r3, [pc, #272]	; (8002ab8 <MX_GPIO_Init+0x1e8>)
 80029a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OLED_BTN_GPIO_Port, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	483c      	ldr	r0, [pc, #240]	; (8002aa8 <MX_GPIO_Init+0x1d8>)
 80029b6:	f001 ff2f 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin
 80029ba:	f241 1373 	movw	r3, #4467	; 0x1173
 80029be:	617b      	str	r3, [r7, #20]
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c0:	2301      	movs	r3, #1
 80029c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c8:	2300      	movs	r3, #0
 80029ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	4619      	mov	r1, r3
 80029d2:	4835      	ldr	r0, [pc, #212]	; (8002aa8 <MX_GPIO_Init+0x1d8>)
 80029d4:	f001 ff20 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = REV_BIT1_Pin|REV_BIT2_Pin;
 80029d8:	230c      	movs	r3, #12
 80029da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029dc:	2300      	movs	r3, #0
 80029de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029e4:	f107 0314 	add.w	r3, r7, #20
 80029e8:	4619      	mov	r1, r3
 80029ea:	482f      	ldr	r0, [pc, #188]	; (8002aa8 <MX_GPIO_Init+0x1d8>)
 80029ec:	f001 ff14 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin;
 80029f0:	f248 4320 	movw	r3, #33824	; 0x8420
 80029f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f6:	2301      	movs	r3, #1
 80029f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fe:	2300      	movs	r3, #0
 8002a00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a02:	f107 0314 	add.w	r3, r7, #20
 8002a06:	4619      	mov	r1, r3
 8002a08:	4828      	ldr	r0, [pc, #160]	; (8002aac <MX_GPIO_Init+0x1dc>)
 8002a0a:	f001 ff05 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TRIGL_Pin|ROMI_DIRR_Pin|ROMI_SLPR_Pin;
 8002a0e:	f246 0301 	movw	r3, #24577	; 0x6001
 8002a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a14:	2301      	movs	r3, #1
 8002a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	4619      	mov	r1, r3
 8002a26:	4822      	ldr	r0, [pc, #136]	; (8002ab0 <MX_GPIO_Init+0x1e0>)
 8002a28:	f001 fef6 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = QTRR_Pin|QTRL_Pin;
 8002a2c:	f241 0304 	movw	r3, #4100	; 0x1004
 8002a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a32:	4b22      	ldr	r3, [pc, #136]	; (8002abc <MX_GPIO_Init+0x1ec>)
 8002a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3a:	f107 0314 	add.w	r3, r7, #20
 8002a3e:	4619      	mov	r1, r3
 8002a40:	481b      	ldr	r0, [pc, #108]	; (8002ab0 <MX_GPIO_Init+0x1e0>)
 8002a42:	f001 fee9 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_CTR_Pin;
 8002a46:	2380      	movs	r3, #128	; 0x80
 8002a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a4a:	4b1c      	ldr	r3, [pc, #112]	; (8002abc <MX_GPIO_Init+0x1ec>)
 8002a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_CTR_GPIO_Port, &GPIO_InitStruct);
 8002a52:	f107 0314 	add.w	r3, r7, #20
 8002a56:	4619      	mov	r1, r3
 8002a58:	4813      	ldr	r0, [pc, #76]	; (8002aa8 <MX_GPIO_Init+0x1d8>)
 8002a5a:	f001 fedd 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_FLASH_Pin;
 8002a5e:	2304      	movs	r3, #4
 8002a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a62:	2301      	movs	r3, #1
 8002a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	2300      	movs	r3, #0
 8002a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_FLASH_GPIO_Port, &GPIO_InitStruct);
 8002a6e:	f107 0314 	add.w	r3, r7, #20
 8002a72:	4619      	mov	r1, r3
 8002a74:	480f      	ldr	r0, [pc, #60]	; (8002ab4 <MX_GPIO_Init+0x1e4>)
 8002a76:	f001 fecf 	bl	8004818 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	2017      	movs	r0, #23
 8002a80:	f001 fda5 	bl	80045ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a84:	2017      	movs	r0, #23
 8002a86:	f001 fdbe 	bl	8004606 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2028      	movs	r0, #40	; 0x28
 8002a90:	f001 fd9d 	bl	80045ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a94:	2028      	movs	r0, #40	; 0x28
 8002a96:	f001 fdb6 	bl	8004606 <HAL_NVIC_EnableIRQ>

}
 8002a9a:	bf00      	nop
 8002a9c:	3728      	adds	r7, #40	; 0x28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	40020800 	.word	0x40020800
 8002aac:	40020000 	.word	0x40020000
 8002ab0:	40020400 	.word	0x40020400
 8002ab4:	40020c00 	.word	0x40020c00
 8002ab8:	10210000 	.word	0x10210000
 8002abc:	10110000 	.word	0x10110000

08002ac0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002ac4:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002ac6:	4a13      	ldr	r2, [pc, #76]	; (8002b14 <MX_I2C1_Init+0x54>)
 8002ac8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002aca:	4b11      	ldr	r3, [pc, #68]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002acc:	4a12      	ldr	r2, [pc, #72]	; (8002b18 <MX_I2C1_Init+0x58>)
 8002ace:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002adc:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002ade:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ae2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002af0:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002af6:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002afc:	4804      	ldr	r0, [pc, #16]	; (8002b10 <MX_I2C1_Init+0x50>)
 8002afe:	f002 f895 	bl	8004c2c <HAL_I2C_Init>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002b08:	f000 f9f5 	bl	8002ef6 <Error_Handler>
  }

}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	2000082c 	.word	0x2000082c
 8002b14:	40005400 	.word	0x40005400
 8002b18:	00061a80 	.word	0x00061a80

08002b1c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8002b20:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b22:	4a13      	ldr	r2, [pc, #76]	; (8002b70 <MX_I2C3_Init+0x54>)
 8002b24:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002b26:	4b11      	ldr	r3, [pc, #68]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b28:	4a12      	ldr	r2, [pc, #72]	; (8002b74 <MX_I2C3_Init+0x58>)
 8002b2a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b2c:	4b0f      	ldr	r3, [pc, #60]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002b32:	4b0e      	ldr	r3, [pc, #56]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b38:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b3e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b40:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002b46:	4b09      	ldr	r3, [pc, #36]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b4c:	4b07      	ldr	r3, [pc, #28]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002b58:	4804      	ldr	r0, [pc, #16]	; (8002b6c <MX_I2C3_Init+0x50>)
 8002b5a:	f002 f867 	bl	8004c2c <HAL_I2C_Init>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002b64:	f000 f9c7 	bl	8002ef6 <Error_Handler>
  }

}
 8002b68:	bf00      	nop
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	200007d8 	.word	0x200007d8
 8002b70:	40005c00 	.word	0x40005c00
 8002b74:	000186a0 	.word	0x000186a0

08002b78 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b08c      	sub	sp, #48	; 0x30
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b80:	f107 031c 	add.w	r3, r7, #28
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	60da      	str	r2, [r3, #12]
 8002b8e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a42      	ldr	r2, [pc, #264]	; (8002ca0 <HAL_I2C_MspInit+0x128>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d12d      	bne.n	8002bf6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61bb      	str	r3, [r7, #24]
 8002b9e:	4b41      	ldr	r3, [pc, #260]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	4a40      	ldr	r2, [pc, #256]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8002baa:	4b3e      	ldr	r3, [pc, #248]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	61bb      	str	r3, [r7, #24]
 8002bb4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002bb6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bbc:	2312      	movs	r3, #18
 8002bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002bc8:	2304      	movs	r3, #4
 8002bca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bcc:	f107 031c 	add.w	r3, r7, #28
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4835      	ldr	r0, [pc, #212]	; (8002ca8 <HAL_I2C_MspInit+0x130>)
 8002bd4:	f001 fe20 	bl	8004818 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bd8:	2300      	movs	r3, #0
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	4b31      	ldr	r3, [pc, #196]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	4a30      	ldr	r2, [pc, #192]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002be2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002be6:	6413      	str	r3, [r2, #64]	; 0x40
 8002be8:	4b2e      	ldr	r3, [pc, #184]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002bf4:	e050      	b.n	8002c98 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a2c      	ldr	r2, [pc, #176]	; (8002cac <HAL_I2C_MspInit+0x134>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d14b      	bne.n	8002c98 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c00:	2300      	movs	r3, #0
 8002c02:	613b      	str	r3, [r7, #16]
 8002c04:	4b27      	ldr	r3, [pc, #156]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c08:	4a26      	ldr	r2, [pc, #152]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c0a:	f043 0304 	orr.w	r3, r3, #4
 8002c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c10:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	613b      	str	r3, [r7, #16]
 8002c1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	4b20      	ldr	r3, [pc, #128]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c24:	4a1f      	ldr	r2, [pc, #124]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c26:	f043 0301 	orr.w	r3, r3, #1
 8002c2a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c3e:	2312      	movs	r3, #18
 8002c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c42:	2301      	movs	r3, #1
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c46:	2303      	movs	r3, #3
 8002c48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c4a:	2304      	movs	r3, #4
 8002c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4e:	f107 031c 	add.w	r3, r7, #28
 8002c52:	4619      	mov	r1, r3
 8002c54:	4816      	ldr	r0, [pc, #88]	; (8002cb0 <HAL_I2C_MspInit+0x138>)
 8002c56:	f001 fddf 	bl	8004818 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c60:	2312      	movs	r3, #18
 8002c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c64:	2301      	movs	r3, #1
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c70:	f107 031c 	add.w	r3, r7, #28
 8002c74:	4619      	mov	r1, r3
 8002c76:	480f      	ldr	r0, [pc, #60]	; (8002cb4 <HAL_I2C_MspInit+0x13c>)
 8002c78:	f001 fdce 	bl	8004818 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	4a07      	ldr	r2, [pc, #28]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c86:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c8a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <HAL_I2C_MspInit+0x12c>)
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c94:	60bb      	str	r3, [r7, #8]
 8002c96:	68bb      	ldr	r3, [r7, #8]
}
 8002c98:	bf00      	nop
 8002c9a:	3730      	adds	r7, #48	; 0x30
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40005400 	.word	0x40005400
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	40020400 	.word	0x40020400
 8002cac:	40005c00 	.word	0x40005c00
 8002cb0:	40020800 	.word	0x40020800
 8002cb4:	40020000 	.word	0x40020000

08002cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cbc:	f001 fa1c 	bl	80040f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cc0:	f000 f82c 	bl	8002d1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cc4:	f7ff fe04 	bl	80028d0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002cc8:	f000 fb7e 	bl	80033c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ccc:	f000 fbf2 	bl	80034b4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002cd0:	f001 f90e 	bl	8003ef0 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8002cd4:	f7ff fd86 	bl	80027e4 <MX_DAC_Init>
  MX_I2C1_Init();
 8002cd8:	f7ff fef2 	bl	8002ac0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8002cdc:	f7ff ff1e 	bl	8002b1c <MX_I2C3_Init>
  MX_SPI1_Init();
 8002ce0:	f000 f910 	bl	8002f04 <MX_SPI1_Init>
  MX_TIM4_Init();
 8002ce4:	f000 fc3a 	bl	800355c <MX_TIM4_Init>
  MX_TIM5_Init();
 8002ce8:	f000 fcae 	bl	8003648 <MX_TIM5_Init>
  MX_TIM6_Init();
 8002cec:	f000 fd00 	bl	80036f0 <MX_TIM6_Init>
  MX_TIM11_Init();
 8002cf0:	f000 fdee 	bl	80038d0 <MX_TIM11_Init>
  MX_USART3_UART_Init();
 8002cf4:	f001 f926 	bl	8003f44 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8002cf8:	f7ff fcf8 	bl	80026ec <MX_CAN1_Init>
  MX_TIM7_Init();
 8002cfc:	f000 fd2e 	bl	800375c <MX_TIM7_Init>
  MX_TIM1_Init();
 8002d00:	f000 faee 	bl	80032e0 <MX_TIM1_Init>
  MX_TIM12_Init();
 8002d04:	f000 fe32 	bl	800396c <MX_TIM12_Init>
  MX_TIM8_Init();
 8002d08:	f000 fd5e 	bl	80037c8 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  //Start the timer
  HAL_TIM_Base_Start_IT(&htim6);
 8002d0c:	4802      	ldr	r0, [pc, #8]	; (8002d18 <main+0x60>)
 8002d0e:	f003 f9ec 	bl	80060ea <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  appMain(); // will not return from here
 8002d12:	f7fe f995 	bl	8001040 <appMain>
 8002d16:	e7fc      	b.n	8002d12 <main+0x5a>
 8002d18:	20000a18 	.word	0x20000a18

08002d1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b094      	sub	sp, #80	; 0x50
 8002d20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d22:	f107 0320 	add.w	r3, r7, #32
 8002d26:	2230      	movs	r2, #48	; 0x30
 8002d28:	2100      	movs	r1, #0
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f005 fe5c 	bl	80089e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d30:	f107 030c 	add.w	r3, r7, #12
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	60da      	str	r2, [r3, #12]
 8002d3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d40:	2300      	movs	r3, #0
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	4b28      	ldr	r3, [pc, #160]	; (8002de8 <SystemClock_Config+0xcc>)
 8002d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d48:	4a27      	ldr	r2, [pc, #156]	; (8002de8 <SystemClock_Config+0xcc>)
 8002d4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d4e:	6413      	str	r3, [r2, #64]	; 0x40
 8002d50:	4b25      	ldr	r3, [pc, #148]	; (8002de8 <SystemClock_Config+0xcc>)
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	607b      	str	r3, [r7, #4]
 8002d60:	4b22      	ldr	r3, [pc, #136]	; (8002dec <SystemClock_Config+0xd0>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a21      	ldr	r2, [pc, #132]	; (8002dec <SystemClock_Config+0xd0>)
 8002d66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	4b1f      	ldr	r3, [pc, #124]	; (8002dec <SystemClock_Config+0xd0>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d80:	2310      	movs	r3, #16
 8002d82:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d84:	2302      	movs	r3, #2
 8002d86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002d8c:	2308      	movs	r3, #8
 8002d8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002d90:	2364      	movs	r3, #100	; 0x64
 8002d92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d94:	2302      	movs	r3, #2
 8002d96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002d98:	2304      	movs	r3, #4
 8002d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d9c:	f107 0320 	add.w	r3, r7, #32
 8002da0:	4618      	mov	r0, r3
 8002da2:	f002 fcb1 	bl	8005708 <HAL_RCC_OscConfig>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002dac:	f000 f8a3 	bl	8002ef6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002db0:	230f      	movs	r3, #15
 8002db2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002db4:	2302      	movs	r3, #2
 8002db6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002dbc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002dc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002dc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002dc8:	f107 030c 	add.w	r3, r7, #12
 8002dcc:	2103      	movs	r1, #3
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f002 ff0a 	bl	8005be8 <HAL_RCC_ClockConfig>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002dda:	f000 f88c 	bl	8002ef6 <Error_Handler>
  }
}
 8002dde:	bf00      	nop
 8002de0:	3750      	adds	r7, #80	; 0x50
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40007000 	.word	0x40007000

08002df0 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* This function sets up the serial printf*/
int __io_putchar(int ch) {
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef sts = HAL_UART_Transmit(&IO_UART ,(uint8_t*)&ch,1,10);
 8002df8:	1d39      	adds	r1, r7, #4
 8002dfa:	230a      	movs	r3, #10
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4808      	ldr	r0, [pc, #32]	; (8002e20 <__io_putchar+0x30>)
 8002e00:	f004 fd65 	bl	80078ce <HAL_UART_Transmit>
 8002e04:	4603      	mov	r3, r0
 8002e06:	73fb      	strb	r3, [r7, #15]
    if(sts == HAL_OK) {
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <__io_putchar+0x22>
        return ch;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	e001      	b.n	8002e16 <__io_putchar+0x26>
    }
    return EOF;
 8002e12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000b98 	.word	0x20000b98

08002e24 <__io_getchar>:
int __io_getchar(void) {
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
    if(__HAL_UART_GET_FLAG(&IO_UART , UART_FLAG_RXNE)) {
 8002e2a:	4b1f      	ldr	r3, [pc, #124]	; (8002ea8 <__io_getchar+0x84>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0320 	and.w	r3, r3, #32
 8002e34:	2b20      	cmp	r3, #32
 8002e36:	d130      	bne.n	8002e9a <__io_getchar+0x76>
        uint8_t ch=0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	73bb      	strb	r3, [r7, #14]
        __HAL_UART_CLEAR_FEFLAG(&IO_UART );
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60bb      	str	r3, [r7, #8]
 8002e40:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <__io_getchar+0x84>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	4b17      	ldr	r3, [pc, #92]	; (8002ea8 <__io_getchar+0x84>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
        __HAL_UART_CLEAR_OREFLAG(&IO_UART );
 8002e52:	2300      	movs	r3, #0
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	4b14      	ldr	r3, [pc, #80]	; (8002ea8 <__io_getchar+0x84>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	607b      	str	r3, [r7, #4]
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <__io_getchar+0x84>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
        __HAL_UART_CLEAR_PEFLAG(&IO_UART );
 8002e68:	2300      	movs	r3, #0
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ea8 <__io_getchar+0x84>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <__io_getchar+0x84>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	683b      	ldr	r3, [r7, #0]
        HAL_StatusTypeDef sts = HAL_UART_Receive(&IO_UART ,&ch,1,1);
 8002e7e:	f107 010e 	add.w	r1, r7, #14
 8002e82:	2301      	movs	r3, #1
 8002e84:	2201      	movs	r2, #1
 8002e86:	4808      	ldr	r0, [pc, #32]	; (8002ea8 <__io_getchar+0x84>)
 8002e88:	f004 fdba 	bl	8007a00 <HAL_UART_Receive>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	73fb      	strb	r3, [r7, #15]
        if(sts == HAL_OK) {
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <__io_getchar+0x76>
            return (int)ch;
 8002e96:	7bbb      	ldrb	r3, [r7, #14]
 8002e98:	e001      	b.n	8002e9e <__io_getchar+0x7a>
        }
    }
    return EOF;
 8002e9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000b98 	.word	0x20000b98

08002eac <_read>:
int _read(int file, char *ptr, int len){
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	e012      	b.n	8002ee4 <_read+0x38>
        int ch =  __io_getchar();
 8002ebe:	f7ff ffb1 	bl	8002e24 <__io_getchar>
 8002ec2:	6138      	str	r0, [r7, #16]
        if(ch != EOF) {
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eca:	d006      	beq.n	8002eda <_read+0x2e>
             *ptr++ = ch;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	60ba      	str	r2, [r7, #8]
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	701a      	strb	r2, [r3, #0]
 8002ed8:	e001      	b.n	8002ede <_read+0x32>
        }
        else {
            return DataIdx;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	e007      	b.n	8002eee <_read+0x42>
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	dbe8      	blt.n	8002ebe <_read+0x12>
        }
    }
    return len;
 8002eec:	687b      	ldr	r3, [r7, #4]
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002efa:	bf00      	nop
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002f08:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f0a:	4a18      	ldr	r2, [pc, #96]	; (8002f6c <MX_SPI1_Init+0x68>)
 8002f0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f0e:	4b16      	ldr	r3, [pc, #88]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f16:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f1c:	4b12      	ldr	r3, [pc, #72]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f22:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f28:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f36:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f3c:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f42:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f48:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002f4e:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f50:	220a      	movs	r2, #10
 8002f52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f54:	4804      	ldr	r0, [pc, #16]	; (8002f68 <MX_SPI1_Init+0x64>)
 8002f56:	f003 f839 	bl	8005fcc <HAL_SPI_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002f60:	f7ff ffc9 	bl	8002ef6 <Error_Handler>
  }

}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20000880 	.word	0x20000880
 8002f6c:	40013000 	.word	0x40013000

08002f70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	; 0x28
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a28      	ldr	r2, [pc, #160]	; (8003030 <HAL_SPI_MspInit+0xc0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d149      	bne.n	8003026 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	4b27      	ldr	r3, [pc, #156]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	4a26      	ldr	r2, [pc, #152]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002f9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fa2:	4b24      	ldr	r3, [pc, #144]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	4b20      	ldr	r3, [pc, #128]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	4a1f      	ldr	r2, [pc, #124]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fbe:	4b1d      	ldr	r3, [pc, #116]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	4b19      	ldr	r3, [pc, #100]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4a18      	ldr	r2, [pc, #96]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fd4:	f043 0302 	orr.w	r3, r3, #2
 8002fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fda:	4b16      	ldr	r3, [pc, #88]	; (8003034 <HAL_SPI_MspInit+0xc4>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	60bb      	str	r3, [r7, #8]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fe6:	23c0      	movs	r3, #192	; 0xc0
 8002fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fea:	2302      	movs	r3, #2
 8002fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ff6:	2305      	movs	r3, #5
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffa:	f107 0314 	add.w	r3, r7, #20
 8002ffe:	4619      	mov	r1, r3
 8003000:	480d      	ldr	r0, [pc, #52]	; (8003038 <HAL_SPI_MspInit+0xc8>)
 8003002:	f001 fc09 	bl	8004818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003006:	2308      	movs	r3, #8
 8003008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300a:	2302      	movs	r3, #2
 800300c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003012:	2303      	movs	r3, #3
 8003014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003016:	2305      	movs	r3, #5
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800301a:	f107 0314 	add.w	r3, r7, #20
 800301e:	4619      	mov	r1, r3
 8003020:	4806      	ldr	r0, [pc, #24]	; (800303c <HAL_SPI_MspInit+0xcc>)
 8003022:	f001 fbf9 	bl	8004818 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003026:	bf00      	nop
 8003028:	3728      	adds	r7, #40	; 0x28
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40013000 	.word	0x40013000
 8003034:	40023800 	.word	0x40023800
 8003038:	40020000 	.word	0x40020000
 800303c:	40020400 	.word	0x40020400

08003040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	607b      	str	r3, [r7, #4]
 800304a:	4b10      	ldr	r3, [pc, #64]	; (800308c <HAL_MspInit+0x4c>)
 800304c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304e:	4a0f      	ldr	r2, [pc, #60]	; (800308c <HAL_MspInit+0x4c>)
 8003050:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003054:	6453      	str	r3, [r2, #68]	; 0x44
 8003056:	4b0d      	ldr	r3, [pc, #52]	; (800308c <HAL_MspInit+0x4c>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800305e:	607b      	str	r3, [r7, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	4b09      	ldr	r3, [pc, #36]	; (800308c <HAL_MspInit+0x4c>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	4a08      	ldr	r2, [pc, #32]	; (800308c <HAL_MspInit+0x4c>)
 800306c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003070:	6413      	str	r3, [r2, #64]	; 0x40
 8003072:	4b06      	ldr	r3, [pc, #24]	; (800308c <HAL_MspInit+0x4c>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800307a:	603b      	str	r3, [r7, #0]
 800307c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40023800 	.word	0x40023800

08003090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800309e:	b480      	push	{r7}
 80030a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030a2:	e7fe      	b.n	80030a2 <HardFault_Handler+0x4>

080030a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a8:	e7fe      	b.n	80030a8 <MemManage_Handler+0x4>

080030aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030aa:	b480      	push	{r7}
 80030ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ae:	e7fe      	b.n	80030ae <BusFault_Handler+0x4>

080030b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b4:	e7fe      	b.n	80030b4 <UsageFault_Handler+0x4>

080030b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030b6:	b480      	push	{r7}
 80030b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030c8:	bf00      	nop
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030d2:	b480      	push	{r7}
 80030d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030d6:	bf00      	nop
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030e4:	f001 f85a 	bl	800419c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}

080030ec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80030f0:	2080      	movs	r0, #128	; 0x80
 80030f2:	f001 fd77 	bl	8004be4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003100:	4802      	ldr	r0, [pc, #8]	; (800310c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003102:	f003 fa8c 	bl	800661e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20000a58 	.word	0x20000a58

08003110 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003114:	4802      	ldr	r0, [pc, #8]	; (8003120 <TIM2_IRQHandler+0x10>)
 8003116:	f003 fa82 	bl	800661e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000a98 	.word	0x20000a98

08003124 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003128:	4802      	ldr	r0, [pc, #8]	; (8003134 <USART2_IRQHandler+0x10>)
 800312a:	f004 fd0f 	bl	8007b4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000b98 	.word	0x20000b98

08003138 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 800313c:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <EXTI15_10_IRQHandler+0x30>)
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d004      	beq.n	8003152 <EXTI15_10_IRQHandler+0x1a>
		printf("Screen Pressed\r\n");
 8003148:	4808      	ldr	r0, [pc, #32]	; (800316c <EXTI15_10_IRQHandler+0x34>)
 800314a:	f006 f993 	bl	8009474 <puts>
		EXTI->PR & (GPIO_PIN_13); //Clear the flag
 800314e:	4b06      	ldr	r3, [pc, #24]	; (8003168 <EXTI15_10_IRQHandler+0x30>)
 8003150:	695b      	ldr	r3, [r3, #20]

	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003152:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003156:	f001 fd45 	bl	8004be4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800315a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800315e:	f001 fd41 	bl	8004be4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40013c00 	.word	0x40013c00
 800316c:	0800be24 	.word	0x0800be24

08003170 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003174:	4803      	ldr	r0, [pc, #12]	; (8003184 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8003176:	f003 fa52 	bl	800661e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800317a:	4803      	ldr	r0, [pc, #12]	; (8003188 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 800317c:	f003 fa4f 	bl	800661e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8003180:	bf00      	nop
 8003182:	bd80      	pop	{r7, pc}
 8003184:	200008d8 	.word	0x200008d8
 8003188:	20000ad8 	.word	0x20000ad8

0800318c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8003190:	4803      	ldr	r0, [pc, #12]	; (80031a0 <TIM6_DAC_IRQHandler+0x14>)
 8003192:	f001 fa74 	bl	800467e <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8003196:	4803      	ldr	r0, [pc, #12]	; (80031a4 <TIM6_DAC_IRQHandler+0x18>)
 8003198:	f003 fa41 	bl	800661e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800319c:	bf00      	nop
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	200007c4 	.word	0x200007c4
 80031a4:	20000a18 	.word	0x20000a18

080031a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80031ac:	4802      	ldr	r0, [pc, #8]	; (80031b8 <TIM7_IRQHandler+0x10>)
 80031ae:	f003 fa36 	bl	800661e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000b18 	.word	0x20000b18

080031bc <_write>:

return len;
}

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	e009      	b.n	80031e2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	60ba      	str	r2, [r7, #8]
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff fe0a 	bl	8002df0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	3301      	adds	r3, #1
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	dbf1      	blt.n	80031ce <_write+0x12>
	}
	return len;
 80031ea:	687b      	ldr	r3, [r7, #4]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <_close>:

int _close(int file)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
	return -1;
 80031fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003200:	4618      	mov	r0, r3
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800321c:	605a      	str	r2, [r3, #4]
	return 0;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <_isatty>:

int _isatty(int file)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
	return 1;
 8003234:	2301      	movs	r3, #1
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr

08003242 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003242:	b480      	push	{r7}
 8003244:	b085      	sub	sp, #20
 8003246:	af00      	add	r7, sp, #0
 8003248:	60f8      	str	r0, [r7, #12]
 800324a:	60b9      	str	r1, [r7, #8]
 800324c:	607a      	str	r2, [r7, #4]
	return 0;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003264:	4b11      	ldr	r3, [pc, #68]	; (80032ac <_sbrk+0x50>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d102      	bne.n	8003272 <_sbrk+0x16>
		heap_end = &end;
 800326c:	4b0f      	ldr	r3, [pc, #60]	; (80032ac <_sbrk+0x50>)
 800326e:	4a10      	ldr	r2, [pc, #64]	; (80032b0 <_sbrk+0x54>)
 8003270:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003272:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <_sbrk+0x50>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003278:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <_sbrk+0x50>)
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4413      	add	r3, r2
 8003280:	466a      	mov	r2, sp
 8003282:	4293      	cmp	r3, r2
 8003284:	d907      	bls.n	8003296 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003286:	f005 fa8d 	bl	80087a4 <__errno>
 800328a:	4602      	mov	r2, r0
 800328c:	230c      	movs	r3, #12
 800328e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003290:	f04f 33ff 	mov.w	r3, #4294967295
 8003294:	e006      	b.n	80032a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8003296:	4b05      	ldr	r3, [pc, #20]	; (80032ac <_sbrk+0x50>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	4a03      	ldr	r2, [pc, #12]	; (80032ac <_sbrk+0x50>)
 80032a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20000780 	.word	0x20000780
 80032b0:	20000be0 	.word	0x20000be0

080032b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032b8:	4b08      	ldr	r3, [pc, #32]	; (80032dc <SystemInit+0x28>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032be:	4a07      	ldr	r2, [pc, #28]	; (80032dc <SystemInit+0x28>)
 80032c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032c8:	4b04      	ldr	r3, [pc, #16]	; (80032dc <SystemInit+0x28>)
 80032ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032ce:	609a      	str	r2, [r3, #8]
#endif
}
 80032d0:	bf00      	nop
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08a      	sub	sp, #40	; 0x28
 80032e4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032e6:	f107 0318 	add.w	r3, r7, #24
 80032ea:	2200      	movs	r2, #0
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	605a      	str	r2, [r3, #4]
 80032f0:	609a      	str	r2, [r3, #8]
 80032f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f4:	f107 0310 	add.w	r3, r7, #16
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032fe:	463b      	mov	r3, r7
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	60da      	str	r2, [r3, #12]

  htim1.Instance = TIM1;
 800330a:	4b2d      	ldr	r3, [pc, #180]	; (80033c0 <MX_TIM1_Init+0xe0>)
 800330c:	4a2d      	ldr	r2, [pc, #180]	; (80033c4 <MX_TIM1_Init+0xe4>)
 800330e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 8003310:	4b2b      	ldr	r3, [pc, #172]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003312:	2231      	movs	r2, #49	; 0x31
 8003314:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003316:	4b2a      	ldr	r3, [pc, #168]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003318:	2200      	movs	r2, #0
 800331a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800331c:	4b28      	ldr	r3, [pc, #160]	; (80033c0 <MX_TIM1_Init+0xe0>)
 800331e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003322:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003324:	4b26      	ldr	r3, [pc, #152]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003326:	2200      	movs	r2, #0
 8003328:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800332a:	4b25      	ldr	r3, [pc, #148]	; (80033c0 <MX_TIM1_Init+0xe0>)
 800332c:	2200      	movs	r2, #0
 800332e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003330:	4b23      	ldr	r3, [pc, #140]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003332:	2200      	movs	r2, #0
 8003334:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003336:	4822      	ldr	r0, [pc, #136]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003338:	f002 feac 	bl	8006094 <HAL_TIM_Base_Init>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8003342:	f7ff fdd8 	bl	8002ef6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800334a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800334c:	f107 0318 	add.w	r3, r7, #24
 8003350:	4619      	mov	r1, r3
 8003352:	481b      	ldr	r0, [pc, #108]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003354:	f003 fc2e 	bl	8006bb4 <HAL_TIM_ConfigClockSource>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800335e:	f7ff fdca 	bl	8002ef6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003362:	4817      	ldr	r0, [pc, #92]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003364:	f002 ff84 	bl	8006270 <HAL_TIM_IC_Init>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800336e:	f7ff fdc2 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003372:	2300      	movs	r3, #0
 8003374:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800337a:	f107 0310 	add.w	r3, r7, #16
 800337e:	4619      	mov	r1, r3
 8003380:	480f      	ldr	r0, [pc, #60]	; (80033c0 <MX_TIM1_Init+0xe0>)
 8003382:	f004 f975 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 800338c:	f7ff fdb3 	bl	8002ef6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003390:	230a      	movs	r3, #10
 8003392:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003394:	2301      	movs	r3, #1
 8003396:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003398:	2300      	movs	r3, #0
 800339a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 800339c:	2304      	movs	r3, #4
 800339e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80033a0:	463b      	mov	r3, r7
 80033a2:	2204      	movs	r2, #4
 80033a4:	4619      	mov	r1, r3
 80033a6:	4806      	ldr	r0, [pc, #24]	; (80033c0 <MX_TIM1_Init+0xe0>)
 80033a8:	f003 faa2 	bl	80068f0 <HAL_TIM_IC_ConfigChannel>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80033b2:	f7ff fda0 	bl	8002ef6 <Error_Handler>
  }

}
 80033b6:	bf00      	nop
 80033b8:	3728      	adds	r7, #40	; 0x28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000a58 	.word	0x20000a58
 80033c4:	40010000 	.word	0x40010000

080033c8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08e      	sub	sp, #56	; 0x38
 80033cc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033dc:	f107 0320 	add.w	r3, r7, #32
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033e6:	1d3b      	adds	r3, r7, #4
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
 80033f2:	611a      	str	r2, [r3, #16]
 80033f4:	615a      	str	r2, [r3, #20]
 80033f6:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80033f8:	4b2d      	ldr	r3, [pc, #180]	; (80034b0 <MX_TIM2_Init+0xe8>)
 80033fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8003400:	4b2b      	ldr	r3, [pc, #172]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003402:	2201      	movs	r2, #1
 8003404:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003406:	4b2a      	ldr	r3, [pc, #168]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003408:	2200      	movs	r2, #0
 800340a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = MOTOR_PWM_PERIOD;
 800340c:	4b28      	ldr	r3, [pc, #160]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800340e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003412:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003414:	4b26      	ldr	r3, [pc, #152]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003416:	2200      	movs	r2, #0
 8003418:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800341a:	4b25      	ldr	r3, [pc, #148]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800341c:	2200      	movs	r2, #0
 800341e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003420:	4823      	ldr	r0, [pc, #140]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003422:	f002 fe37 	bl	8006094 <HAL_TIM_Base_Init>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800342c:	f7ff fd63 	bl	8002ef6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003430:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003434:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003436:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800343a:	4619      	mov	r1, r3
 800343c:	481c      	ldr	r0, [pc, #112]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800343e:	f003 fbb9 	bl	8006bb4 <HAL_TIM_ConfigClockSource>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003448:	f7ff fd55 	bl	8002ef6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800344c:	4818      	ldr	r0, [pc, #96]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800344e:	f002 fe9b 	bl	8006188 <HAL_TIM_PWM_Init>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003458:	f7ff fd4d 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800345c:	2300      	movs	r3, #0
 800345e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003460:	2300      	movs	r3, #0
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003464:	f107 0320 	add.w	r3, r7, #32
 8003468:	4619      	mov	r1, r3
 800346a:	4811      	ldr	r0, [pc, #68]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800346c:	f004 f900 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003476:	f7ff fd3e 	bl	8002ef6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800347a:	2360      	movs	r3, #96	; 0x60
 800347c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800348a:	1d3b      	adds	r3, r7, #4
 800348c:	2208      	movs	r2, #8
 800348e:	4619      	mov	r1, r3
 8003490:	4807      	ldr	r0, [pc, #28]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003492:	f003 fac9 	bl	8006a28 <HAL_TIM_PWM_ConfigChannel>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800349c:	f7ff fd2b 	bl	8002ef6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80034a0:	4803      	ldr	r0, [pc, #12]	; (80034b0 <MX_TIM2_Init+0xe8>)
 80034a2:	f000 fc79 	bl	8003d98 <HAL_TIM_MspPostInit>

}
 80034a6:	bf00      	nop
 80034a8:	3738      	adds	r7, #56	; 0x38
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000a98 	.word	0x20000a98

080034b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b08c      	sub	sp, #48	; 0x30
 80034b8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80034ba:	f107 030c 	add.w	r3, r7, #12
 80034be:	2224      	movs	r2, #36	; 0x24
 80034c0:	2100      	movs	r1, #0
 80034c2:	4618      	mov	r0, r3
 80034c4:	f005 fa90 	bl	80089e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80034d0:	4b20      	ldr	r3, [pc, #128]	; (8003554 <MX_TIM3_Init+0xa0>)
 80034d2:	4a21      	ldr	r2, [pc, #132]	; (8003558 <MX_TIM3_Init+0xa4>)
 80034d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80034d6:	4b1f      	ldr	r3, [pc, #124]	; (8003554 <MX_TIM3_Init+0xa0>)
 80034d8:	2200      	movs	r2, #0
 80034da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034dc:	4b1d      	ldr	r3, [pc, #116]	; (8003554 <MX_TIM3_Init+0xa0>)
 80034de:	2200      	movs	r2, #0
 80034e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 80034e2:	4b1c      	ldr	r3, [pc, #112]	; (8003554 <MX_TIM3_Init+0xa0>)
 80034e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80034e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ea:	4b1a      	ldr	r3, [pc, #104]	; (8003554 <MX_TIM3_Init+0xa0>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034f0:	4b18      	ldr	r3, [pc, #96]	; (8003554 <MX_TIM3_Init+0xa0>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80034f6:	2303      	movs	r3, #3
 80034f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80034fa:	2300      	movs	r3, #0
 80034fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80034fe:	2301      	movs	r3, #1
 8003500:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003502:	2300      	movs	r3, #0
 8003504:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800350a:	2300      	movs	r3, #0
 800350c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800350e:	2301      	movs	r3, #1
 8003510:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003512:	2300      	movs	r3, #0
 8003514:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800351a:	f107 030c 	add.w	r3, r7, #12
 800351e:	4619      	mov	r1, r3
 8003520:	480c      	ldr	r0, [pc, #48]	; (8003554 <MX_TIM3_Init+0xa0>)
 8003522:	f002 ffb3 	bl	800648c <HAL_TIM_Encoder_Init>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800352c:	f7ff fce3 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003530:	2300      	movs	r3, #0
 8003532:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003534:	2300      	movs	r3, #0
 8003536:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003538:	1d3b      	adds	r3, r7, #4
 800353a:	4619      	mov	r1, r3
 800353c:	4805      	ldr	r0, [pc, #20]	; (8003554 <MX_TIM3_Init+0xa0>)
 800353e:	f004 f897 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003548:	f7ff fcd5 	bl	8002ef6 <Error_Handler>
  }

}
 800354c:	bf00      	nop
 800354e:	3730      	adds	r7, #48	; 0x30
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	20000998 	.word	0x20000998
 8003558:	40000400 	.word	0x40000400

0800355c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08e      	sub	sp, #56	; 0x38
 8003560:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003562:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003566:	2200      	movs	r2, #0
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	605a      	str	r2, [r3, #4]
 800356c:	609a      	str	r2, [r3, #8]
 800356e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003570:	f107 0320 	add.w	r3, r7, #32
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800357a:	1d3b      	adds	r3, r7, #4
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	611a      	str	r2, [r3, #16]
 8003588:	615a      	str	r2, [r3, #20]
 800358a:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 800358c:	4b2c      	ldr	r3, [pc, #176]	; (8003640 <MX_TIM4_Init+0xe4>)
 800358e:	4a2d      	ldr	r2, [pc, #180]	; (8003644 <MX_TIM4_Init+0xe8>)
 8003590:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 8003592:	4b2b      	ldr	r3, [pc, #172]	; (8003640 <MX_TIM4_Init+0xe4>)
 8003594:	2201      	movs	r2, #1
 8003596:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003598:	4b29      	ldr	r3, [pc, #164]	; (8003640 <MX_TIM4_Init+0xe4>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = MOTOR_PWM_PERIOD;
 800359e:	4b28      	ldr	r3, [pc, #160]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80035a4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a6:	4b26      	ldr	r3, [pc, #152]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035ac:	4b24      	ldr	r3, [pc, #144]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80035b2:	4823      	ldr	r0, [pc, #140]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035b4:	f002 fd6e 	bl	8006094 <HAL_TIM_Base_Init>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80035be:	f7ff fc9a 	bl	8002ef6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80035c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035cc:	4619      	mov	r1, r3
 80035ce:	481c      	ldr	r0, [pc, #112]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035d0:	f003 faf0 	bl	8006bb4 <HAL_TIM_ConfigClockSource>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80035da:	f7ff fc8c 	bl	8002ef6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80035de:	4818      	ldr	r0, [pc, #96]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035e0:	f002 fdd2 	bl	8006188 <HAL_TIM_PWM_Init>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80035ea:	f7ff fc84 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035f2:	2300      	movs	r3, #0
 80035f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80035f6:	f107 0320 	add.w	r3, r7, #32
 80035fa:	4619      	mov	r1, r3
 80035fc:	4810      	ldr	r0, [pc, #64]	; (8003640 <MX_TIM4_Init+0xe4>)
 80035fe:	f004 f837 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8003608:	f7ff fc75 	bl	8002ef6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800360c:	2360      	movs	r3, #96	; 0x60
 800360e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003614:	2300      	movs	r3, #0
 8003616:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003618:	2300      	movs	r3, #0
 800361a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800361c:	1d3b      	adds	r3, r7, #4
 800361e:	2200      	movs	r2, #0
 8003620:	4619      	mov	r1, r3
 8003622:	4807      	ldr	r0, [pc, #28]	; (8003640 <MX_TIM4_Init+0xe4>)
 8003624:	f003 fa00 	bl	8006a28 <HAL_TIM_PWM_ConfigChannel>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800362e:	f7ff fc62 	bl	8002ef6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8003632:	4803      	ldr	r0, [pc, #12]	; (8003640 <MX_TIM4_Init+0xe4>)
 8003634:	f000 fbb0 	bl	8003d98 <HAL_TIM_MspPostInit>

}
 8003638:	bf00      	nop
 800363a:	3738      	adds	r7, #56	; 0x38
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	20000918 	.word	0x20000918
 8003644:	40000800 	.word	0x40000800

08003648 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b08c      	sub	sp, #48	; 0x30
 800364c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800364e:	f107 030c 	add.w	r3, r7, #12
 8003652:	2224      	movs	r2, #36	; 0x24
 8003654:	2100      	movs	r1, #0
 8003656:	4618      	mov	r0, r3
 8003658:	f005 f9c6 	bl	80089e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800365c:	1d3b      	adds	r3, r7, #4
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8003664:	4b20      	ldr	r3, [pc, #128]	; (80036e8 <MX_TIM5_Init+0xa0>)
 8003666:	4a21      	ldr	r2, [pc, #132]	; (80036ec <MX_TIM5_Init+0xa4>)
 8003668:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800366a:	4b1f      	ldr	r3, [pc, #124]	; (80036e8 <MX_TIM5_Init+0xa0>)
 800366c:	2200      	movs	r2, #0
 800366e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <MX_TIM5_Init+0xa0>)
 8003672:	2200      	movs	r2, #0
 8003674:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 8003676:	4b1c      	ldr	r3, [pc, #112]	; (80036e8 <MX_TIM5_Init+0xa0>)
 8003678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800367c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800367e:	4b1a      	ldr	r3, [pc, #104]	; (80036e8 <MX_TIM5_Init+0xa0>)
 8003680:	2200      	movs	r2, #0
 8003682:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003684:	4b18      	ldr	r3, [pc, #96]	; (80036e8 <MX_TIM5_Init+0xa0>)
 8003686:	2200      	movs	r2, #0
 8003688:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800368a:	2303      	movs	r3, #3
 800368c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003692:	2301      	movs	r3, #1
 8003694:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800369e:	2300      	movs	r3, #0
 80036a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80036a2:	2301      	movs	r3, #1
 80036a4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80036a6:	2300      	movs	r3, #0
 80036a8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80036ae:	f107 030c 	add.w	r3, r7, #12
 80036b2:	4619      	mov	r1, r3
 80036b4:	480c      	ldr	r0, [pc, #48]	; (80036e8 <MX_TIM5_Init+0xa0>)
 80036b6:	f002 fee9 	bl	800648c <HAL_TIM_Encoder_Init>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80036c0:	f7ff fc19 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036c4:	2300      	movs	r3, #0
 80036c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036c8:	2300      	movs	r3, #0
 80036ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80036cc:	1d3b      	adds	r3, r7, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4805      	ldr	r0, [pc, #20]	; (80036e8 <MX_TIM5_Init+0xa0>)
 80036d2:	f003 ffcd 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80036dc:	f7ff fc0b 	bl	8002ef6 <Error_Handler>
  }

}
 80036e0:	bf00      	nop
 80036e2:	3730      	adds	r7, #48	; 0x30
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20000958 	.word	0x20000958
 80036ec:	40000c00 	.word	0x40000c00

080036f0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f6:	463b      	mov	r3, r7
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 80036fe:	4b15      	ldr	r3, [pc, #84]	; (8003754 <MX_TIM6_Init+0x64>)
 8003700:	4a15      	ldr	r2, [pc, #84]	; (8003758 <MX_TIM6_Init+0x68>)
 8003702:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800-1;
 8003704:	4b13      	ldr	r3, [pc, #76]	; (8003754 <MX_TIM6_Init+0x64>)
 8003706:	f240 321f 	movw	r2, #799	; 0x31f
 800370a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800370c:	4b11      	ldr	r3, [pc, #68]	; (8003754 <MX_TIM6_Init+0x64>)
 800370e:	2200      	movs	r2, #0
 8003710:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6241;
 8003712:	4b10      	ldr	r3, [pc, #64]	; (8003754 <MX_TIM6_Init+0x64>)
 8003714:	f641 0261 	movw	r2, #6241	; 0x1861
 8003718:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800371a:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <MX_TIM6_Init+0x64>)
 800371c:	2200      	movs	r2, #0
 800371e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003720:	480c      	ldr	r0, [pc, #48]	; (8003754 <MX_TIM6_Init+0x64>)
 8003722:	f002 fcb7 	bl	8006094 <HAL_TIM_Base_Init>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800372c:	f7ff fbe3 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003730:	2300      	movs	r3, #0
 8003732:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003734:	2300      	movs	r3, #0
 8003736:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003738:	463b      	mov	r3, r7
 800373a:	4619      	mov	r1, r3
 800373c:	4805      	ldr	r0, [pc, #20]	; (8003754 <MX_TIM6_Init+0x64>)
 800373e:	f003 ff97 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003748:	f7ff fbd5 	bl	8002ef6 <Error_Handler>
  }

}
 800374c:	bf00      	nop
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	20000a18 	.word	0x20000a18
 8003758:	40001000 	.word	0x40001000

0800375c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003762:	463b      	mov	r3, r7
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 800376a:	4b15      	ldr	r3, [pc, #84]	; (80037c0 <MX_TIM7_Init+0x64>)
 800376c:	4a15      	ldr	r2, [pc, #84]	; (80037c4 <MX_TIM7_Init+0x68>)
 800376e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 51-1;
 8003770:	4b13      	ldr	r3, [pc, #76]	; (80037c0 <MX_TIM7_Init+0x64>)
 8003772:	2232      	movs	r2, #50	; 0x32
 8003774:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003776:	4b12      	ldr	r3, [pc, #72]	; (80037c0 <MX_TIM7_Init+0x64>)
 8003778:	2200      	movs	r2, #0
 800377a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 800377c:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <MX_TIM7_Init+0x64>)
 800377e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003782:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003784:	4b0e      	ldr	r3, [pc, #56]	; (80037c0 <MX_TIM7_Init+0x64>)
 8003786:	2200      	movs	r2, #0
 8003788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800378a:	480d      	ldr	r0, [pc, #52]	; (80037c0 <MX_TIM7_Init+0x64>)
 800378c:	f002 fc82 	bl	8006094 <HAL_TIM_Base_Init>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8003796:	f7ff fbae 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800379a:	2300      	movs	r3, #0
 800379c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800379e:	2300      	movs	r3, #0
 80037a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80037a2:	463b      	mov	r3, r7
 80037a4:	4619      	mov	r1, r3
 80037a6:	4806      	ldr	r0, [pc, #24]	; (80037c0 <MX_TIM7_Init+0x64>)
 80037a8:	f003 ff62 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80037b2:	f7ff fba0 	bl	8002ef6 <Error_Handler>
  }

}
 80037b6:	bf00      	nop
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	20000b18 	.word	0x20000b18
 80037c4:	40001400 	.word	0x40001400

080037c8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b092      	sub	sp, #72	; 0x48
 80037cc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	605a      	str	r2, [r3, #4]
 80037e2:	609a      	str	r2, [r3, #8]
 80037e4:	60da      	str	r2, [r3, #12]
 80037e6:	611a      	str	r2, [r3, #16]
 80037e8:	615a      	str	r2, [r3, #20]
 80037ea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80037ec:	1d3b      	adds	r3, r7, #4
 80037ee:	2220      	movs	r2, #32
 80037f0:	2100      	movs	r1, #0
 80037f2:	4618      	mov	r0, r3
 80037f4:	f005 f8f8 	bl	80089e8 <memset>

  htim8.Instance = TIM8;
 80037f8:	4b33      	ldr	r3, [pc, #204]	; (80038c8 <MX_TIM8_Init+0x100>)
 80037fa:	4a34      	ldr	r2, [pc, #208]	; (80038cc <MX_TIM8_Init+0x104>)
 80037fc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80037fe:	4b32      	ldr	r3, [pc, #200]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003800:	2200      	movs	r2, #0
 8003802:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003804:	4b30      	ldr	r3, [pc, #192]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800380a:	4b2f      	ldr	r3, [pc, #188]	; (80038c8 <MX_TIM8_Init+0x100>)
 800380c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003810:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003812:	4b2d      	ldr	r3, [pc, #180]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003814:	2200      	movs	r2, #0
 8003816:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003818:	4b2b      	ldr	r3, [pc, #172]	; (80038c8 <MX_TIM8_Init+0x100>)
 800381a:	2200      	movs	r2, #0
 800381c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800381e:	4b2a      	ldr	r3, [pc, #168]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003820:	2200      	movs	r2, #0
 8003822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8003824:	4828      	ldr	r0, [pc, #160]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003826:	f002 fc84 	bl	8006132 <HAL_TIM_OC_Init>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8003830:	f7ff fb61 	bl	8002ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003834:	2300      	movs	r3, #0
 8003836:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003838:	2300      	movs	r3, #0
 800383a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800383c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003840:	4619      	mov	r1, r3
 8003842:	4821      	ldr	r0, [pc, #132]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003844:	f003 ff14 	bl	8007670 <HAL_TIMEx_MasterConfigSynchronization>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800384e:	f7ff fb52 	bl	8002ef6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003852:	2300      	movs	r3, #0
 8003854:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003856:	2300      	movs	r3, #0
 8003858:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800385a:	2300      	movs	r3, #0
 800385c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800385e:	2300      	movs	r3, #0
 8003860:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003862:	2300      	movs	r3, #0
 8003864:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003866:	2300      	movs	r3, #0
 8003868:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800386a:	2300      	movs	r3, #0
 800386c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800386e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003872:	2208      	movs	r2, #8
 8003874:	4619      	mov	r1, r3
 8003876:	4814      	ldr	r0, [pc, #80]	; (80038c8 <MX_TIM8_Init+0x100>)
 8003878:	f002 ffda 	bl	8006830 <HAL_TIM_OC_ConfigChannel>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8003882:	f7ff fb38 	bl	8002ef6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003886:	2300      	movs	r3, #0
 8003888:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800388a:	2300      	movs	r3, #0
 800388c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800388e:	2300      	movs	r3, #0
 8003890:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003892:	2300      	movs	r3, #0
 8003894:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800389a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800389e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80038a0:	2300      	movs	r3, #0
 80038a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80038a4:	1d3b      	adds	r3, r7, #4
 80038a6:	4619      	mov	r1, r3
 80038a8:	4807      	ldr	r0, [pc, #28]	; (80038c8 <MX_TIM8_Init+0x100>)
 80038aa:	f003 ff5d 	bl	8007768 <HAL_TIMEx_ConfigBreakDeadTime>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 80038b4:	f7ff fb1f 	bl	8002ef6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 80038b8:	4803      	ldr	r0, [pc, #12]	; (80038c8 <MX_TIM8_Init+0x100>)
 80038ba:	f000 fa6d 	bl	8003d98 <HAL_TIM_MspPostInit>

}
 80038be:	bf00      	nop
 80038c0:	3748      	adds	r7, #72	; 0x48
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	200008d8 	.word	0x200008d8
 80038cc:	40010400 	.word	0x40010400

080038d0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	609a      	str	r2, [r3, #8]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	611a      	str	r2, [r3, #16]
 80038e4:	615a      	str	r2, [r3, #20]
 80038e6:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 80038e8:	4b1e      	ldr	r3, [pc, #120]	; (8003964 <MX_TIM11_Init+0x94>)
 80038ea:	4a1f      	ldr	r2, [pc, #124]	; (8003968 <MX_TIM11_Init+0x98>)
 80038ec:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80038ee:	4b1d      	ldr	r3, [pc, #116]	; (8003964 <MX_TIM11_Init+0x94>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f4:	4b1b      	ldr	r3, [pc, #108]	; (8003964 <MX_TIM11_Init+0x94>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80038fa:	4b1a      	ldr	r3, [pc, #104]	; (8003964 <MX_TIM11_Init+0x94>)
 80038fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003900:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003902:	4b18      	ldr	r3, [pc, #96]	; (8003964 <MX_TIM11_Init+0x94>)
 8003904:	2200      	movs	r2, #0
 8003906:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003908:	4b16      	ldr	r3, [pc, #88]	; (8003964 <MX_TIM11_Init+0x94>)
 800390a:	2200      	movs	r2, #0
 800390c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800390e:	4815      	ldr	r0, [pc, #84]	; (8003964 <MX_TIM11_Init+0x94>)
 8003910:	f002 fbc0 	bl	8006094 <HAL_TIM_Base_Init>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800391a:	f7ff faec 	bl	8002ef6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800391e:	4811      	ldr	r0, [pc, #68]	; (8003964 <MX_TIM11_Init+0x94>)
 8003920:	f002 fc32 	bl	8006188 <HAL_TIM_PWM_Init>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800392a:	f7ff fae4 	bl	8002ef6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800392e:	2360      	movs	r3, #96	; 0x60
 8003930:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003932:	2300      	movs	r3, #0
 8003934:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800393e:	1d3b      	adds	r3, r7, #4
 8003940:	2200      	movs	r2, #0
 8003942:	4619      	mov	r1, r3
 8003944:	4807      	ldr	r0, [pc, #28]	; (8003964 <MX_TIM11_Init+0x94>)
 8003946:	f003 f86f 	bl	8006a28 <HAL_TIM_PWM_ConfigChannel>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8003950:	f7ff fad1 	bl	8002ef6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 8003954:	4803      	ldr	r0, [pc, #12]	; (8003964 <MX_TIM11_Init+0x94>)
 8003956:	f000 fa1f 	bl	8003d98 <HAL_TIM_MspPostInit>

}
 800395a:	bf00      	nop
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	200009d8 	.word	0x200009d8
 8003968:	40014800 	.word	0x40014800

0800396c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003972:	f107 0310 	add.w	r3, r7, #16
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	605a      	str	r2, [r3, #4]
 800397c:	609a      	str	r2, [r3, #8]
 800397e:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003980:	463b      	mov	r3, r7
 8003982:	2200      	movs	r2, #0
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	605a      	str	r2, [r3, #4]
 8003988:	609a      	str	r2, [r3, #8]
 800398a:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 800398c:	4b23      	ldr	r3, [pc, #140]	; (8003a1c <MX_TIM12_Init+0xb0>)
 800398e:	4a24      	ldr	r2, [pc, #144]	; (8003a20 <MX_TIM12_Init+0xb4>)
 8003990:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 50-1;
 8003992:	4b22      	ldr	r3, [pc, #136]	; (8003a1c <MX_TIM12_Init+0xb0>)
 8003994:	2231      	movs	r2, #49	; 0x31
 8003996:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003998:	4b20      	ldr	r3, [pc, #128]	; (8003a1c <MX_TIM12_Init+0xb0>)
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800399e:	4b1f      	ldr	r3, [pc, #124]	; (8003a1c <MX_TIM12_Init+0xb0>)
 80039a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039a4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039a6:	4b1d      	ldr	r3, [pc, #116]	; (8003a1c <MX_TIM12_Init+0xb0>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ac:	4b1b      	ldr	r3, [pc, #108]	; (8003a1c <MX_TIM12_Init+0xb0>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80039b2:	481a      	ldr	r0, [pc, #104]	; (8003a1c <MX_TIM12_Init+0xb0>)
 80039b4:	f002 fb6e 	bl	8006094 <HAL_TIM_Base_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 80039be:	f7ff fa9a 	bl	8002ef6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80039c8:	f107 0310 	add.w	r3, r7, #16
 80039cc:	4619      	mov	r1, r3
 80039ce:	4813      	ldr	r0, [pc, #76]	; (8003a1c <MX_TIM12_Init+0xb0>)
 80039d0:	f003 f8f0 	bl	8006bb4 <HAL_TIM_ConfigClockSource>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 80039da:	f7ff fa8c 	bl	8002ef6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 80039de:	480f      	ldr	r0, [pc, #60]	; (8003a1c <MX_TIM12_Init+0xb0>)
 80039e0:	f002 fc46 	bl	8006270 <HAL_TIM_IC_Init>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 80039ea:	f7ff fa84 	bl	8002ef6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80039ee:	230a      	movs	r3, #10
 80039f0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80039f2:	2301      	movs	r3, #1
 80039f4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80039f6:	2300      	movs	r3, #0
 80039f8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 80039fa:	2304      	movs	r3, #4
 80039fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80039fe:	463b      	mov	r3, r7
 8003a00:	2204      	movs	r2, #4
 8003a02:	4619      	mov	r1, r3
 8003a04:	4805      	ldr	r0, [pc, #20]	; (8003a1c <MX_TIM12_Init+0xb0>)
 8003a06:	f002 ff73 	bl	80068f0 <HAL_TIM_IC_ConfigChannel>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8003a10:	f7ff fa71 	bl	8002ef6 <Error_Handler>
  }

}
 8003a14:	bf00      	nop
 8003a16:	3720      	adds	r7, #32
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	20000ad8 	.word	0x20000ad8
 8003a20:	40001800 	.word	0x40001800

08003a24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b090      	sub	sp, #64	; 0x40
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]
 8003a34:	605a      	str	r2, [r3, #4]
 8003a36:	609a      	str	r2, [r3, #8]
 8003a38:	60da      	str	r2, [r3, #12]
 8003a3a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a79      	ldr	r2, [pc, #484]	; (8003c28 <HAL_TIM_Base_MspInit+0x204>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d135      	bne.n	8003ab2 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a46:	2300      	movs	r3, #0
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a4a:	4b78      	ldr	r3, [pc, #480]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a4e:	4a77      	ldr	r2, [pc, #476]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	6453      	str	r3, [r2, #68]	; 0x44
 8003a56:	4b75      	ldr	r3, [pc, #468]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a60:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	627b      	str	r3, [r7, #36]	; 0x24
 8003a66:	4b71      	ldr	r3, [pc, #452]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6a:	4a70      	ldr	r2, [pc, #448]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003a6c:	f043 0301 	orr.w	r3, r3, #1
 8003a70:	6313      	str	r3, [r2, #48]	; 0x30
 8003a72:	4b6e      	ldr	r3, [pc, #440]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ECHOR_Pin;
 8003a7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a82:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a84:	2302      	movs	r3, #2
 8003a86:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003a90:	2301      	movs	r3, #1
 8003a92:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ECHOR_GPIO_Port, &GPIO_InitStruct);
 8003a94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a98:	4619      	mov	r1, r3
 8003a9a:	4865      	ldr	r0, [pc, #404]	; (8003c30 <HAL_TIM_Base_MspInit+0x20c>)
 8003a9c:	f000 febc 	bl	8004818 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	2018      	movs	r0, #24
 8003aa6:	f000 fd92 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003aaa:	2018      	movs	r0, #24
 8003aac:	f000 fdab 	bl	8004606 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003ab0:	e0b5      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM2)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aba:	d116      	bne.n	8003aea <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003abc:	2300      	movs	r3, #0
 8003abe:	623b      	str	r3, [r7, #32]
 8003ac0:	4b5a      	ldr	r3, [pc, #360]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	4a59      	ldr	r2, [pc, #356]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	6413      	str	r3, [r2, #64]	; 0x40
 8003acc:	4b57      	ldr	r3, [pc, #348]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	623b      	str	r3, [r7, #32]
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2100      	movs	r1, #0
 8003adc:	201c      	movs	r0, #28
 8003ade:	f000 fd76 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ae2:	201c      	movs	r0, #28
 8003ae4:	f000 fd8f 	bl	8004606 <HAL_NVIC_EnableIRQ>
}
 8003ae8:	e099      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM4)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a51      	ldr	r2, [pc, #324]	; (8003c34 <HAL_TIM_Base_MspInit+0x210>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d10e      	bne.n	8003b12 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003af4:	2300      	movs	r3, #0
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	4b4c      	ldr	r3, [pc, #304]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	4a4b      	ldr	r2, [pc, #300]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003afe:	f043 0304 	orr.w	r3, r3, #4
 8003b02:	6413      	str	r3, [r2, #64]	; 0x40
 8003b04:	4b49      	ldr	r3, [pc, #292]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	61fb      	str	r3, [r7, #28]
 8003b0e:	69fb      	ldr	r3, [r7, #28]
}
 8003b10:	e085      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM6)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a48      	ldr	r2, [pc, #288]	; (8003c38 <HAL_TIM_Base_MspInit+0x214>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d116      	bne.n	8003b4a <HAL_TIM_Base_MspInit+0x126>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61bb      	str	r3, [r7, #24]
 8003b20:	4b42      	ldr	r3, [pc, #264]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	4a41      	ldr	r2, [pc, #260]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b26:	f043 0310 	orr.w	r3, r3, #16
 8003b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8003b2c:	4b3f      	ldr	r3, [pc, #252]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	f003 0310 	and.w	r3, r3, #16
 8003b34:	61bb      	str	r3, [r7, #24]
 8003b36:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	2036      	movs	r0, #54	; 0x36
 8003b3e:	f000 fd46 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b42:	2036      	movs	r0, #54	; 0x36
 8003b44:	f000 fd5f 	bl	8004606 <HAL_NVIC_EnableIRQ>
}
 8003b48:	e069      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM7)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a3b      	ldr	r2, [pc, #236]	; (8003c3c <HAL_TIM_Base_MspInit+0x218>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d116      	bne.n	8003b82 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	4b34      	ldr	r3, [pc, #208]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5c:	4a33      	ldr	r2, [pc, #204]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b5e:	f043 0320 	orr.w	r3, r3, #32
 8003b62:	6413      	str	r3, [r2, #64]	; 0x40
 8003b64:	4b31      	ldr	r3, [pc, #196]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b68:	f003 0320 	and.w	r3, r3, #32
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003b70:	2200      	movs	r2, #0
 8003b72:	2100      	movs	r1, #0
 8003b74:	2037      	movs	r0, #55	; 0x37
 8003b76:	f000 fd2a 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003b7a:	2037      	movs	r0, #55	; 0x37
 8003b7c:	f000 fd43 	bl	8004606 <HAL_NVIC_EnableIRQ>
}
 8003b80:	e04d      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM11)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a2e      	ldr	r2, [pc, #184]	; (8003c40 <HAL_TIM_Base_MspInit+0x21c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d10e      	bne.n	8003baa <HAL_TIM_Base_MspInit+0x186>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	613b      	str	r3, [r7, #16]
 8003b90:	4b26      	ldr	r3, [pc, #152]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	4a25      	ldr	r2, [pc, #148]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b9a:	6453      	str	r3, [r2, #68]	; 0x44
 8003b9c:	4b23      	ldr	r3, [pc, #140]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	693b      	ldr	r3, [r7, #16]
}
 8003ba8:	e039      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM12)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a25      	ldr	r2, [pc, #148]	; (8003c44 <HAL_TIM_Base_MspInit+0x220>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d134      	bne.n	8003c1e <HAL_TIM_Base_MspInit+0x1fa>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbc:	4a1b      	ldr	r2, [pc, #108]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bc2:	6413      	str	r3, [r2, #64]	; 0x40
 8003bc4:	4b19      	ldr	r3, [pc, #100]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bcc:	60fb      	str	r3, [r7, #12]
 8003bce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60bb      	str	r3, [r7, #8]
 8003bd4:	4b15      	ldr	r3, [pc, #84]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	4a14      	ldr	r2, [pc, #80]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003bda:	f043 0302 	orr.w	r3, r3, #2
 8003bde:	6313      	str	r3, [r2, #48]	; 0x30
 8003be0:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <HAL_TIM_Base_MspInit+0x208>)
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ECHOL_Pin;
 8003bec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003bfe:	2309      	movs	r3, #9
 8003c00:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ECHOL_GPIO_Port, &GPIO_InitStruct);
 8003c02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c06:	4619      	mov	r1, r3
 8003c08:	480f      	ldr	r0, [pc, #60]	; (8003c48 <HAL_TIM_Base_MspInit+0x224>)
 8003c0a:	f000 fe05 	bl	8004818 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2100      	movs	r1, #0
 8003c12:	202b      	movs	r0, #43	; 0x2b
 8003c14:	f000 fcdb 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003c18:	202b      	movs	r0, #43	; 0x2b
 8003c1a:	f000 fcf4 	bl	8004606 <HAL_NVIC_EnableIRQ>
}
 8003c1e:	bf00      	nop
 8003c20:	3740      	adds	r7, #64	; 0x40
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40010000 	.word	0x40010000
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	40020000 	.word	0x40020000
 8003c34:	40000800 	.word	0x40000800
 8003c38:	40001000 	.word	0x40001000
 8003c3c:	40001400 	.word	0x40001400
 8003c40:	40014800 	.word	0x40014800
 8003c44:	40001800 	.word	0x40001800
 8003c48:	40020400 	.word	0x40020400

08003c4c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08c      	sub	sp, #48	; 0x30
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c54:	f107 031c 	add.w	r3, r7, #28
 8003c58:	2200      	movs	r2, #0
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	605a      	str	r2, [r3, #4]
 8003c5e:	609a      	str	r2, [r3, #8]
 8003c60:	60da      	str	r2, [r3, #12]
 8003c62:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a32      	ldr	r2, [pc, #200]	; (8003d34 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d12c      	bne.n	8003cc8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	61bb      	str	r3, [r7, #24]
 8003c72:	4b31      	ldr	r3, [pc, #196]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	4a30      	ldr	r2, [pc, #192]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c78:	f043 0302 	orr.w	r3, r3, #2
 8003c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c7e:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	61bb      	str	r3, [r7, #24]
 8003c88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	4b2a      	ldr	r3, [pc, #168]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c92:	4a29      	ldr	r2, [pc, #164]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c94:	f043 0302 	orr.w	r3, r3, #2
 8003c98:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9a:	4b27      	ldr	r3, [pc, #156]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCR_CHA_Pin|ENCR_CHB_Pin;
 8003ca6:	2330      	movs	r3, #48	; 0x30
 8003ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003caa:	2302      	movs	r3, #2
 8003cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cba:	f107 031c 	add.w	r3, r7, #28
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	481e      	ldr	r0, [pc, #120]	; (8003d3c <HAL_TIM_Encoder_MspInit+0xf0>)
 8003cc2:	f000 fda9 	bl	8004818 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003cc6:	e030      	b.n	8003d2a <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM5)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1c      	ldr	r2, [pc, #112]	; (8003d40 <HAL_TIM_Encoder_MspInit+0xf4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d12b      	bne.n	8003d2a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	613b      	str	r3, [r7, #16]
 8003cd6:	4b18      	ldr	r3, [pc, #96]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	4a17      	ldr	r2, [pc, #92]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cdc:	f043 0308 	orr.w	r3, r3, #8
 8003ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ce2:	4b15      	ldr	r3, [pc, #84]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	4b11      	ldr	r3, [pc, #68]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	4a10      	ldr	r2, [pc, #64]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfe:	4b0e      	ldr	r3, [pc, #56]	; (8003d38 <HAL_TIM_Encoder_MspInit+0xec>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCL_CHA_Pin|ENCL_CHB_Pin;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d16:	2300      	movs	r3, #0
 8003d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d1e:	f107 031c 	add.w	r3, r7, #28
 8003d22:	4619      	mov	r1, r3
 8003d24:	4807      	ldr	r0, [pc, #28]	; (8003d44 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003d26:	f000 fd77 	bl	8004818 <HAL_GPIO_Init>
}
 8003d2a:	bf00      	nop
 8003d2c:	3730      	adds	r7, #48	; 0x30
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40000400 	.word	0x40000400
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40020400 	.word	0x40020400
 8003d40:	40000c00 	.word	0x40000c00
 8003d44:	40020000 	.word	0x40020000

08003d48 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM8)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a0e      	ldr	r2, [pc, #56]	; (8003d90 <HAL_TIM_OC_MspInit+0x48>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d115      	bne.n	8003d86 <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	4b0d      	ldr	r3, [pc, #52]	; (8003d94 <HAL_TIM_OC_MspInit+0x4c>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	4a0c      	ldr	r2, [pc, #48]	; (8003d94 <HAL_TIM_OC_MspInit+0x4c>)
 8003d64:	f043 0302 	orr.w	r3, r3, #2
 8003d68:	6453      	str	r3, [r2, #68]	; 0x44
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	; (8003d94 <HAL_TIM_OC_MspInit+0x4c>)
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	60fb      	str	r3, [r7, #12]
 8003d74:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8003d76:	2200      	movs	r2, #0
 8003d78:	2100      	movs	r1, #0
 8003d7a:	202b      	movs	r0, #43	; 0x2b
 8003d7c:	f000 fc27 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003d80:	202b      	movs	r0, #43	; 0x2b
 8003d82:	f000 fc40 	bl	8004606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003d86:	bf00      	nop
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	40010400 	.word	0x40010400
 8003d94:	40023800 	.word	0x40023800

08003d98 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b08c      	sub	sp, #48	; 0x30
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003da0:	f107 031c 	add.w	r3, r7, #28
 8003da4:	2200      	movs	r2, #0
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	605a      	str	r2, [r3, #4]
 8003daa:	609a      	str	r2, [r3, #8]
 8003dac:	60da      	str	r2, [r3, #12]
 8003dae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003db8:	d11f      	bne.n	8003dfa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	4b47      	ldr	r3, [pc, #284]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	4a46      	ldr	r2, [pc, #280]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003dc4:	f043 0302 	orr.w	r3, r3, #2
 8003dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dca:	4b44      	ldr	r3, [pc, #272]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	61bb      	str	r3, [r7, #24]
 8003dd4:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = ROMI_PWMR_Pin;
 8003dd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de4:	2300      	movs	r3, #0
 8003de6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003de8:	2301      	movs	r3, #1
 8003dea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWMR_GPIO_Port, &GPIO_InitStruct);
 8003dec:	f107 031c 	add.w	r3, r7, #28
 8003df0:	4619      	mov	r1, r3
 8003df2:	483b      	ldr	r0, [pc, #236]	; (8003ee0 <HAL_TIM_MspPostInit+0x148>)
 8003df4:	f000 fd10 	bl	8004818 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003df8:	e06b      	b.n	8003ed2 <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM4)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a39      	ldr	r2, [pc, #228]	; (8003ee4 <HAL_TIM_MspPostInit+0x14c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d11e      	bne.n	8003e42 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	4b34      	ldr	r3, [pc, #208]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0c:	4a33      	ldr	r2, [pc, #204]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e0e:	f043 0302 	orr.w	r3, r3, #2
 8003e12:	6313      	str	r3, [r2, #48]	; 0x30
 8003e14:	4b31      	ldr	r3, [pc, #196]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	617b      	str	r3, [r7, #20]
 8003e1e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ROMI_PWML_Pin;
 8003e20:	2340      	movs	r3, #64	; 0x40
 8003e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e24:	2302      	movs	r3, #2
 8003e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003e30:	2302      	movs	r3, #2
 8003e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWML_GPIO_Port, &GPIO_InitStruct);
 8003e34:	f107 031c 	add.w	r3, r7, #28
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4829      	ldr	r0, [pc, #164]	; (8003ee0 <HAL_TIM_MspPostInit+0x148>)
 8003e3c:	f000 fcec 	bl	8004818 <HAL_GPIO_Init>
}
 8003e40:	e047      	b.n	8003ed2 <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM8)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a28      	ldr	r2, [pc, #160]	; (8003ee8 <HAL_TIM_MspPostInit+0x150>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d11e      	bne.n	8003e8a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	613b      	str	r3, [r7, #16]
 8003e50:	4b22      	ldr	r3, [pc, #136]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e54:	4a21      	ldr	r2, [pc, #132]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e56:	f043 0302 	orr.w	r3, r3, #2
 8003e5a:	6313      	str	r3, [r2, #48]	; 0x30
 8003e5c:	4b1f      	ldr	r3, [pc, #124]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	613b      	str	r3, [r7, #16]
 8003e66:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO1_PWM_Pin;
 8003e68:	2302      	movs	r3, #2
 8003e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e70:	2300      	movs	r3, #0
 8003e72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e74:	2300      	movs	r3, #0
 8003e76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003e7c:	f107 031c 	add.w	r3, r7, #28
 8003e80:	4619      	mov	r1, r3
 8003e82:	4817      	ldr	r0, [pc, #92]	; (8003ee0 <HAL_TIM_MspPostInit+0x148>)
 8003e84:	f000 fcc8 	bl	8004818 <HAL_GPIO_Init>
}
 8003e88:	e023      	b.n	8003ed2 <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM11)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a17      	ldr	r2, [pc, #92]	; (8003eec <HAL_TIM_MspPostInit+0x154>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d11e      	bne.n	8003ed2 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	4b10      	ldr	r3, [pc, #64]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9c:	4a0f      	ldr	r2, [pc, #60]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003e9e:	f043 0302 	orr.w	r3, r3, #2
 8003ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8003ea4:	4b0d      	ldr	r3, [pc, #52]	; (8003edc <HAL_TIM_MspPostInit+0x144>)
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO2_PWM_Pin;
 8003eb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO2_PWM_GPIO_Port, &GPIO_InitStruct);
 8003ec6:	f107 031c 	add.w	r3, r7, #28
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4804      	ldr	r0, [pc, #16]	; (8003ee0 <HAL_TIM_MspPostInit+0x148>)
 8003ece:	f000 fca3 	bl	8004818 <HAL_GPIO_Init>
}
 8003ed2:	bf00      	nop
 8003ed4:	3730      	adds	r7, #48	; 0x30
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	40020400 	.word	0x40020400
 8003ee4:	40000800 	.word	0x40000800
 8003ee8:	40010400 	.word	0x40010400
 8003eec:	40014800 	.word	0x40014800

08003ef0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8003ef4:	4b11      	ldr	r3, [pc, #68]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003ef6:	4a12      	ldr	r2, [pc, #72]	; (8003f40 <MX_USART2_UART_Init+0x50>)
 8003ef8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003efa:	4b10      	ldr	r3, [pc, #64]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003efc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f02:	4b0e      	ldr	r3, [pc, #56]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f08:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003f0e:	4b0b      	ldr	r3, [pc, #44]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003f14:	4b09      	ldr	r3, [pc, #36]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f16:	220c      	movs	r2, #12
 8003f18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f1a:	4b08      	ldr	r3, [pc, #32]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f20:	4b06      	ldr	r3, [pc, #24]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003f26:	4805      	ldr	r0, [pc, #20]	; (8003f3c <MX_USART2_UART_Init+0x4c>)
 8003f28:	f003 fc84 	bl	8007834 <HAL_UART_Init>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003f32:	f7fe ffe0 	bl	8002ef6 <Error_Handler>
  }

}
 8003f36:	bf00      	nop
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000b98 	.word	0x20000b98
 8003f40:	40004400 	.word	0x40004400

08003f44 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003f48:	4b11      	ldr	r3, [pc, #68]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f4a:	4a12      	ldr	r2, [pc, #72]	; (8003f94 <MX_USART3_UART_Init+0x50>)
 8003f4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003f4e:	4b10      	ldr	r3, [pc, #64]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003f56:	4b0e      	ldr	r3, [pc, #56]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003f5c:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003f62:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003f68:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f6a:	220c      	movs	r2, #12
 8003f6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f6e:	4b08      	ldr	r3, [pc, #32]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f74:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003f7a:	4805      	ldr	r0, [pc, #20]	; (8003f90 <MX_USART3_UART_Init+0x4c>)
 8003f7c:	f003 fc5a 	bl	8007834 <HAL_UART_Init>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003f86:	f7fe ffb6 	bl	8002ef6 <Error_Handler>
  }

}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000b58 	.word	0x20000b58
 8003f94:	40004800 	.word	0x40004800

08003f98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08c      	sub	sp, #48	; 0x30
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa0:	f107 031c 	add.w	r3, r7, #28
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	605a      	str	r2, [r3, #4]
 8003faa:	609a      	str	r2, [r3, #8]
 8003fac:	60da      	str	r2, [r3, #12]
 8003fae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a36      	ldr	r2, [pc, #216]	; (8004090 <HAL_UART_MspInit+0xf8>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d134      	bne.n	8004024 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	61bb      	str	r3, [r7, #24]
 8003fbe:	4b35      	ldr	r3, [pc, #212]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	4a34      	ldr	r2, [pc, #208]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8003fc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fca:	4b32      	ldr	r3, [pc, #200]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd2:	61bb      	str	r3, [r7, #24]
 8003fd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]
 8003fda:	4b2e      	ldr	r3, [pc, #184]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fde:	4a2d      	ldr	r2, [pc, #180]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8003fe0:	f043 0301 	orr.w	r3, r3, #1
 8003fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fe6:	4b2b      	ldr	r3, [pc, #172]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003ff2:	230c      	movs	r3, #12
 8003ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ffe:	2303      	movs	r3, #3
 8004000:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004002:	2307      	movs	r3, #7
 8004004:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004006:	f107 031c 	add.w	r3, r7, #28
 800400a:	4619      	mov	r1, r3
 800400c:	4822      	ldr	r0, [pc, #136]	; (8004098 <HAL_UART_MspInit+0x100>)
 800400e:	f000 fc03 	bl	8004818 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004012:	2200      	movs	r2, #0
 8004014:	2100      	movs	r1, #0
 8004016:	2026      	movs	r0, #38	; 0x26
 8004018:	f000 fad9 	bl	80045ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800401c:	2026      	movs	r0, #38	; 0x26
 800401e:	f000 faf2 	bl	8004606 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004022:	e031      	b.n	8004088 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1c      	ldr	r2, [pc, #112]	; (800409c <HAL_UART_MspInit+0x104>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d12c      	bne.n	8004088 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800402e:	2300      	movs	r3, #0
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	4b18      	ldr	r3, [pc, #96]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	4a17      	ldr	r2, [pc, #92]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8004038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800403c:	6413      	str	r3, [r2, #64]	; 0x40
 800403e:	4b15      	ldr	r3, [pc, #84]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	4b11      	ldr	r3, [pc, #68]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004052:	4a10      	ldr	r2, [pc, #64]	; (8004094 <HAL_UART_MspInit+0xfc>)
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	6313      	str	r3, [r2, #48]	; 0x30
 800405a:	4b0e      	ldr	r3, [pc, #56]	; (8004094 <HAL_UART_MspInit+0xfc>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004066:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800406a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406c:	2302      	movs	r3, #2
 800406e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004070:	2300      	movs	r3, #0
 8004072:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004074:	2303      	movs	r3, #3
 8004076:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004078:	2307      	movs	r3, #7
 800407a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800407c:	f107 031c 	add.w	r3, r7, #28
 8004080:	4619      	mov	r1, r3
 8004082:	4807      	ldr	r0, [pc, #28]	; (80040a0 <HAL_UART_MspInit+0x108>)
 8004084:	f000 fbc8 	bl	8004818 <HAL_GPIO_Init>
}
 8004088:	bf00      	nop
 800408a:	3730      	adds	r7, #48	; 0x30
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40004400 	.word	0x40004400
 8004094:	40023800 	.word	0x40023800
 8004098:	40020000 	.word	0x40020000
 800409c:	40004800 	.word	0x40004800
 80040a0:	40020800 	.word	0x40020800

080040a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80040a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80040a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80040aa:	e003      	b.n	80040b4 <LoopCopyDataInit>

080040ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80040ac:	4b0c      	ldr	r3, [pc, #48]	; (80040e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80040ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80040b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80040b2:	3104      	adds	r1, #4

080040b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80040b4:	480b      	ldr	r0, [pc, #44]	; (80040e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80040b6:	4b0c      	ldr	r3, [pc, #48]	; (80040e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80040b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80040ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80040bc:	d3f6      	bcc.n	80040ac <CopyDataInit>
  ldr  r2, =_sbss
 80040be:	4a0b      	ldr	r2, [pc, #44]	; (80040ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80040c0:	e002      	b.n	80040c8 <LoopFillZerobss>

080040c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80040c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80040c4:	f842 3b04 	str.w	r3, [r2], #4

080040c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80040c8:	4b09      	ldr	r3, [pc, #36]	; (80040f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80040ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80040cc:	d3f9      	bcc.n	80040c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80040ce:	f7ff f8f1 	bl	80032b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040d2:	f004 fc65 	bl	80089a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040d6:	f7fe fdef 	bl	8002cb8 <main>
  bx  lr    
 80040da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80040dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80040e0:	0800d088 	.word	0x0800d088
  ldr  r0, =_sdata
 80040e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80040e8:	200002d4 	.word	0x200002d4
  ldr  r2, =_sbss
 80040ec:	200002d4 	.word	0x200002d4
  ldr  r3, = _ebss
 80040f0:	20000be0 	.word	0x20000be0

080040f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040f4:	e7fe      	b.n	80040f4 <ADC_IRQHandler>
	...

080040f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040fc:	4b0e      	ldr	r3, [pc, #56]	; (8004138 <HAL_Init+0x40>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a0d      	ldr	r2, [pc, #52]	; (8004138 <HAL_Init+0x40>)
 8004102:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004106:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004108:	4b0b      	ldr	r3, [pc, #44]	; (8004138 <HAL_Init+0x40>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a0a      	ldr	r2, [pc, #40]	; (8004138 <HAL_Init+0x40>)
 800410e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004112:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004114:	4b08      	ldr	r3, [pc, #32]	; (8004138 <HAL_Init+0x40>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a07      	ldr	r2, [pc, #28]	; (8004138 <HAL_Init+0x40>)
 800411a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800411e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004120:	2003      	movs	r0, #3
 8004122:	f000 fa49 	bl	80045b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004126:	2000      	movs	r0, #0
 8004128:	f000 f808 	bl	800413c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800412c:	f7fe ff88 	bl	8003040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40023c00 	.word	0x40023c00

0800413c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004144:	4b12      	ldr	r3, [pc, #72]	; (8004190 <HAL_InitTick+0x54>)
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	4b12      	ldr	r3, [pc, #72]	; (8004194 <HAL_InitTick+0x58>)
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	4619      	mov	r1, r3
 800414e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004152:	fbb3 f3f1 	udiv	r3, r3, r1
 8004156:	fbb2 f3f3 	udiv	r3, r2, r3
 800415a:	4618      	mov	r0, r3
 800415c:	f000 fa61 	bl	8004622 <HAL_SYSTICK_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e00e      	b.n	8004188 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b0f      	cmp	r3, #15
 800416e:	d80a      	bhi.n	8004186 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004170:	2200      	movs	r2, #0
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	f04f 30ff 	mov.w	r0, #4294967295
 8004178:	f000 fa29 	bl	80045ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800417c:	4a06      	ldr	r2, [pc, #24]	; (8004198 <HAL_InitTick+0x5c>)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
 8004184:	e000      	b.n	8004188 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
}
 8004188:	4618      	mov	r0, r3
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	200000f8 	.word	0x200000f8
 8004194:	20000100 	.word	0x20000100
 8004198:	200000fc 	.word	0x200000fc

0800419c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041a0:	4b06      	ldr	r3, [pc, #24]	; (80041bc <HAL_IncTick+0x20>)
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	4b06      	ldr	r3, [pc, #24]	; (80041c0 <HAL_IncTick+0x24>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4413      	add	r3, r2
 80041ac:	4a04      	ldr	r2, [pc, #16]	; (80041c0 <HAL_IncTick+0x24>)
 80041ae:	6013      	str	r3, [r2, #0]
}
 80041b0:	bf00      	nop
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	20000100 	.word	0x20000100
 80041c0:	20000bd8 	.word	0x20000bd8

080041c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0
  return uwTick;
 80041c8:	4b03      	ldr	r3, [pc, #12]	; (80041d8 <HAL_GetTick+0x14>)
 80041ca:	681b      	ldr	r3, [r3, #0]
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	20000bd8 	.word	0x20000bd8

080041dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041e4:	f7ff ffee 	bl	80041c4 <HAL_GetTick>
 80041e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d005      	beq.n	8004202 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041f6:	4b09      	ldr	r3, [pc, #36]	; (800421c <HAL_Delay+0x40>)
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	4413      	add	r3, r2
 8004200:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004202:	bf00      	nop
 8004204:	f7ff ffde 	bl	80041c4 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	429a      	cmp	r2, r3
 8004212:	d8f7      	bhi.n	8004204 <HAL_Delay+0x28>
  {
  }
}
 8004214:	bf00      	nop
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	20000100 	.word	0x20000100

08004220 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e0ed      	b.n	800440e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d102      	bne.n	8004244 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f7fe fa88 	bl	8002754 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 0202 	bic.w	r2, r2, #2
 8004252:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004254:	f7ff ffb6 	bl	80041c4 <HAL_GetTick>
 8004258:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800425a:	e012      	b.n	8004282 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800425c:	f7ff ffb2 	bl	80041c4 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b0a      	cmp	r3, #10
 8004268:	d90b      	bls.n	8004282 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2205      	movs	r2, #5
 800427a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e0c5      	b.n	800440e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1e5      	bne.n	800425c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042a0:	f7ff ff90 	bl	80041c4 <HAL_GetTick>
 80042a4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80042a6:	e012      	b.n	80042ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80042a8:	f7ff ff8c 	bl	80041c4 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b0a      	cmp	r3, #10
 80042b4:	d90b      	bls.n	80042ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2205      	movs	r2, #5
 80042c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e09f      	b.n	800440e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d0e5      	beq.n	80042a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	7e1b      	ldrb	r3, [r3, #24]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d108      	bne.n	80042f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	e007      	b.n	8004306 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004304:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	7e5b      	ldrb	r3, [r3, #25]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d108      	bne.n	8004320 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	e007      	b.n	8004330 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800432e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	7e9b      	ldrb	r3, [r3, #26]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d108      	bne.n	800434a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f042 0220 	orr.w	r2, r2, #32
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	e007      	b.n	800435a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0220 	bic.w	r2, r2, #32
 8004358:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	7edb      	ldrb	r3, [r3, #27]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d108      	bne.n	8004374 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0210 	bic.w	r2, r2, #16
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	e007      	b.n	8004384 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0210 	orr.w	r2, r2, #16
 8004382:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	7f1b      	ldrb	r3, [r3, #28]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d108      	bne.n	800439e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0208 	orr.w	r2, r2, #8
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	e007      	b.n	80043ae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0208 	bic.w	r2, r2, #8
 80043ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	7f5b      	ldrb	r3, [r3, #29]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d108      	bne.n	80043c8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f042 0204 	orr.w	r2, r2, #4
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e007      	b.n	80043d8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0204 	bic.w	r2, r2, #4
 80043d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	431a      	orrs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	ea42 0103 	orr.w	r1, r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	1e5a      	subs	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004428:	4b0c      	ldr	r3, [pc, #48]	; (800445c <__NVIC_SetPriorityGrouping+0x44>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004434:	4013      	ands	r3, r2
 8004436:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004440:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800444a:	4a04      	ldr	r2, [pc, #16]	; (800445c <__NVIC_SetPriorityGrouping+0x44>)
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	60d3      	str	r3, [r2, #12]
}
 8004450:	bf00      	nop
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	e000ed00 	.word	0xe000ed00

08004460 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004464:	4b04      	ldr	r3, [pc, #16]	; (8004478 <__NVIC_GetPriorityGrouping+0x18>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	0a1b      	lsrs	r3, r3, #8
 800446a:	f003 0307 	and.w	r3, r3, #7
}
 800446e:	4618      	mov	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	e000ed00 	.word	0xe000ed00

0800447c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	4603      	mov	r3, r0
 8004484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448a:	2b00      	cmp	r3, #0
 800448c:	db0b      	blt.n	80044a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	f003 021f 	and.w	r2, r3, #31
 8004494:	4907      	ldr	r1, [pc, #28]	; (80044b4 <__NVIC_EnableIRQ+0x38>)
 8004496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449a:	095b      	lsrs	r3, r3, #5
 800449c:	2001      	movs	r0, #1
 800449e:	fa00 f202 	lsl.w	r2, r0, r2
 80044a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	e000e100 	.word	0xe000e100

080044b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	4603      	mov	r3, r0
 80044c0:	6039      	str	r1, [r7, #0]
 80044c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	db0a      	blt.n	80044e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	490c      	ldr	r1, [pc, #48]	; (8004504 <__NVIC_SetPriority+0x4c>)
 80044d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d6:	0112      	lsls	r2, r2, #4
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	440b      	add	r3, r1
 80044dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044e0:	e00a      	b.n	80044f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	b2da      	uxtb	r2, r3
 80044e6:	4908      	ldr	r1, [pc, #32]	; (8004508 <__NVIC_SetPriority+0x50>)
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	f003 030f 	and.w	r3, r3, #15
 80044ee:	3b04      	subs	r3, #4
 80044f0:	0112      	lsls	r2, r2, #4
 80044f2:	b2d2      	uxtb	r2, r2
 80044f4:	440b      	add	r3, r1
 80044f6:	761a      	strb	r2, [r3, #24]
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	e000e100 	.word	0xe000e100
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800450c:	b480      	push	{r7}
 800450e:	b089      	sub	sp, #36	; 0x24
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f1c3 0307 	rsb	r3, r3, #7
 8004526:	2b04      	cmp	r3, #4
 8004528:	bf28      	it	cs
 800452a:	2304      	movcs	r3, #4
 800452c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	3304      	adds	r3, #4
 8004532:	2b06      	cmp	r3, #6
 8004534:	d902      	bls.n	800453c <NVIC_EncodePriority+0x30>
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	3b03      	subs	r3, #3
 800453a:	e000      	b.n	800453e <NVIC_EncodePriority+0x32>
 800453c:	2300      	movs	r3, #0
 800453e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004540:	f04f 32ff 	mov.w	r2, #4294967295
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	43da      	mvns	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	401a      	ands	r2, r3
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004554:	f04f 31ff 	mov.w	r1, #4294967295
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	fa01 f303 	lsl.w	r3, r1, r3
 800455e:	43d9      	mvns	r1, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004564:	4313      	orrs	r3, r2
         );
}
 8004566:	4618      	mov	r0, r3
 8004568:	3724      	adds	r7, #36	; 0x24
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3b01      	subs	r3, #1
 8004580:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004584:	d301      	bcc.n	800458a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004586:	2301      	movs	r3, #1
 8004588:	e00f      	b.n	80045aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800458a:	4a0a      	ldr	r2, [pc, #40]	; (80045b4 <SysTick_Config+0x40>)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3b01      	subs	r3, #1
 8004590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004592:	210f      	movs	r1, #15
 8004594:	f04f 30ff 	mov.w	r0, #4294967295
 8004598:	f7ff ff8e 	bl	80044b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800459c:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <SysTick_Config+0x40>)
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045a2:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <SysTick_Config+0x40>)
 80045a4:	2207      	movs	r2, #7
 80045a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	e000e010 	.word	0xe000e010

080045b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7ff ff29 	bl	8004418 <__NVIC_SetPriorityGrouping>
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b086      	sub	sp, #24
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	4603      	mov	r3, r0
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	607a      	str	r2, [r7, #4]
 80045da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045dc:	2300      	movs	r3, #0
 80045de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045e0:	f7ff ff3e 	bl	8004460 <__NVIC_GetPriorityGrouping>
 80045e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	6978      	ldr	r0, [r7, #20]
 80045ec:	f7ff ff8e 	bl	800450c <NVIC_EncodePriority>
 80045f0:	4602      	mov	r2, r0
 80045f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045f6:	4611      	mov	r1, r2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff ff5d 	bl	80044b8 <__NVIC_SetPriority>
}
 80045fe:	bf00      	nop
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b082      	sub	sp, #8
 800460a:	af00      	add	r7, sp, #0
 800460c:	4603      	mov	r3, r0
 800460e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff ff31 	bl	800447c <__NVIC_EnableIRQ>
}
 800461a:	bf00      	nop
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b082      	sub	sp, #8
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7ff ffa2 	bl	8004574 <SysTick_Config>
 8004630:	4603      	mov	r3, r0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800463a:	b580      	push	{r7, lr}
 800463c:	b082      	sub	sp, #8
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e014      	b.n	8004676 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	791b      	ldrb	r3, [r3, #4]
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d105      	bne.n	8004662 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f7fe f8eb 	bl	8002838 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2202      	movs	r2, #2
 8004666:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b082      	sub	sp, #8
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004694:	d118      	bne.n	80046c8 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2204      	movs	r2, #4
 800469a:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	f043 0201 	orr.w	r2, r3, #1
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046b0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046c0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f825 	bl	8004712 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046d6:	d118      	bne.n	800470a <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2204      	movs	r2, #4
 80046dc:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f043 0202 	orr.w	r2, r3, #2
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80046f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004702:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f85b 	bl	80047c0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 800470a:	bf00      	nop
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004712:	b480      	push	{r7}
 8004714:	b083      	sub	sp, #12
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800471a:	bf00      	nop
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr

08004726 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004726:	b480      	push	{r7}
 8004728:	b087      	sub	sp, #28
 800472a:	af00      	add	r7, sp, #0
 800472c:	60f8      	str	r0, [r7, #12]
 800472e:	60b9      	str	r1, [r7, #8]
 8004730:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
 8004736:	2300      	movs	r3, #0
 8004738:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	795b      	ldrb	r3, [r3, #5]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d101      	bne.n	8004746 <HAL_DAC_ConfigChannel+0x20>
 8004742:	2302      	movs	r3, #2
 8004744:	e036      	b.n	80047b4 <HAL_DAC_ConfigChannel+0x8e>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2201      	movs	r2, #1
 800474a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2202      	movs	r2, #2
 8004750:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800475a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	43db      	mvns	r3, r3
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4013      	ands	r3, r2
 800476a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	4313      	orrs	r3, r2
 8004776:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	fa02 f303 	lsl.w	r3, r2, r3
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6819      	ldr	r1, [r3, #0]
 8004794:	22c0      	movs	r2, #192	; 0xc0
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	43da      	mvns	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	400a      	ands	r2, r1
 80047a4:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2201      	movs	r2, #1
 80047aa:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	371c      	adds	r7, #28
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d004      	beq.n	80047f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2280      	movs	r2, #128	; 0x80
 80047ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e00c      	b.n	800480c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2205      	movs	r2, #5
 80047f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0201 	bic.w	r2, r2, #1
 8004808:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004818:	b480      	push	{r7}
 800481a:	b089      	sub	sp, #36	; 0x24
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004822:	2300      	movs	r3, #0
 8004824:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004826:	2300      	movs	r3, #0
 8004828:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800482a:	2300      	movs	r3, #0
 800482c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800482e:	2300      	movs	r3, #0
 8004830:	61fb      	str	r3, [r7, #28]
 8004832:	e16b      	b.n	8004b0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004834:	2201      	movs	r2, #1
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	4013      	ands	r3, r2
 8004846:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	429a      	cmp	r2, r3
 800484e:	f040 815a 	bne.w	8004b06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d00b      	beq.n	8004872 <HAL_GPIO_Init+0x5a>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	2b02      	cmp	r3, #2
 8004860:	d007      	beq.n	8004872 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004866:	2b11      	cmp	r3, #17
 8004868:	d003      	beq.n	8004872 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2b12      	cmp	r3, #18
 8004870:	d130      	bne.n	80048d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	2203      	movs	r2, #3
 800487e:	fa02 f303 	lsl.w	r3, r2, r3
 8004882:	43db      	mvns	r3, r3
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	4013      	ands	r3, r2
 8004888:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	69ba      	ldr	r2, [r7, #24]
 8004898:	4313      	orrs	r3, r2
 800489a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048a8:	2201      	movs	r2, #1
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	091b      	lsrs	r3, r3, #4
 80048be:	f003 0201 	and.w	r2, r3, #1
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	fa02 f303 	lsl.w	r3, r2, r3
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	2203      	movs	r2, #3
 80048e0:	fa02 f303 	lsl.w	r3, r2, r3
 80048e4:	43db      	mvns	r3, r3
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	4013      	ands	r3, r2
 80048ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	69ba      	ldr	r2, [r7, #24]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2b02      	cmp	r3, #2
 800490a:	d003      	beq.n	8004914 <HAL_GPIO_Init+0xfc>
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2b12      	cmp	r3, #18
 8004912:	d123      	bne.n	800495c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	08da      	lsrs	r2, r3, #3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3208      	adds	r2, #8
 800491c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004920:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	f003 0307 	and.w	r3, r3, #7
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	220f      	movs	r2, #15
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	43db      	mvns	r3, r3
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	4013      	ands	r3, r2
 8004936:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	691a      	ldr	r2, [r3, #16]
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4313      	orrs	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	08da      	lsrs	r2, r3, #3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	3208      	adds	r2, #8
 8004956:	69b9      	ldr	r1, [r7, #24]
 8004958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	2203      	movs	r2, #3
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	43db      	mvns	r3, r3
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	4013      	ands	r3, r2
 8004972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f003 0203 	and.w	r2, r3, #3
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	fa02 f303 	lsl.w	r3, r2, r3
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4313      	orrs	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 80b4 	beq.w	8004b06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800499e:	2300      	movs	r3, #0
 80049a0:	60fb      	str	r3, [r7, #12]
 80049a2:	4b5f      	ldr	r3, [pc, #380]	; (8004b20 <HAL_GPIO_Init+0x308>)
 80049a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a6:	4a5e      	ldr	r2, [pc, #376]	; (8004b20 <HAL_GPIO_Init+0x308>)
 80049a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049ac:	6453      	str	r3, [r2, #68]	; 0x44
 80049ae:	4b5c      	ldr	r3, [pc, #368]	; (8004b20 <HAL_GPIO_Init+0x308>)
 80049b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049b6:	60fb      	str	r3, [r7, #12]
 80049b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049ba:	4a5a      	ldr	r2, [pc, #360]	; (8004b24 <HAL_GPIO_Init+0x30c>)
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	089b      	lsrs	r3, r3, #2
 80049c0:	3302      	adds	r3, #2
 80049c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f003 0303 	and.w	r3, r3, #3
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	220f      	movs	r2, #15
 80049d2:	fa02 f303 	lsl.w	r3, r2, r3
 80049d6:	43db      	mvns	r3, r3
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	4013      	ands	r3, r2
 80049dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a51      	ldr	r2, [pc, #324]	; (8004b28 <HAL_GPIO_Init+0x310>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d02b      	beq.n	8004a3e <HAL_GPIO_Init+0x226>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a50      	ldr	r2, [pc, #320]	; (8004b2c <HAL_GPIO_Init+0x314>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d025      	beq.n	8004a3a <HAL_GPIO_Init+0x222>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a4f      	ldr	r2, [pc, #316]	; (8004b30 <HAL_GPIO_Init+0x318>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d01f      	beq.n	8004a36 <HAL_GPIO_Init+0x21e>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a4e      	ldr	r2, [pc, #312]	; (8004b34 <HAL_GPIO_Init+0x31c>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d019      	beq.n	8004a32 <HAL_GPIO_Init+0x21a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a4d      	ldr	r2, [pc, #308]	; (8004b38 <HAL_GPIO_Init+0x320>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <HAL_GPIO_Init+0x216>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a4c      	ldr	r2, [pc, #304]	; (8004b3c <HAL_GPIO_Init+0x324>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00d      	beq.n	8004a2a <HAL_GPIO_Init+0x212>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a4b      	ldr	r2, [pc, #300]	; (8004b40 <HAL_GPIO_Init+0x328>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d007      	beq.n	8004a26 <HAL_GPIO_Init+0x20e>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a4a      	ldr	r2, [pc, #296]	; (8004b44 <HAL_GPIO_Init+0x32c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d101      	bne.n	8004a22 <HAL_GPIO_Init+0x20a>
 8004a1e:	2307      	movs	r3, #7
 8004a20:	e00e      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a22:	2308      	movs	r3, #8
 8004a24:	e00c      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a26:	2306      	movs	r3, #6
 8004a28:	e00a      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a2a:	2305      	movs	r3, #5
 8004a2c:	e008      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a2e:	2304      	movs	r3, #4
 8004a30:	e006      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a32:	2303      	movs	r3, #3
 8004a34:	e004      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e002      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <HAL_GPIO_Init+0x228>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	69fa      	ldr	r2, [r7, #28]
 8004a42:	f002 0203 	and.w	r2, r2, #3
 8004a46:	0092      	lsls	r2, r2, #2
 8004a48:	4093      	lsls	r3, r2
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a50:	4934      	ldr	r1, [pc, #208]	; (8004b24 <HAL_GPIO_Init+0x30c>)
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	089b      	lsrs	r3, r3, #2
 8004a56:	3302      	adds	r3, #2
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a5e:	4b3a      	ldr	r3, [pc, #232]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	43db      	mvns	r3, r3
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a82:	4a31      	ldr	r2, [pc, #196]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004a88:	4b2f      	ldr	r3, [pc, #188]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	43db      	mvns	r3, r3
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	4013      	ands	r3, r2
 8004a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d003      	beq.n	8004aac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004aac:	4a26      	ldr	r2, [pc, #152]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ab2:	4b25      	ldr	r3, [pc, #148]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	43db      	mvns	r3, r3
 8004abc:	69ba      	ldr	r2, [r7, #24]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ad6:	4a1c      	ldr	r2, [pc, #112]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004adc:	4b1a      	ldr	r3, [pc, #104]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	69ba      	ldr	r2, [r7, #24]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004af8:	69ba      	ldr	r2, [r7, #24]
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b00:	4a11      	ldr	r2, [pc, #68]	; (8004b48 <HAL_GPIO_Init+0x330>)
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	3301      	adds	r3, #1
 8004b0a:	61fb      	str	r3, [r7, #28]
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	2b0f      	cmp	r3, #15
 8004b10:	f67f ae90 	bls.w	8004834 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b14:	bf00      	nop
 8004b16:	3724      	adds	r7, #36	; 0x24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	40023800 	.word	0x40023800
 8004b24:	40013800 	.word	0x40013800
 8004b28:	40020000 	.word	0x40020000
 8004b2c:	40020400 	.word	0x40020400
 8004b30:	40020800 	.word	0x40020800
 8004b34:	40020c00 	.word	0x40020c00
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	40021400 	.word	0x40021400
 8004b40:	40021800 	.word	0x40021800
 8004b44:	40021c00 	.word	0x40021c00
 8004b48:	40013c00 	.word	0x40013c00

08004b4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	460b      	mov	r3, r1
 8004b56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691a      	ldr	r2, [r3, #16]
 8004b5c:	887b      	ldrh	r3, [r7, #2]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b64:	2301      	movs	r3, #1
 8004b66:	73fb      	strb	r3, [r7, #15]
 8004b68:	e001      	b.n	8004b6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	460b      	mov	r3, r1
 8004b86:	807b      	strh	r3, [r7, #2]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b8c:	787b      	ldrb	r3, [r7, #1]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b92:	887a      	ldrh	r2, [r7, #2]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b98:	e003      	b.n	8004ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b9a:	887b      	ldrh	r3, [r7, #2]
 8004b9c:	041a      	lsls	r2, r3, #16
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	619a      	str	r2, [r3, #24]
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	887b      	ldrh	r3, [r7, #2]
 8004bc0:	401a      	ands	r2, r3
 8004bc2:	887b      	ldrh	r3, [r7, #2]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d104      	bne.n	8004bd2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004bc8:	887b      	ldrh	r3, [r7, #2]
 8004bca:	041a      	lsls	r2, r3, #16
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004bd0:	e002      	b.n	8004bd8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004bd2:	887a      	ldrh	r2, [r7, #2]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	619a      	str	r2, [r3, #24]
}
 8004bd8:	bf00      	nop
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	4603      	mov	r3, r0
 8004bec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004bee:	4b08      	ldr	r3, [pc, #32]	; (8004c10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bf0:	695a      	ldr	r2, [r3, #20]
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d006      	beq.n	8004c08 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bfa:	4a05      	ldr	r2, [pc, #20]	; (8004c10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bfc:	88fb      	ldrh	r3, [r7, #6]
 8004bfe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c00:	88fb      	ldrh	r3, [r7, #6]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f000 f806 	bl	8004c14 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c08:	bf00      	nop
 8004c0a:	3708      	adds	r7, #8
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40013c00 	.word	0x40013c00

08004c14 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e11f      	b.n	8004e7e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d106      	bne.n	8004c58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fd ff90 	bl	8002b78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2224      	movs	r2, #36	; 0x24
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0201 	bic.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c90:	f001 f974 	bl	8005f7c <HAL_RCC_GetPCLK1Freq>
 8004c94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	4a7b      	ldr	r2, [pc, #492]	; (8004e88 <HAL_I2C_Init+0x25c>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d807      	bhi.n	8004cb0 <HAL_I2C_Init+0x84>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	4a7a      	ldr	r2, [pc, #488]	; (8004e8c <HAL_I2C_Init+0x260>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	bf94      	ite	ls
 8004ca8:	2301      	movls	r3, #1
 8004caa:	2300      	movhi	r3, #0
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	e006      	b.n	8004cbe <HAL_I2C_Init+0x92>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4a77      	ldr	r2, [pc, #476]	; (8004e90 <HAL_I2C_Init+0x264>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	bf94      	ite	ls
 8004cb8:	2301      	movls	r3, #1
 8004cba:	2300      	movhi	r3, #0
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e0db      	b.n	8004e7e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4a72      	ldr	r2, [pc, #456]	; (8004e94 <HAL_I2C_Init+0x268>)
 8004cca:	fba2 2303 	umull	r2, r3, r2, r3
 8004cce:	0c9b      	lsrs	r3, r3, #18
 8004cd0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	4a64      	ldr	r2, [pc, #400]	; (8004e88 <HAL_I2C_Init+0x25c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d802      	bhi.n	8004d00 <HAL_I2C_Init+0xd4>
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	e009      	b.n	8004d14 <HAL_I2C_Init+0xe8>
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004d06:	fb02 f303 	mul.w	r3, r2, r3
 8004d0a:	4a63      	ldr	r2, [pc, #396]	; (8004e98 <HAL_I2C_Init+0x26c>)
 8004d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d10:	099b      	lsrs	r3, r3, #6
 8004d12:	3301      	adds	r3, #1
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	6812      	ldr	r2, [r2, #0]
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	4956      	ldr	r1, [pc, #344]	; (8004e88 <HAL_I2C_Init+0x25c>)
 8004d30:	428b      	cmp	r3, r1
 8004d32:	d80d      	bhi.n	8004d50 <HAL_I2C_Init+0x124>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	1e59      	subs	r1, r3, #1
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d42:	3301      	adds	r3, #1
 8004d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	bf38      	it	cc
 8004d4c:	2304      	movcc	r3, #4
 8004d4e:	e04f      	b.n	8004df0 <HAL_I2C_Init+0x1c4>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d111      	bne.n	8004d7c <HAL_I2C_Init+0x150>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	1e58      	subs	r0, r3, #1
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6859      	ldr	r1, [r3, #4]
 8004d60:	460b      	mov	r3, r1
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	440b      	add	r3, r1
 8004d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	bf0c      	ite	eq
 8004d74:	2301      	moveq	r3, #1
 8004d76:	2300      	movne	r3, #0
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	e012      	b.n	8004da2 <HAL_I2C_Init+0x176>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	1e58      	subs	r0, r3, #1
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6859      	ldr	r1, [r3, #4]
 8004d84:	460b      	mov	r3, r1
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	440b      	add	r3, r1
 8004d8a:	0099      	lsls	r1, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d92:	3301      	adds	r3, #1
 8004d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bf0c      	ite	eq
 8004d9c:	2301      	moveq	r3, #1
 8004d9e:	2300      	movne	r3, #0
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <HAL_I2C_Init+0x17e>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e022      	b.n	8004df0 <HAL_I2C_Init+0x1c4>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10e      	bne.n	8004dd0 <HAL_I2C_Init+0x1a4>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	1e58      	subs	r0, r3, #1
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6859      	ldr	r1, [r3, #4]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	005b      	lsls	r3, r3, #1
 8004dbe:	440b      	add	r3, r1
 8004dc0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dce:	e00f      	b.n	8004df0 <HAL_I2C_Init+0x1c4>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	1e58      	subs	r0, r3, #1
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6859      	ldr	r1, [r3, #4]
 8004dd8:	460b      	mov	r3, r1
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	440b      	add	r3, r1
 8004dde:	0099      	lsls	r1, r3, #2
 8004de0:	440b      	add	r3, r1
 8004de2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004de6:	3301      	adds	r3, #1
 8004de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004df0:	6879      	ldr	r1, [r7, #4]
 8004df2:	6809      	ldr	r1, [r1, #0]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69da      	ldr	r2, [r3, #28]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	430a      	orrs	r2, r1
 8004e12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e1e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6911      	ldr	r1, [r2, #16]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	68d2      	ldr	r2, [r2, #12]
 8004e2a:	4311      	orrs	r1, r2
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6812      	ldr	r2, [r2, #0]
 8004e30:	430b      	orrs	r3, r1
 8004e32:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	695a      	ldr	r2, [r3, #20]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	431a      	orrs	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 0201 	orr.w	r2, r2, #1
 8004e5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2220      	movs	r2, #32
 8004e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	000186a0 	.word	0x000186a0
 8004e8c:	001e847f 	.word	0x001e847f
 8004e90:	003d08ff 	.word	0x003d08ff
 8004e94:	431bde83 	.word	0x431bde83
 8004e98:	10624dd3 	.word	0x10624dd3

08004e9c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b088      	sub	sp, #32
 8004ea0:	af02      	add	r7, sp, #8
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	607a      	str	r2, [r7, #4]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	817b      	strh	r3, [r7, #10]
 8004eac:	4613      	mov	r3, r2
 8004eae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004eb0:	f7ff f988 	bl	80041c4 <HAL_GetTick>
 8004eb4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b20      	cmp	r3, #32
 8004ec0:	f040 80e0 	bne.w	8005084 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	2319      	movs	r3, #25
 8004eca:	2201      	movs	r2, #1
 8004ecc:	4970      	ldr	r1, [pc, #448]	; (8005090 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 fa92 	bl	80053f8 <I2C_WaitOnFlagUntilTimeout>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004eda:	2302      	movs	r3, #2
 8004edc:	e0d3      	b.n	8005086 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_I2C_Master_Transmit+0x50>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e0cc      	b.n	8005086 <HAL_I2C_Master_Transmit+0x1ea>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d007      	beq.n	8004f12 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f042 0201 	orr.w	r2, r2, #1
 8004f10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f20:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2221      	movs	r2, #33	; 0x21
 8004f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2210      	movs	r2, #16
 8004f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	893a      	ldrh	r2, [r7, #8]
 8004f42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	4a50      	ldr	r2, [pc, #320]	; (8005094 <HAL_I2C_Master_Transmit+0x1f8>)
 8004f52:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f54:	8979      	ldrh	r1, [r7, #10]
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	6a3a      	ldr	r2, [r7, #32]
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 f9ca 	bl	80052f4 <I2C_MasterRequestWrite>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e08d      	b.n	8005086 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	613b      	str	r3, [r7, #16]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	613b      	str	r3, [r7, #16]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	613b      	str	r3, [r7, #16]
 8004f7e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004f80:	e066      	b.n	8005050 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	6a39      	ldr	r1, [r7, #32]
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 fb0c 	bl	80055a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00d      	beq.n	8004fae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d107      	bne.n	8004faa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fa8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e06b      	b.n	8005086 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	781a      	ldrb	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	f003 0304 	and.w	r3, r3, #4
 8004fe8:	2b04      	cmp	r3, #4
 8004fea:	d11b      	bne.n	8005024 <HAL_I2C_Master_Transmit+0x188>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d017      	beq.n	8005024 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff8:	781a      	ldrb	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	6a39      	ldr	r1, [r7, #32]
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f000 fafc 	bl	8005626 <I2C_WaitOnBTFFlagUntilTimeout>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00d      	beq.n	8005050 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	2b04      	cmp	r3, #4
 800503a:	d107      	bne.n	800504c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800504a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e01a      	b.n	8005086 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005054:	2b00      	cmp	r3, #0
 8005056:	d194      	bne.n	8004f82 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005066:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005080:	2300      	movs	r3, #0
 8005082:	e000      	b.n	8005086 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005084:	2302      	movs	r3, #2
  }
}
 8005086:	4618      	mov	r0, r3
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	00100002 	.word	0x00100002
 8005094:	ffff0000 	.word	0xffff0000

08005098 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b08a      	sub	sp, #40	; 0x28
 800509c:	af02      	add	r7, sp, #8
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	607a      	str	r2, [r7, #4]
 80050a2:	603b      	str	r3, [r7, #0]
 80050a4:	460b      	mov	r3, r1
 80050a6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80050a8:	f7ff f88c 	bl	80041c4 <HAL_GetTick>
 80050ac:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80050ae:	2301      	movs	r3, #1
 80050b0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b20      	cmp	r3, #32
 80050bc:	f040 8111 	bne.w	80052e2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	2319      	movs	r3, #25
 80050c6:	2201      	movs	r2, #1
 80050c8:	4988      	ldr	r1, [pc, #544]	; (80052ec <HAL_I2C_IsDeviceReady+0x254>)
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 f994 	bl	80053f8 <I2C_WaitOnFlagUntilTimeout>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80050d6:	2302      	movs	r3, #2
 80050d8:	e104      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <HAL_I2C_IsDeviceReady+0x50>
 80050e4:	2302      	movs	r3, #2
 80050e6:	e0fd      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d007      	beq.n	800510e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f042 0201 	orr.w	r2, r2, #1
 800510c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800511c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2224      	movs	r2, #36	; 0x24
 8005122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4a70      	ldr	r2, [pc, #448]	; (80052f0 <HAL_I2C_IsDeviceReady+0x258>)
 8005130:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005140:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2200      	movs	r2, #0
 800514a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 f952 	bl	80053f8 <I2C_WaitOnFlagUntilTimeout>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00d      	beq.n	8005176 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005168:	d103      	bne.n	8005172 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005170:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e0b6      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005176:	897b      	ldrh	r3, [r7, #10]
 8005178:	b2db      	uxtb	r3, r3
 800517a:	461a      	mov	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005184:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005186:	f7ff f81d 	bl	80041c4 <HAL_GetTick>
 800518a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b02      	cmp	r3, #2
 8005198:	bf0c      	ite	eq
 800519a:	2301      	moveq	r3, #1
 800519c:	2300      	movne	r3, #0
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051b0:	bf0c      	ite	eq
 80051b2:	2301      	moveq	r3, #1
 80051b4:	2300      	movne	r3, #0
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80051ba:	e025      	b.n	8005208 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80051bc:	f7ff f802 	bl	80041c4 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d302      	bcc.n	80051d2 <HAL_I2C_IsDeviceReady+0x13a>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d103      	bne.n	80051da <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	22a0      	movs	r2, #160	; 0xa0
 80051d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	bf0c      	ite	eq
 80051e8:	2301      	moveq	r3, #1
 80051ea:	2300      	movne	r3, #0
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051fe:	bf0c      	ite	eq
 8005200:	2301      	moveq	r3, #1
 8005202:	2300      	movne	r3, #0
 8005204:	b2db      	uxtb	r3, r3
 8005206:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2ba0      	cmp	r3, #160	; 0xa0
 8005212:	d005      	beq.n	8005220 <HAL_I2C_IsDeviceReady+0x188>
 8005214:	7dfb      	ldrb	r3, [r7, #23]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d102      	bne.n	8005220 <HAL_I2C_IsDeviceReady+0x188>
 800521a:	7dbb      	ldrb	r3, [r7, #22]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0cd      	beq.n	80051bc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b02      	cmp	r3, #2
 8005234:	d129      	bne.n	800528a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005244:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005246:	2300      	movs	r3, #0
 8005248:	613b      	str	r3, [r7, #16]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	2319      	movs	r3, #25
 8005262:	2201      	movs	r2, #1
 8005264:	4921      	ldr	r1, [pc, #132]	; (80052ec <HAL_I2C_IsDeviceReady+0x254>)
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 f8c6 	bl	80053f8 <I2C_WaitOnFlagUntilTimeout>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e036      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2220      	movs	r2, #32
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005286:	2300      	movs	r3, #0
 8005288:	e02c      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005298:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052a2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	2319      	movs	r3, #25
 80052aa:	2201      	movs	r2, #1
 80052ac:	490f      	ldr	r1, [pc, #60]	; (80052ec <HAL_I2C_IsDeviceReady+0x254>)
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 f8a2 	bl	80053f8 <I2C_WaitOnFlagUntilTimeout>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e012      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	3301      	adds	r3, #1
 80052c2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	f4ff af32 	bcc.w	8005132 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2220      	movs	r2, #32
 80052d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e000      	b.n	80052e4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3720      	adds	r7, #32
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	00100002 	.word	0x00100002
 80052f0:	ffff0000 	.word	0xffff0000

080052f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af02      	add	r7, sp, #8
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	607a      	str	r2, [r7, #4]
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	460b      	mov	r3, r1
 8005302:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005308:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	2b08      	cmp	r3, #8
 800530e:	d006      	beq.n	800531e <I2C_MasterRequestWrite+0x2a>
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d003      	beq.n	800531e <I2C_MasterRequestWrite+0x2a>
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800531c:	d108      	bne.n	8005330 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800532c:	601a      	str	r2, [r3, #0]
 800532e:	e00b      	b.n	8005348 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005334:	2b12      	cmp	r3, #18
 8005336:	d107      	bne.n	8005348 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005346:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f000 f84f 	bl	80053f8 <I2C_WaitOnFlagUntilTimeout>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00d      	beq.n	800537c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800536a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800536e:	d103      	bne.n	8005378 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005376:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e035      	b.n	80053e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005384:	d108      	bne.n	8005398 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005386:	897b      	ldrh	r3, [r7, #10]
 8005388:	b2db      	uxtb	r3, r3
 800538a:	461a      	mov	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005394:	611a      	str	r2, [r3, #16]
 8005396:	e01b      	b.n	80053d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005398:	897b      	ldrh	r3, [r7, #10]
 800539a:	11db      	asrs	r3, r3, #7
 800539c:	b2db      	uxtb	r3, r3
 800539e:	f003 0306 	and.w	r3, r3, #6
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	f063 030f 	orn	r3, r3, #15
 80053a8:	b2da      	uxtb	r2, r3
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	490e      	ldr	r1, [pc, #56]	; (80053f0 <I2C_MasterRequestWrite+0xfc>)
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 f875 	bl	80054a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e010      	b.n	80053e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80053c6:	897b      	ldrh	r3, [r7, #10]
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	4907      	ldr	r1, [pc, #28]	; (80053f4 <I2C_MasterRequestWrite+0x100>)
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 f865 	bl	80054a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e000      	b.n	80053e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	00010008 	.word	0x00010008
 80053f4:	00010002 	.word	0x00010002

080053f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	603b      	str	r3, [r7, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005408:	e025      	b.n	8005456 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d021      	beq.n	8005456 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005412:	f7fe fed7 	bl	80041c4 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	429a      	cmp	r2, r3
 8005420:	d302      	bcc.n	8005428 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d116      	bne.n	8005456 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2220      	movs	r2, #32
 8005432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	f043 0220 	orr.w	r2, r3, #32
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e023      	b.n	800549e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	0c1b      	lsrs	r3, r3, #16
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b01      	cmp	r3, #1
 800545e:	d10d      	bne.n	800547c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	43da      	mvns	r2, r3
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	4013      	ands	r3, r2
 800546c:	b29b      	uxth	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	bf0c      	ite	eq
 8005472:	2301      	moveq	r3, #1
 8005474:	2300      	movne	r3, #0
 8005476:	b2db      	uxtb	r3, r3
 8005478:	461a      	mov	r2, r3
 800547a:	e00c      	b.n	8005496 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	43da      	mvns	r2, r3
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	4013      	ands	r3, r2
 8005488:	b29b      	uxth	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	bf0c      	ite	eq
 800548e:	2301      	moveq	r3, #1
 8005490:	2300      	movne	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	461a      	mov	r2, r3
 8005496:	79fb      	ldrb	r3, [r7, #7]
 8005498:	429a      	cmp	r2, r3
 800549a:	d0b6      	beq.n	800540a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b084      	sub	sp, #16
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	607a      	str	r2, [r7, #4]
 80054b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80054b4:	e051      	b.n	800555a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c4:	d123      	bne.n	800550e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	f043 0204 	orr.w	r2, r3, #4
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e046      	b.n	800559c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005514:	d021      	beq.n	800555a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005516:	f7fe fe55 	bl	80041c4 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	429a      	cmp	r2, r3
 8005524:	d302      	bcc.n	800552c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d116      	bne.n	800555a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2220      	movs	r2, #32
 8005536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	f043 0220 	orr.w	r2, r3, #32
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e020      	b.n	800559c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	b2db      	uxtb	r3, r3
 8005560:	2b01      	cmp	r3, #1
 8005562:	d10c      	bne.n	800557e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	43da      	mvns	r2, r3
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	4013      	ands	r3, r2
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	bf14      	ite	ne
 8005576:	2301      	movne	r3, #1
 8005578:	2300      	moveq	r3, #0
 800557a:	b2db      	uxtb	r3, r3
 800557c:	e00b      	b.n	8005596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	43da      	mvns	r2, r3
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	4013      	ands	r3, r2
 800558a:	b29b      	uxth	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	bf14      	ite	ne
 8005590:	2301      	movne	r3, #1
 8005592:	2300      	moveq	r3, #0
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d18d      	bne.n	80054b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055b0:	e02d      	b.n	800560e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f000 f878 	bl	80056a8 <I2C_IsAcknowledgeFailed>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e02d      	b.n	800561e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c8:	d021      	beq.n	800560e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ca:	f7fe fdfb 	bl	80041c4 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	68ba      	ldr	r2, [r7, #8]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d302      	bcc.n	80055e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d116      	bne.n	800560e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2220      	movs	r2, #32
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f043 0220 	orr.w	r2, r3, #32
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e007      	b.n	800561e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005618:	2b80      	cmp	r3, #128	; 0x80
 800561a:	d1ca      	bne.n	80055b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	60f8      	str	r0, [r7, #12]
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005632:	e02d      	b.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 f837 	bl	80056a8 <I2C_IsAcknowledgeFailed>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e02d      	b.n	80056a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800564a:	d021      	beq.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800564c:	f7fe fdba 	bl	80041c4 <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	429a      	cmp	r2, r3
 800565a:	d302      	bcc.n	8005662 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d116      	bne.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	f043 0220 	orr.w	r2, r3, #32
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e007      	b.n	80056a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f003 0304 	and.w	r3, r3, #4
 800569a:	2b04      	cmp	r3, #4
 800569c:	d1ca      	bne.n	8005634 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056be:	d11b      	bne.n	80056f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80056c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e4:	f043 0204 	orr.w	r2, r3, #4
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e000      	b.n	80056fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	370c      	adds	r7, #12
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
	...

08005708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b086      	sub	sp, #24
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e25b      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d075      	beq.n	8005812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005726:	4ba3      	ldr	r3, [pc, #652]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 030c 	and.w	r3, r3, #12
 800572e:	2b04      	cmp	r3, #4
 8005730:	d00c      	beq.n	800574c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005732:	4ba0      	ldr	r3, [pc, #640]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800573a:	2b08      	cmp	r3, #8
 800573c:	d112      	bne.n	8005764 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800573e:	4b9d      	ldr	r3, [pc, #628]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800574a:	d10b      	bne.n	8005764 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800574c:	4b99      	ldr	r3, [pc, #612]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d05b      	beq.n	8005810 <HAL_RCC_OscConfig+0x108>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d157      	bne.n	8005810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e236      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800576c:	d106      	bne.n	800577c <HAL_RCC_OscConfig+0x74>
 800576e:	4b91      	ldr	r3, [pc, #580]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a90      	ldr	r2, [pc, #576]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005778:	6013      	str	r3, [r2, #0]
 800577a:	e01d      	b.n	80057b8 <HAL_RCC_OscConfig+0xb0>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005784:	d10c      	bne.n	80057a0 <HAL_RCC_OscConfig+0x98>
 8005786:	4b8b      	ldr	r3, [pc, #556]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a8a      	ldr	r2, [pc, #552]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800578c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	4b88      	ldr	r3, [pc, #544]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a87      	ldr	r2, [pc, #540]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800579c:	6013      	str	r3, [r2, #0]
 800579e:	e00b      	b.n	80057b8 <HAL_RCC_OscConfig+0xb0>
 80057a0:	4b84      	ldr	r3, [pc, #528]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a83      	ldr	r2, [pc, #524]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80057a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057aa:	6013      	str	r3, [r2, #0]
 80057ac:	4b81      	ldr	r3, [pc, #516]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a80      	ldr	r2, [pc, #512]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80057b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d013      	beq.n	80057e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c0:	f7fe fd00 	bl	80041c4 <HAL_GetTick>
 80057c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057c6:	e008      	b.n	80057da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057c8:	f7fe fcfc 	bl	80041c4 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	2b64      	cmp	r3, #100	; 0x64
 80057d4:	d901      	bls.n	80057da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e1fb      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057da:	4b76      	ldr	r3, [pc, #472]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0f0      	beq.n	80057c8 <HAL_RCC_OscConfig+0xc0>
 80057e6:	e014      	b.n	8005812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e8:	f7fe fcec 	bl	80041c4 <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057f0:	f7fe fce8 	bl	80041c4 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b64      	cmp	r3, #100	; 0x64
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e1e7      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005802:	4b6c      	ldr	r3, [pc, #432]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1f0      	bne.n	80057f0 <HAL_RCC_OscConfig+0xe8>
 800580e:	e000      	b.n	8005812 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d063      	beq.n	80058e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800581e:	4b65      	ldr	r3, [pc, #404]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 030c 	and.w	r3, r3, #12
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00b      	beq.n	8005842 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800582a:	4b62      	ldr	r3, [pc, #392]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005832:	2b08      	cmp	r3, #8
 8005834:	d11c      	bne.n	8005870 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005836:	4b5f      	ldr	r3, [pc, #380]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d116      	bne.n	8005870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005842:	4b5c      	ldr	r3, [pc, #368]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d005      	beq.n	800585a <HAL_RCC_OscConfig+0x152>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d001      	beq.n	800585a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e1bb      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800585a:	4b56      	ldr	r3, [pc, #344]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	00db      	lsls	r3, r3, #3
 8005868:	4952      	ldr	r1, [pc, #328]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800586a:	4313      	orrs	r3, r2
 800586c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800586e:	e03a      	b.n	80058e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d020      	beq.n	80058ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005878:	4b4f      	ldr	r3, [pc, #316]	; (80059b8 <HAL_RCC_OscConfig+0x2b0>)
 800587a:	2201      	movs	r2, #1
 800587c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800587e:	f7fe fca1 	bl	80041c4 <HAL_GetTick>
 8005882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005884:	e008      	b.n	8005898 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005886:	f7fe fc9d 	bl	80041c4 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	2b02      	cmp	r3, #2
 8005892:	d901      	bls.n	8005898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e19c      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005898:	4b46      	ldr	r3, [pc, #280]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0302 	and.w	r3, r3, #2
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0f0      	beq.n	8005886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058a4:	4b43      	ldr	r3, [pc, #268]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	00db      	lsls	r3, r3, #3
 80058b2:	4940      	ldr	r1, [pc, #256]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	600b      	str	r3, [r1, #0]
 80058b8:	e015      	b.n	80058e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058ba:	4b3f      	ldr	r3, [pc, #252]	; (80059b8 <HAL_RCC_OscConfig+0x2b0>)
 80058bc:	2200      	movs	r2, #0
 80058be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c0:	f7fe fc80 	bl	80041c4 <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058c8:	f7fe fc7c 	bl	80041c4 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e17b      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058da:	4b36      	ldr	r3, [pc, #216]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1f0      	bne.n	80058c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d030      	beq.n	8005954 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d016      	beq.n	8005928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058fa:	4b30      	ldr	r3, [pc, #192]	; (80059bc <HAL_RCC_OscConfig+0x2b4>)
 80058fc:	2201      	movs	r2, #1
 80058fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005900:	f7fe fc60 	bl	80041c4 <HAL_GetTick>
 8005904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005906:	e008      	b.n	800591a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005908:	f7fe fc5c 	bl	80041c4 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b02      	cmp	r3, #2
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e15b      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800591a:	4b26      	ldr	r3, [pc, #152]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800591c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0f0      	beq.n	8005908 <HAL_RCC_OscConfig+0x200>
 8005926:	e015      	b.n	8005954 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005928:	4b24      	ldr	r3, [pc, #144]	; (80059bc <HAL_RCC_OscConfig+0x2b4>)
 800592a:	2200      	movs	r2, #0
 800592c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800592e:	f7fe fc49 	bl	80041c4 <HAL_GetTick>
 8005932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005934:	e008      	b.n	8005948 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005936:	f7fe fc45 	bl	80041c4 <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	2b02      	cmp	r3, #2
 8005942:	d901      	bls.n	8005948 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e144      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005948:	4b1a      	ldr	r3, [pc, #104]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800594a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f0      	bne.n	8005936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	f000 80a0 	beq.w	8005aa2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005962:	2300      	movs	r3, #0
 8005964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005966:	4b13      	ldr	r3, [pc, #76]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10f      	bne.n	8005992 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]
 8005976:	4b0f      	ldr	r3, [pc, #60]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597a:	4a0e      	ldr	r2, [pc, #56]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 800597c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005980:	6413      	str	r3, [r2, #64]	; 0x40
 8005982:	4b0c      	ldr	r3, [pc, #48]	; (80059b4 <HAL_RCC_OscConfig+0x2ac>)
 8005984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800598a:	60bb      	str	r3, [r7, #8]
 800598c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800598e:	2301      	movs	r3, #1
 8005990:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005992:	4b0b      	ldr	r3, [pc, #44]	; (80059c0 <HAL_RCC_OscConfig+0x2b8>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d121      	bne.n	80059e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800599e:	4b08      	ldr	r3, [pc, #32]	; (80059c0 <HAL_RCC_OscConfig+0x2b8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a07      	ldr	r2, [pc, #28]	; (80059c0 <HAL_RCC_OscConfig+0x2b8>)
 80059a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059aa:	f7fe fc0b 	bl	80041c4 <HAL_GetTick>
 80059ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	e011      	b.n	80059d6 <HAL_RCC_OscConfig+0x2ce>
 80059b2:	bf00      	nop
 80059b4:	40023800 	.word	0x40023800
 80059b8:	42470000 	.word	0x42470000
 80059bc:	42470e80 	.word	0x42470e80
 80059c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059c4:	f7fe fbfe 	bl	80041c4 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e0fd      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059d6:	4b81      	ldr	r3, [pc, #516]	; (8005bdc <HAL_RCC_OscConfig+0x4d4>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0f0      	beq.n	80059c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d106      	bne.n	80059f8 <HAL_RCC_OscConfig+0x2f0>
 80059ea:	4b7d      	ldr	r3, [pc, #500]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 80059ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ee:	4a7c      	ldr	r2, [pc, #496]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	6713      	str	r3, [r2, #112]	; 0x70
 80059f6:	e01c      	b.n	8005a32 <HAL_RCC_OscConfig+0x32a>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	2b05      	cmp	r3, #5
 80059fe:	d10c      	bne.n	8005a1a <HAL_RCC_OscConfig+0x312>
 8005a00:	4b77      	ldr	r3, [pc, #476]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a04:	4a76      	ldr	r2, [pc, #472]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a06:	f043 0304 	orr.w	r3, r3, #4
 8005a0a:	6713      	str	r3, [r2, #112]	; 0x70
 8005a0c:	4b74      	ldr	r3, [pc, #464]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a10:	4a73      	ldr	r2, [pc, #460]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a12:	f043 0301 	orr.w	r3, r3, #1
 8005a16:	6713      	str	r3, [r2, #112]	; 0x70
 8005a18:	e00b      	b.n	8005a32 <HAL_RCC_OscConfig+0x32a>
 8005a1a:	4b71      	ldr	r3, [pc, #452]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a1e:	4a70      	ldr	r2, [pc, #448]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a20:	f023 0301 	bic.w	r3, r3, #1
 8005a24:	6713      	str	r3, [r2, #112]	; 0x70
 8005a26:	4b6e      	ldr	r3, [pc, #440]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a2a:	4a6d      	ldr	r2, [pc, #436]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a2c:	f023 0304 	bic.w	r3, r3, #4
 8005a30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d015      	beq.n	8005a66 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a3a:	f7fe fbc3 	bl	80041c4 <HAL_GetTick>
 8005a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a40:	e00a      	b.n	8005a58 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a42:	f7fe fbbf 	bl	80041c4 <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d901      	bls.n	8005a58 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e0bc      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a58:	4b61      	ldr	r3, [pc, #388]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d0ee      	beq.n	8005a42 <HAL_RCC_OscConfig+0x33a>
 8005a64:	e014      	b.n	8005a90 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a66:	f7fe fbad 	bl	80041c4 <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a6c:	e00a      	b.n	8005a84 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a6e:	f7fe fba9 	bl	80041c4 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d901      	bls.n	8005a84 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e0a6      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a84:	4b56      	ldr	r3, [pc, #344]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1ee      	bne.n	8005a6e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a90:	7dfb      	ldrb	r3, [r7, #23]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d105      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a96:	4b52      	ldr	r3, [pc, #328]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9a:	4a51      	ldr	r2, [pc, #324]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aa0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 8092 	beq.w	8005bd0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005aac:	4b4c      	ldr	r3, [pc, #304]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f003 030c 	and.w	r3, r3, #12
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d05c      	beq.n	8005b72 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d141      	bne.n	8005b44 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ac0:	4b48      	ldr	r3, [pc, #288]	; (8005be4 <HAL_RCC_OscConfig+0x4dc>)
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac6:	f7fe fb7d 	bl	80041c4 <HAL_GetTick>
 8005aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005acc:	e008      	b.n	8005ae0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ace:	f7fe fb79 	bl	80041c4 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d901      	bls.n	8005ae0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e078      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ae0:	4b3f      	ldr	r3, [pc, #252]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1f0      	bne.n	8005ace <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	69da      	ldr	r2, [r3, #28]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a1b      	ldr	r3, [r3, #32]
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	019b      	lsls	r3, r3, #6
 8005afc:	431a      	orrs	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b02:	085b      	lsrs	r3, r3, #1
 8005b04:	3b01      	subs	r3, #1
 8005b06:	041b      	lsls	r3, r3, #16
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0e:	061b      	lsls	r3, r3, #24
 8005b10:	4933      	ldr	r1, [pc, #204]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b16:	4b33      	ldr	r3, [pc, #204]	; (8005be4 <HAL_RCC_OscConfig+0x4dc>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b1c:	f7fe fb52 	bl	80041c4 <HAL_GetTick>
 8005b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b22:	e008      	b.n	8005b36 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b24:	f7fe fb4e 	bl	80041c4 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e04d      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b36:	4b2a      	ldr	r3, [pc, #168]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0f0      	beq.n	8005b24 <HAL_RCC_OscConfig+0x41c>
 8005b42:	e045      	b.n	8005bd0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b44:	4b27      	ldr	r3, [pc, #156]	; (8005be4 <HAL_RCC_OscConfig+0x4dc>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4a:	f7fe fb3b 	bl	80041c4 <HAL_GetTick>
 8005b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b50:	e008      	b.n	8005b64 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b52:	f7fe fb37 	bl	80041c4 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e036      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b64:	4b1e      	ldr	r3, [pc, #120]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1f0      	bne.n	8005b52 <HAL_RCC_OscConfig+0x44a>
 8005b70:	e02e      	b.n	8005bd0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e029      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b7e:	4b18      	ldr	r3, [pc, #96]	; (8005be0 <HAL_RCC_OscConfig+0x4d8>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d11c      	bne.n	8005bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d115      	bne.n	8005bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d10d      	bne.n	8005bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d106      	bne.n	8005bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d001      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e000      	b.n	8005bd2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	40007000 	.word	0x40007000
 8005be0:	40023800 	.word	0x40023800
 8005be4:	42470060 	.word	0x42470060

08005be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e0cc      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bfc:	4b68      	ldr	r3, [pc, #416]	; (8005da0 <HAL_RCC_ClockConfig+0x1b8>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 030f 	and.w	r3, r3, #15
 8005c04:	683a      	ldr	r2, [r7, #0]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d90c      	bls.n	8005c24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c0a:	4b65      	ldr	r3, [pc, #404]	; (8005da0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	b2d2      	uxtb	r2, r2
 8005c10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c12:	4b63      	ldr	r3, [pc, #396]	; (8005da0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 030f 	and.w	r3, r3, #15
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d001      	beq.n	8005c24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e0b8      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0302 	and.w	r3, r3, #2
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d020      	beq.n	8005c72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0304 	and.w	r3, r3, #4
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d005      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c3c:	4b59      	ldr	r3, [pc, #356]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	4a58      	ldr	r2, [pc, #352]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0308 	and.w	r3, r3, #8
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d005      	beq.n	8005c60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c54:	4b53      	ldr	r3, [pc, #332]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	4a52      	ldr	r2, [pc, #328]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c60:	4b50      	ldr	r3, [pc, #320]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	494d      	ldr	r1, [pc, #308]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0301 	and.w	r3, r3, #1
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d044      	beq.n	8005d08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d107      	bne.n	8005c96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c86:	4b47      	ldr	r3, [pc, #284]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d119      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e07f      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d003      	beq.n	8005ca6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ca2:	2b03      	cmp	r3, #3
 8005ca4:	d107      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ca6:	4b3f      	ldr	r3, [pc, #252]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d109      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e06f      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cb6:	4b3b      	ldr	r3, [pc, #236]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0302 	and.w	r3, r3, #2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e067      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cc6:	4b37      	ldr	r3, [pc, #220]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f023 0203 	bic.w	r2, r3, #3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	4934      	ldr	r1, [pc, #208]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cd8:	f7fe fa74 	bl	80041c4 <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cde:	e00a      	b.n	8005cf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ce0:	f7fe fa70 	bl	80041c4 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d901      	bls.n	8005cf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e04f      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cf6:	4b2b      	ldr	r3, [pc, #172]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f003 020c 	and.w	r2, r3, #12
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d1eb      	bne.n	8005ce0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d08:	4b25      	ldr	r3, [pc, #148]	; (8005da0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 030f 	and.w	r3, r3, #15
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d20c      	bcs.n	8005d30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d16:	4b22      	ldr	r3, [pc, #136]	; (8005da0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	b2d2      	uxtb	r2, r2
 8005d1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d1e:	4b20      	ldr	r3, [pc, #128]	; (8005da0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 030f 	and.w	r3, r3, #15
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d001      	beq.n	8005d30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e032      	b.n	8005d96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d008      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d3c:	4b19      	ldr	r3, [pc, #100]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	4916      	ldr	r1, [pc, #88]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0308 	and.w	r3, r3, #8
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d009      	beq.n	8005d6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d5a:	4b12      	ldr	r3, [pc, #72]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	490e      	ldr	r1, [pc, #56]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d6e:	f000 f821 	bl	8005db4 <HAL_RCC_GetSysClockFreq>
 8005d72:	4601      	mov	r1, r0
 8005d74:	4b0b      	ldr	r3, [pc, #44]	; (8005da4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	091b      	lsrs	r3, r3, #4
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	4a0a      	ldr	r2, [pc, #40]	; (8005da8 <HAL_RCC_ClockConfig+0x1c0>)
 8005d80:	5cd3      	ldrb	r3, [r2, r3]
 8005d82:	fa21 f303 	lsr.w	r3, r1, r3
 8005d86:	4a09      	ldr	r2, [pc, #36]	; (8005dac <HAL_RCC_ClockConfig+0x1c4>)
 8005d88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d8a:	4b09      	ldr	r3, [pc, #36]	; (8005db0 <HAL_RCC_ClockConfig+0x1c8>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7fe f9d4 	bl	800413c <HAL_InitTick>

  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	40023c00 	.word	0x40023c00
 8005da4:	40023800 	.word	0x40023800
 8005da8:	0800c9cc 	.word	0x0800c9cc
 8005dac:	200000f8 	.word	0x200000f8
 8005db0:	200000fc 	.word	0x200000fc

08005db4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	607b      	str	r3, [r7, #4]
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	60fb      	str	r3, [r7, #12]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dca:	4b63      	ldr	r3, [pc, #396]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 030c 	and.w	r3, r3, #12
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d007      	beq.n	8005de6 <HAL_RCC_GetSysClockFreq+0x32>
 8005dd6:	2b08      	cmp	r3, #8
 8005dd8:	d008      	beq.n	8005dec <HAL_RCC_GetSysClockFreq+0x38>
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f040 80b4 	bne.w	8005f48 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005de0:	4b5e      	ldr	r3, [pc, #376]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005de2:	60bb      	str	r3, [r7, #8]
       break;
 8005de4:	e0b3      	b.n	8005f4e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005de6:	4b5e      	ldr	r3, [pc, #376]	; (8005f60 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005de8:	60bb      	str	r3, [r7, #8]
      break;
 8005dea:	e0b0      	b.n	8005f4e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dec:	4b5a      	ldr	r3, [pc, #360]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005df4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005df6:	4b58      	ldr	r3, [pc, #352]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d04a      	beq.n	8005e98 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e02:	4b55      	ldr	r3, [pc, #340]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	099b      	lsrs	r3, r3, #6
 8005e08:	f04f 0400 	mov.w	r4, #0
 8005e0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	ea03 0501 	and.w	r5, r3, r1
 8005e18:	ea04 0602 	and.w	r6, r4, r2
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	4632      	mov	r2, r6
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	f04f 0400 	mov.w	r4, #0
 8005e28:	0154      	lsls	r4, r2, #5
 8005e2a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005e2e:	014b      	lsls	r3, r1, #5
 8005e30:	4619      	mov	r1, r3
 8005e32:	4622      	mov	r2, r4
 8005e34:	1b49      	subs	r1, r1, r5
 8005e36:	eb62 0206 	sbc.w	r2, r2, r6
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	f04f 0400 	mov.w	r4, #0
 8005e42:	0194      	lsls	r4, r2, #6
 8005e44:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005e48:	018b      	lsls	r3, r1, #6
 8005e4a:	1a5b      	subs	r3, r3, r1
 8005e4c:	eb64 0402 	sbc.w	r4, r4, r2
 8005e50:	f04f 0100 	mov.w	r1, #0
 8005e54:	f04f 0200 	mov.w	r2, #0
 8005e58:	00e2      	lsls	r2, r4, #3
 8005e5a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005e5e:	00d9      	lsls	r1, r3, #3
 8005e60:	460b      	mov	r3, r1
 8005e62:	4614      	mov	r4, r2
 8005e64:	195b      	adds	r3, r3, r5
 8005e66:	eb44 0406 	adc.w	r4, r4, r6
 8005e6a:	f04f 0100 	mov.w	r1, #0
 8005e6e:	f04f 0200 	mov.w	r2, #0
 8005e72:	0262      	lsls	r2, r4, #9
 8005e74:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005e78:	0259      	lsls	r1, r3, #9
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	4614      	mov	r4, r2
 8005e7e:	4618      	mov	r0, r3
 8005e80:	4621      	mov	r1, r4
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f04f 0400 	mov.w	r4, #0
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4623      	mov	r3, r4
 8005e8c:	f7fa fedc 	bl	8000c48 <__aeabi_uldivmod>
 8005e90:	4603      	mov	r3, r0
 8005e92:	460c      	mov	r4, r1
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	e049      	b.n	8005f2c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e98:	4b2f      	ldr	r3, [pc, #188]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	099b      	lsrs	r3, r3, #6
 8005e9e:	f04f 0400 	mov.w	r4, #0
 8005ea2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005ea6:	f04f 0200 	mov.w	r2, #0
 8005eaa:	ea03 0501 	and.w	r5, r3, r1
 8005eae:	ea04 0602 	and.w	r6, r4, r2
 8005eb2:	4629      	mov	r1, r5
 8005eb4:	4632      	mov	r2, r6
 8005eb6:	f04f 0300 	mov.w	r3, #0
 8005eba:	f04f 0400 	mov.w	r4, #0
 8005ebe:	0154      	lsls	r4, r2, #5
 8005ec0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005ec4:	014b      	lsls	r3, r1, #5
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4622      	mov	r2, r4
 8005eca:	1b49      	subs	r1, r1, r5
 8005ecc:	eb62 0206 	sbc.w	r2, r2, r6
 8005ed0:	f04f 0300 	mov.w	r3, #0
 8005ed4:	f04f 0400 	mov.w	r4, #0
 8005ed8:	0194      	lsls	r4, r2, #6
 8005eda:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ede:	018b      	lsls	r3, r1, #6
 8005ee0:	1a5b      	subs	r3, r3, r1
 8005ee2:	eb64 0402 	sbc.w	r4, r4, r2
 8005ee6:	f04f 0100 	mov.w	r1, #0
 8005eea:	f04f 0200 	mov.w	r2, #0
 8005eee:	00e2      	lsls	r2, r4, #3
 8005ef0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005ef4:	00d9      	lsls	r1, r3, #3
 8005ef6:	460b      	mov	r3, r1
 8005ef8:	4614      	mov	r4, r2
 8005efa:	195b      	adds	r3, r3, r5
 8005efc:	eb44 0406 	adc.w	r4, r4, r6
 8005f00:	f04f 0100 	mov.w	r1, #0
 8005f04:	f04f 0200 	mov.w	r2, #0
 8005f08:	02a2      	lsls	r2, r4, #10
 8005f0a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005f0e:	0299      	lsls	r1, r3, #10
 8005f10:	460b      	mov	r3, r1
 8005f12:	4614      	mov	r4, r2
 8005f14:	4618      	mov	r0, r3
 8005f16:	4621      	mov	r1, r4
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f04f 0400 	mov.w	r4, #0
 8005f1e:	461a      	mov	r2, r3
 8005f20:	4623      	mov	r3, r4
 8005f22:	f7fa fe91 	bl	8000c48 <__aeabi_uldivmod>
 8005f26:	4603      	mov	r3, r0
 8005f28:	460c      	mov	r4, r1
 8005f2a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005f2c:	4b0a      	ldr	r3, [pc, #40]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	0c1b      	lsrs	r3, r3, #16
 8005f32:	f003 0303 	and.w	r3, r3, #3
 8005f36:	3301      	adds	r3, #1
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f44:	60bb      	str	r3, [r7, #8]
      break;
 8005f46:	e002      	b.n	8005f4e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f48:	4b04      	ldr	r3, [pc, #16]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005f4a:	60bb      	str	r3, [r7, #8]
      break;
 8005f4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f4e:	68bb      	ldr	r3, [r7, #8]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3714      	adds	r7, #20
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	00f42400 	.word	0x00f42400
 8005f60:	007a1200 	.word	0x007a1200

08005f64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f64:	b480      	push	{r7}
 8005f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f68:	4b03      	ldr	r3, [pc, #12]	; (8005f78 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	200000f8 	.word	0x200000f8

08005f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f80:	f7ff fff0 	bl	8005f64 <HAL_RCC_GetHCLKFreq>
 8005f84:	4601      	mov	r1, r0
 8005f86:	4b05      	ldr	r3, [pc, #20]	; (8005f9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	0a9b      	lsrs	r3, r3, #10
 8005f8c:	f003 0307 	and.w	r3, r3, #7
 8005f90:	4a03      	ldr	r2, [pc, #12]	; (8005fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f92:	5cd3      	ldrb	r3, [r2, r3]
 8005f94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40023800 	.word	0x40023800
 8005fa0:	0800c9dc 	.word	0x0800c9dc

08005fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005fa8:	f7ff ffdc 	bl	8005f64 <HAL_RCC_GetHCLKFreq>
 8005fac:	4601      	mov	r1, r0
 8005fae:	4b05      	ldr	r3, [pc, #20]	; (8005fc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	0b5b      	lsrs	r3, r3, #13
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	4a03      	ldr	r2, [pc, #12]	; (8005fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fba:	5cd3      	ldrb	r3, [r2, r3]
 8005fbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	40023800 	.word	0x40023800
 8005fc8:	0800c9dc 	.word	0x0800c9dc

08005fcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e056      	b.n	800608c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d106      	bne.n	8005ffe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7fc ffb9 	bl	8002f70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2202      	movs	r2, #2
 8006002:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006014:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	431a      	orrs	r2, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	431a      	orrs	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	431a      	orrs	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	431a      	orrs	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	ea42 0103 	orr.w	r1, r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	0c1b      	lsrs	r3, r3, #16
 800605c:	f003 0104 	and.w	r1, r3, #4
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	69da      	ldr	r2, [r3, #28]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800607a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	3708      	adds	r7, #8
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e01d      	b.n	80060e2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d106      	bne.n	80060c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7fd fcb2 	bl	8003a24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	3304      	adds	r3, #4
 80060d0:	4619      	mov	r1, r3
 80060d2:	4610      	mov	r0, r2
 80060d4:	f000 fe92 	bl	8006dfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b085      	sub	sp, #20
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f042 0201 	orr.w	r2, r2, #1
 8006100:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2b06      	cmp	r3, #6
 8006112:	d007      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0201 	orr.w	r2, r2, #1
 8006122:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3714      	adds	r7, #20
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr

08006132 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b082      	sub	sp, #8
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e01d      	b.n	8006180 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2b00      	cmp	r3, #0
 800614e:	d106      	bne.n	800615e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7fd fdf5 	bl	8003d48 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2202      	movs	r2, #2
 8006162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	3304      	adds	r3, #4
 800616e:	4619      	mov	r1, r3
 8006170:	4610      	mov	r0, r2
 8006172:	f000 fe43 	bl	8006dfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3708      	adds	r7, #8
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e01d      	b.n	80061d6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d106      	bne.n	80061b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f815 	bl	80061de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2202      	movs	r2, #2
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	3304      	adds	r3, #4
 80061c4:	4619      	mov	r1, r3
 80061c6:	4610      	mov	r0, r2
 80061c8:	f000 fe18 	bl	8006dfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3708      	adds	r7, #8
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}

080061de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
	...

080061f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2201      	movs	r2, #1
 8006204:	6839      	ldr	r1, [r7, #0]
 8006206:	4618      	mov	r0, r3
 8006208:	f001 fa0c 	bl	8007624 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a15      	ldr	r2, [pc, #84]	; (8006268 <HAL_TIM_PWM_Start+0x74>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d004      	beq.n	8006220 <HAL_TIM_PWM_Start+0x2c>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a14      	ldr	r2, [pc, #80]	; (800626c <HAL_TIM_PWM_Start+0x78>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d101      	bne.n	8006224 <HAL_TIM_PWM_Start+0x30>
 8006220:	2301      	movs	r3, #1
 8006222:	e000      	b.n	8006226 <HAL_TIM_PWM_Start+0x32>
 8006224:	2300      	movs	r3, #0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d007      	beq.n	800623a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006238:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f003 0307 	and.w	r3, r3, #7
 8006244:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2b06      	cmp	r3, #6
 800624a:	d007      	beq.n	800625c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f042 0201 	orr.w	r2, r2, #1
 800625a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	40010000 	.word	0x40010000
 800626c:	40010400 	.word	0x40010400

08006270 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d101      	bne.n	8006282 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e01d      	b.n	80062be <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006288:	b2db      	uxtb	r3, r3
 800628a:	2b00      	cmp	r3, #0
 800628c:	d106      	bne.n	800629c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f815 	bl	80062c6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3304      	adds	r3, #4
 80062ac:	4619      	mov	r1, r3
 80062ae:	4610      	mov	r0, r2
 80062b0:	f000 fda4 	bl	8006dfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3708      	adds	r7, #8
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b083      	sub	sp, #12
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80062ce:	bf00      	nop
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
	...

080062dc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b0c      	cmp	r3, #12
 80062ea:	d841      	bhi.n	8006370 <HAL_TIM_IC_Start_IT+0x94>
 80062ec:	a201      	add	r2, pc, #4	; (adr r2, 80062f4 <HAL_TIM_IC_Start_IT+0x18>)
 80062ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f2:	bf00      	nop
 80062f4:	08006329 	.word	0x08006329
 80062f8:	08006371 	.word	0x08006371
 80062fc:	08006371 	.word	0x08006371
 8006300:	08006371 	.word	0x08006371
 8006304:	0800633b 	.word	0x0800633b
 8006308:	08006371 	.word	0x08006371
 800630c:	08006371 	.word	0x08006371
 8006310:	08006371 	.word	0x08006371
 8006314:	0800634d 	.word	0x0800634d
 8006318:	08006371 	.word	0x08006371
 800631c:	08006371 	.word	0x08006371
 8006320:	08006371 	.word	0x08006371
 8006324:	0800635f 	.word	0x0800635f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f042 0202 	orr.w	r2, r2, #2
 8006336:	60da      	str	r2, [r3, #12]
      break;
 8006338:	e01b      	b.n	8006372 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68da      	ldr	r2, [r3, #12]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f042 0204 	orr.w	r2, r2, #4
 8006348:	60da      	str	r2, [r3, #12]
      break;
 800634a:	e012      	b.n	8006372 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0208 	orr.w	r2, r2, #8
 800635a:	60da      	str	r2, [r3, #12]
      break;
 800635c:	e009      	b.n	8006372 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68da      	ldr	r2, [r3, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f042 0210 	orr.w	r2, r2, #16
 800636c:	60da      	str	r2, [r3, #12]
      break;
 800636e:	e000      	b.n	8006372 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8006370:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2201      	movs	r2, #1
 8006378:	6839      	ldr	r1, [r7, #0]
 800637a:	4618      	mov	r0, r3
 800637c:	f001 f952 	bl	8007624 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f003 0307 	and.w	r3, r3, #7
 800638a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b06      	cmp	r3, #6
 8006390:	d007      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f042 0201 	orr.w	r2, r2, #1
 80063a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b0c      	cmp	r3, #12
 80063ba:	d841      	bhi.n	8006440 <HAL_TIM_IC_Stop_IT+0x94>
 80063bc:	a201      	add	r2, pc, #4	; (adr r2, 80063c4 <HAL_TIM_IC_Stop_IT+0x18>)
 80063be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c2:	bf00      	nop
 80063c4:	080063f9 	.word	0x080063f9
 80063c8:	08006441 	.word	0x08006441
 80063cc:	08006441 	.word	0x08006441
 80063d0:	08006441 	.word	0x08006441
 80063d4:	0800640b 	.word	0x0800640b
 80063d8:	08006441 	.word	0x08006441
 80063dc:	08006441 	.word	0x08006441
 80063e0:	08006441 	.word	0x08006441
 80063e4:	0800641d 	.word	0x0800641d
 80063e8:	08006441 	.word	0x08006441
 80063ec:	08006441 	.word	0x08006441
 80063f0:	08006441 	.word	0x08006441
 80063f4:	0800642f 	.word	0x0800642f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68da      	ldr	r2, [r3, #12]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 0202 	bic.w	r2, r2, #2
 8006406:	60da      	str	r2, [r3, #12]
      break;
 8006408:	e01b      	b.n	8006442 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f022 0204 	bic.w	r2, r2, #4
 8006418:	60da      	str	r2, [r3, #12]
      break;
 800641a:	e012      	b.n	8006442 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68da      	ldr	r2, [r3, #12]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0208 	bic.w	r2, r2, #8
 800642a:	60da      	str	r2, [r3, #12]
      break;
 800642c:	e009      	b.n	8006442 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68da      	ldr	r2, [r3, #12]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 0210 	bic.w	r2, r2, #16
 800643c:	60da      	str	r2, [r3, #12]
      break;
 800643e:	e000      	b.n	8006442 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8006440:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2200      	movs	r2, #0
 8006448:	6839      	ldr	r1, [r7, #0]
 800644a:	4618      	mov	r0, r3
 800644c:	f001 f8ea 	bl	8007624 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	6a1a      	ldr	r2, [r3, #32]
 8006456:	f241 1311 	movw	r3, #4369	; 0x1111
 800645a:	4013      	ands	r3, r2
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10f      	bne.n	8006480 <HAL_TIM_IC_Stop_IT+0xd4>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6a1a      	ldr	r2, [r3, #32]
 8006466:	f240 4344 	movw	r3, #1092	; 0x444
 800646a:	4013      	ands	r3, r2
 800646c:	2b00      	cmp	r3, #0
 800646e:	d107      	bne.n	8006480 <HAL_TIM_IC_Stop_IT+0xd4>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f022 0201 	bic.w	r2, r2, #1
 800647e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop

0800648c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d101      	bne.n	80064a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e083      	b.n	80065a8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d106      	bne.n	80064ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7fd fbc9 	bl	8003c4c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2202      	movs	r2, #2
 80064be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	6812      	ldr	r2, [r2, #0]
 80064cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064d0:	f023 0307 	bic.w	r3, r3, #7
 80064d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	3304      	adds	r3, #4
 80064de:	4619      	mov	r1, r3
 80064e0:	4610      	mov	r0, r2
 80064e2:	f000 fc8b 	bl	8006dfc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	697a      	ldr	r2, [r7, #20]
 8006504:	4313      	orrs	r3, r2
 8006506:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	021b      	lsls	r3, r3, #8
 800651e:	4313      	orrs	r3, r2
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800652c:	f023 030c 	bic.w	r3, r3, #12
 8006530:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006538:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800653c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	021b      	lsls	r3, r3, #8
 8006548:	4313      	orrs	r3, r2
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4313      	orrs	r3, r2
 800654e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	011a      	lsls	r2, r3, #4
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	031b      	lsls	r3, r3, #12
 800655c:	4313      	orrs	r3, r2
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	4313      	orrs	r3, r2
 8006562:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800656a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	011b      	lsls	r3, r3, #4
 800657e:	4313      	orrs	r3, r2
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3718      	adds	r7, #24
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <HAL_TIM_Encoder_Start+0x16>
 80065c0:	2b04      	cmp	r3, #4
 80065c2:	d008      	beq.n	80065d6 <HAL_TIM_Encoder_Start+0x26>
 80065c4:	e00f      	b.n	80065e6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2201      	movs	r2, #1
 80065cc:	2100      	movs	r1, #0
 80065ce:	4618      	mov	r0, r3
 80065d0:	f001 f828 	bl	8007624 <TIM_CCxChannelCmd>
      break;
 80065d4:	e016      	b.n	8006604 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2201      	movs	r2, #1
 80065dc:	2104      	movs	r1, #4
 80065de:	4618      	mov	r0, r3
 80065e0:	f001 f820 	bl	8007624 <TIM_CCxChannelCmd>
      break;
 80065e4:	e00e      	b.n	8006604 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2201      	movs	r2, #1
 80065ec:	2100      	movs	r1, #0
 80065ee:	4618      	mov	r0, r3
 80065f0:	f001 f818 	bl	8007624 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2201      	movs	r2, #1
 80065fa:	2104      	movs	r1, #4
 80065fc:	4618      	mov	r0, r3
 80065fe:	f001 f811 	bl	8007624 <TIM_CCxChannelCmd>
      break;
 8006602:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 0201 	orr.w	r2, r2, #1
 8006612:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3708      	adds	r7, #8
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b082      	sub	sp, #8
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b02      	cmp	r3, #2
 8006632:	d122      	bne.n	800667a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b02      	cmp	r3, #2
 8006640:	d11b      	bne.n	800667a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f06f 0202 	mvn.w	r2, #2
 800664a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	f003 0303 	and.w	r3, r3, #3
 800665c:	2b00      	cmp	r3, #0
 800665e:	d003      	beq.n	8006668 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7fb fc91 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 8006666:	e005      	b.n	8006674 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fba9 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fbb0 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b04      	cmp	r3, #4
 8006686:	d122      	bne.n	80066ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b04      	cmp	r3, #4
 8006694:	d11b      	bne.n	80066ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f06f 0204 	mvn.w	r2, #4
 800669e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2202      	movs	r2, #2
 80066a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d003      	beq.n	80066bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f7fb fc67 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 80066ba:	e005      	b.n	80066c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 fb7f 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 fb86 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	f003 0308 	and.w	r3, r3, #8
 80066d8:	2b08      	cmp	r3, #8
 80066da:	d122      	bne.n	8006722 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f003 0308 	and.w	r3, r3, #8
 80066e6:	2b08      	cmp	r3, #8
 80066e8:	d11b      	bne.n	8006722 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f06f 0208 	mvn.w	r2, #8
 80066f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2204      	movs	r2, #4
 80066f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	69db      	ldr	r3, [r3, #28]
 8006700:	f003 0303 	and.w	r3, r3, #3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f7fb fc3d 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 800670e:	e005      	b.n	800671c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 fb55 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 fb5c 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	f003 0310 	and.w	r3, r3, #16
 800672c:	2b10      	cmp	r3, #16
 800672e:	d122      	bne.n	8006776 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	f003 0310 	and.w	r3, r3, #16
 800673a:	2b10      	cmp	r3, #16
 800673c:	d11b      	bne.n	8006776 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f06f 0210 	mvn.w	r2, #16
 8006746:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2208      	movs	r2, #8
 800674c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	69db      	ldr	r3, [r3, #28]
 8006754:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f7fb fc13 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 8006762:	e005      	b.n	8006770 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 fb2b 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fb32 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b01      	cmp	r3, #1
 8006782:	d10e      	bne.n	80067a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b01      	cmp	r3, #1
 8006790:	d107      	bne.n	80067a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f06f 0201 	mvn.w	r2, #1
 800679a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f000 fb05 	bl	8006dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ac:	2b80      	cmp	r3, #128	; 0x80
 80067ae:	d10e      	bne.n	80067ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ba:	2b80      	cmp	r3, #128	; 0x80
 80067bc:	d107      	bne.n	80067ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f001 f829 	bl	8007820 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d8:	2b40      	cmp	r3, #64	; 0x40
 80067da:	d10e      	bne.n	80067fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e6:	2b40      	cmp	r3, #64	; 0x40
 80067e8:	d107      	bne.n	80067fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 faf7 	bl	8006de8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	f003 0320 	and.w	r3, r3, #32
 8006804:	2b20      	cmp	r3, #32
 8006806:	d10e      	bne.n	8006826 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	f003 0320 	and.w	r3, r3, #32
 8006812:	2b20      	cmp	r3, #32
 8006814:	d107      	bne.n	8006826 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f06f 0220 	mvn.w	r2, #32
 800681e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 fff3 	bl	800780c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006842:	2b01      	cmp	r3, #1
 8006844:	d101      	bne.n	800684a <HAL_TIM_OC_ConfigChannel+0x1a>
 8006846:	2302      	movs	r3, #2
 8006848:	e04e      	b.n	80068e8 <HAL_TIM_OC_ConfigChannel+0xb8>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2201      	movs	r2, #1
 800684e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2202      	movs	r2, #2
 8006856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2b0c      	cmp	r3, #12
 800685e:	d839      	bhi.n	80068d4 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006860:	a201      	add	r2, pc, #4	; (adr r2, 8006868 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006866:	bf00      	nop
 8006868:	0800689d 	.word	0x0800689d
 800686c:	080068d5 	.word	0x080068d5
 8006870:	080068d5 	.word	0x080068d5
 8006874:	080068d5 	.word	0x080068d5
 8006878:	080068ab 	.word	0x080068ab
 800687c:	080068d5 	.word	0x080068d5
 8006880:	080068d5 	.word	0x080068d5
 8006884:	080068d5 	.word	0x080068d5
 8006888:	080068b9 	.word	0x080068b9
 800688c:	080068d5 	.word	0x080068d5
 8006890:	080068d5 	.word	0x080068d5
 8006894:	080068d5 	.word	0x080068d5
 8006898:	080068c7 	.word	0x080068c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fb4a 	bl	8006f3c <TIM_OC1_SetConfig>
      break;
 80068a8:	e015      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68b9      	ldr	r1, [r7, #8]
 80068b0:	4618      	mov	r0, r3
 80068b2:	f000 fbb3 	bl	800701c <TIM_OC2_SetConfig>
      break;
 80068b6:	e00e      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68b9      	ldr	r1, [r7, #8]
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 fc22 	bl	8007108 <TIM_OC3_SetConfig>
      break;
 80068c4:	e007      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68b9      	ldr	r1, [r7, #8]
 80068cc:	4618      	mov	r0, r3
 80068ce:	f000 fc8f 	bl	80071f0 <TIM_OC4_SetConfig>
      break;
 80068d2:	e000      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80068d4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006902:	2b01      	cmp	r3, #1
 8006904:	d101      	bne.n	800690a <HAL_TIM_IC_ConfigChannel+0x1a>
 8006906:	2302      	movs	r3, #2
 8006908:	e08a      	b.n	8006a20 <HAL_TIM_IC_ConfigChannel+0x130>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2202      	movs	r2, #2
 8006916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d11b      	bne.n	8006958 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6818      	ldr	r0, [r3, #0]
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	6819      	ldr	r1, [r3, #0]
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f000 fcb4 	bl	800729c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699a      	ldr	r2, [r3, #24]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f022 020c 	bic.w	r2, r2, #12
 8006942:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6999      	ldr	r1, [r3, #24]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	689a      	ldr	r2, [r3, #8]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	430a      	orrs	r2, r1
 8006954:	619a      	str	r2, [r3, #24]
 8006956:	e05a      	b.n	8006a0e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b04      	cmp	r3, #4
 800695c:	d11c      	bne.n	8006998 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6818      	ldr	r0, [r3, #0]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	6819      	ldr	r1, [r3, #0]
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	685a      	ldr	r2, [r3, #4]
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f000 fd38 	bl	80073e2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	699a      	ldr	r2, [r3, #24]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006980:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6999      	ldr	r1, [r3, #24]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	021a      	lsls	r2, r3, #8
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	430a      	orrs	r2, r1
 8006994:	619a      	str	r2, [r3, #24]
 8006996:	e03a      	b.n	8006a0e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b08      	cmp	r3, #8
 800699c:	d11b      	bne.n	80069d6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6818      	ldr	r0, [r3, #0]
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	6819      	ldr	r1, [r3, #0]
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f000 fd85 	bl	80074bc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69da      	ldr	r2, [r3, #28]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 020c 	bic.w	r2, r2, #12
 80069c0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	69d9      	ldr	r1, [r3, #28]
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	689a      	ldr	r2, [r3, #8]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	61da      	str	r2, [r3, #28]
 80069d4:	e01b      	b.n	8006a0e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6818      	ldr	r0, [r3, #0]
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	6819      	ldr	r1, [r3, #0]
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	f000 fda5 	bl	8007534 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	69da      	ldr	r2, [r3, #28]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80069f8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	69d9      	ldr	r1, [r3, #28]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	021a      	lsls	r2, r3, #8
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d101      	bne.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006a3e:	2302      	movs	r3, #2
 8006a40:	e0b4      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x184>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2b0c      	cmp	r3, #12
 8006a56:	f200 809f 	bhi.w	8006b98 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006a5a:	a201      	add	r2, pc, #4	; (adr r2, 8006a60 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a60:	08006a95 	.word	0x08006a95
 8006a64:	08006b99 	.word	0x08006b99
 8006a68:	08006b99 	.word	0x08006b99
 8006a6c:	08006b99 	.word	0x08006b99
 8006a70:	08006ad5 	.word	0x08006ad5
 8006a74:	08006b99 	.word	0x08006b99
 8006a78:	08006b99 	.word	0x08006b99
 8006a7c:	08006b99 	.word	0x08006b99
 8006a80:	08006b17 	.word	0x08006b17
 8006a84:	08006b99 	.word	0x08006b99
 8006a88:	08006b99 	.word	0x08006b99
 8006a8c:	08006b99 	.word	0x08006b99
 8006a90:	08006b57 	.word	0x08006b57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68b9      	ldr	r1, [r7, #8]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fa4e 	bl	8006f3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	699a      	ldr	r2, [r3, #24]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0208 	orr.w	r2, r2, #8
 8006aae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	699a      	ldr	r2, [r3, #24]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f022 0204 	bic.w	r2, r2, #4
 8006abe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	6999      	ldr	r1, [r3, #24]
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	691a      	ldr	r2, [r3, #16]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	619a      	str	r2, [r3, #24]
      break;
 8006ad2:	e062      	b.n	8006b9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68b9      	ldr	r1, [r7, #8]
 8006ada:	4618      	mov	r0, r3
 8006adc:	f000 fa9e 	bl	800701c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	699a      	ldr	r2, [r3, #24]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006afe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6999      	ldr	r1, [r3, #24]
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	691b      	ldr	r3, [r3, #16]
 8006b0a:	021a      	lsls	r2, r3, #8
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	619a      	str	r2, [r3, #24]
      break;
 8006b14:	e041      	b.n	8006b9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68b9      	ldr	r1, [r7, #8]
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f000 faf3 	bl	8007108 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0208 	orr.w	r2, r2, #8
 8006b30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69da      	ldr	r2, [r3, #28]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0204 	bic.w	r2, r2, #4
 8006b40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	69d9      	ldr	r1, [r3, #28]
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	61da      	str	r2, [r3, #28]
      break;
 8006b54:	e021      	b.n	8006b9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68b9      	ldr	r1, [r7, #8]
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f000 fb47 	bl	80071f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69da      	ldr	r2, [r3, #28]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	69da      	ldr	r2, [r3, #28]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	69d9      	ldr	r1, [r3, #28]
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	021a      	lsls	r2, r3, #8
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	61da      	str	r2, [r3, #28]
      break;
 8006b96:	e000      	b.n	8006b9a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006b98:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d101      	bne.n	8006bcc <HAL_TIM_ConfigClockSource+0x18>
 8006bc8:	2302      	movs	r3, #2
 8006bca:	e0a6      	b.n	8006d1a <HAL_TIM_ConfigClockSource+0x166>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006bea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bf2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b40      	cmp	r3, #64	; 0x40
 8006c02:	d067      	beq.n	8006cd4 <HAL_TIM_ConfigClockSource+0x120>
 8006c04:	2b40      	cmp	r3, #64	; 0x40
 8006c06:	d80b      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x6c>
 8006c08:	2b10      	cmp	r3, #16
 8006c0a:	d073      	beq.n	8006cf4 <HAL_TIM_ConfigClockSource+0x140>
 8006c0c:	2b10      	cmp	r3, #16
 8006c0e:	d802      	bhi.n	8006c16 <HAL_TIM_ConfigClockSource+0x62>
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d06f      	beq.n	8006cf4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006c14:	e078      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006c16:	2b20      	cmp	r3, #32
 8006c18:	d06c      	beq.n	8006cf4 <HAL_TIM_ConfigClockSource+0x140>
 8006c1a:	2b30      	cmp	r3, #48	; 0x30
 8006c1c:	d06a      	beq.n	8006cf4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006c1e:	e073      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006c20:	2b70      	cmp	r3, #112	; 0x70
 8006c22:	d00d      	beq.n	8006c40 <HAL_TIM_ConfigClockSource+0x8c>
 8006c24:	2b70      	cmp	r3, #112	; 0x70
 8006c26:	d804      	bhi.n	8006c32 <HAL_TIM_ConfigClockSource+0x7e>
 8006c28:	2b50      	cmp	r3, #80	; 0x50
 8006c2a:	d033      	beq.n	8006c94 <HAL_TIM_ConfigClockSource+0xe0>
 8006c2c:	2b60      	cmp	r3, #96	; 0x60
 8006c2e:	d041      	beq.n	8006cb4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006c30:	e06a      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c36:	d066      	beq.n	8006d06 <HAL_TIM_ConfigClockSource+0x152>
 8006c38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c3c:	d017      	beq.n	8006c6e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006c3e:	e063      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6818      	ldr	r0, [r3, #0]
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	6899      	ldr	r1, [r3, #8]
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	f000 fcc8 	bl	80075e4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c62:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	609a      	str	r2, [r3, #8]
      break;
 8006c6c:	e04c      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6818      	ldr	r0, [r3, #0]
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	6899      	ldr	r1, [r3, #8]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685a      	ldr	r2, [r3, #4]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f000 fcb1 	bl	80075e4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	689a      	ldr	r2, [r3, #8]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c90:	609a      	str	r2, [r3, #8]
      break;
 8006c92:	e039      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6818      	ldr	r0, [r3, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	6859      	ldr	r1, [r3, #4]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f000 fb6f 	bl	8007384 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2150      	movs	r1, #80	; 0x50
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fc7e 	bl	80075ae <TIM_ITRx_SetConfig>
      break;
 8006cb2:	e029      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6818      	ldr	r0, [r3, #0]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	6859      	ldr	r1, [r3, #4]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	f000 fbcb 	bl	800745c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2160      	movs	r1, #96	; 0x60
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 fc6e 	bl	80075ae <TIM_ITRx_SetConfig>
      break;
 8006cd2:	e019      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6818      	ldr	r0, [r3, #0]
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	6859      	ldr	r1, [r3, #4]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	f000 fb4f 	bl	8007384 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2140      	movs	r1, #64	; 0x40
 8006cec:	4618      	mov	r0, r3
 8006cee:	f000 fc5e 	bl	80075ae <TIM_ITRx_SetConfig>
      break;
 8006cf2:	e009      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	4610      	mov	r0, r2
 8006d00:	f000 fc55 	bl	80075ae <TIM_ITRx_SetConfig>
      break;
 8006d04:	e000      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006d06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3710      	adds	r7, #16
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
	...

08006d24 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	2b0c      	cmp	r3, #12
 8006d36:	d831      	bhi.n	8006d9c <HAL_TIM_ReadCapturedValue+0x78>
 8006d38:	a201      	add	r2, pc, #4	; (adr r2, 8006d40 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3e:	bf00      	nop
 8006d40:	08006d75 	.word	0x08006d75
 8006d44:	08006d9d 	.word	0x08006d9d
 8006d48:	08006d9d 	.word	0x08006d9d
 8006d4c:	08006d9d 	.word	0x08006d9d
 8006d50:	08006d7f 	.word	0x08006d7f
 8006d54:	08006d9d 	.word	0x08006d9d
 8006d58:	08006d9d 	.word	0x08006d9d
 8006d5c:	08006d9d 	.word	0x08006d9d
 8006d60:	08006d89 	.word	0x08006d89
 8006d64:	08006d9d 	.word	0x08006d9d
 8006d68:	08006d9d 	.word	0x08006d9d
 8006d6c:	08006d9d 	.word	0x08006d9d
 8006d70:	08006d93 	.word	0x08006d93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d7a:	60fb      	str	r3, [r7, #12]

      break;
 8006d7c:	e00f      	b.n	8006d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d84:	60fb      	str	r3, [r7, #12]

      break;
 8006d86:	e00a      	b.n	8006d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8e:	60fb      	str	r3, [r7, #12]

      break;
 8006d90:	e005      	b.n	8006d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d98:	60fb      	str	r3, [r7, #12]

      break;
 8006d9a:	e000      	b.n	8006d9e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006d9c:	bf00      	nop
  }

  return tmpreg;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	4a40      	ldr	r2, [pc, #256]	; (8006f10 <TIM_Base_SetConfig+0x114>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d013      	beq.n	8006e3c <TIM_Base_SetConfig+0x40>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e1a:	d00f      	beq.n	8006e3c <TIM_Base_SetConfig+0x40>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a3d      	ldr	r2, [pc, #244]	; (8006f14 <TIM_Base_SetConfig+0x118>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d00b      	beq.n	8006e3c <TIM_Base_SetConfig+0x40>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a3c      	ldr	r2, [pc, #240]	; (8006f18 <TIM_Base_SetConfig+0x11c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d007      	beq.n	8006e3c <TIM_Base_SetConfig+0x40>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a3b      	ldr	r2, [pc, #236]	; (8006f1c <TIM_Base_SetConfig+0x120>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d003      	beq.n	8006e3c <TIM_Base_SetConfig+0x40>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a3a      	ldr	r2, [pc, #232]	; (8006f20 <TIM_Base_SetConfig+0x124>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d108      	bne.n	8006e4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a2f      	ldr	r2, [pc, #188]	; (8006f10 <TIM_Base_SetConfig+0x114>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d02b      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e5c:	d027      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a2c      	ldr	r2, [pc, #176]	; (8006f14 <TIM_Base_SetConfig+0x118>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d023      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a2b      	ldr	r2, [pc, #172]	; (8006f18 <TIM_Base_SetConfig+0x11c>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d01f      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a2a      	ldr	r2, [pc, #168]	; (8006f1c <TIM_Base_SetConfig+0x120>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d01b      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a29      	ldr	r2, [pc, #164]	; (8006f20 <TIM_Base_SetConfig+0x124>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d017      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a28      	ldr	r2, [pc, #160]	; (8006f24 <TIM_Base_SetConfig+0x128>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d013      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a27      	ldr	r2, [pc, #156]	; (8006f28 <TIM_Base_SetConfig+0x12c>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d00f      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a26      	ldr	r2, [pc, #152]	; (8006f2c <TIM_Base_SetConfig+0x130>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d00b      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a25      	ldr	r2, [pc, #148]	; (8006f30 <TIM_Base_SetConfig+0x134>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d007      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a24      	ldr	r2, [pc, #144]	; (8006f34 <TIM_Base_SetConfig+0x138>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d003      	beq.n	8006eae <TIM_Base_SetConfig+0xb2>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a23      	ldr	r2, [pc, #140]	; (8006f38 <TIM_Base_SetConfig+0x13c>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d108      	bne.n	8006ec0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a0a      	ldr	r2, [pc, #40]	; (8006f10 <TIM_Base_SetConfig+0x114>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d003      	beq.n	8006ef4 <TIM_Base_SetConfig+0xf8>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a0c      	ldr	r2, [pc, #48]	; (8006f20 <TIM_Base_SetConfig+0x124>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d103      	bne.n	8006efc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	691a      	ldr	r2, [r3, #16]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	615a      	str	r2, [r3, #20]
}
 8006f02:	bf00      	nop
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	40010000 	.word	0x40010000
 8006f14:	40000400 	.word	0x40000400
 8006f18:	40000800 	.word	0x40000800
 8006f1c:	40000c00 	.word	0x40000c00
 8006f20:	40010400 	.word	0x40010400
 8006f24:	40014000 	.word	0x40014000
 8006f28:	40014400 	.word	0x40014400
 8006f2c:	40014800 	.word	0x40014800
 8006f30:	40001800 	.word	0x40001800
 8006f34:	40001c00 	.word	0x40001c00
 8006f38:	40002000 	.word	0x40002000

08006f3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b087      	sub	sp, #28
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	f023 0201 	bic.w	r2, r3, #1
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	699b      	ldr	r3, [r3, #24]
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f023 0303 	bic.w	r3, r3, #3
 8006f72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f023 0302 	bic.w	r3, r3, #2
 8006f84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a20      	ldr	r2, [pc, #128]	; (8007014 <TIM_OC1_SetConfig+0xd8>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d003      	beq.n	8006fa0 <TIM_OC1_SetConfig+0x64>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a1f      	ldr	r2, [pc, #124]	; (8007018 <TIM_OC1_SetConfig+0xdc>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d10c      	bne.n	8006fba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	f023 0308 	bic.w	r3, r3, #8
 8006fa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	f023 0304 	bic.w	r3, r3, #4
 8006fb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a15      	ldr	r2, [pc, #84]	; (8007014 <TIM_OC1_SetConfig+0xd8>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d003      	beq.n	8006fca <TIM_OC1_SetConfig+0x8e>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a14      	ldr	r2, [pc, #80]	; (8007018 <TIM_OC1_SetConfig+0xdc>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d111      	bne.n	8006fee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	685a      	ldr	r2, [r3, #4]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	621a      	str	r2, [r3, #32]
}
 8007008:	bf00      	nop
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr
 8007014:	40010000 	.word	0x40010000
 8007018:	40010400 	.word	0x40010400

0800701c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800701c:	b480      	push	{r7}
 800701e:	b087      	sub	sp, #28
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	f023 0210 	bic.w	r2, r3, #16
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	699b      	ldr	r3, [r3, #24]
 8007042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800704a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	021b      	lsls	r3, r3, #8
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	4313      	orrs	r3, r2
 800705e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f023 0320 	bic.w	r3, r3, #32
 8007066:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	4313      	orrs	r3, r2
 8007072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a22      	ldr	r2, [pc, #136]	; (8007100 <TIM_OC2_SetConfig+0xe4>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d003      	beq.n	8007084 <TIM_OC2_SetConfig+0x68>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a21      	ldr	r2, [pc, #132]	; (8007104 <TIM_OC2_SetConfig+0xe8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d10d      	bne.n	80070a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800708a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	4313      	orrs	r3, r2
 8007096:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800709e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a17      	ldr	r2, [pc, #92]	; (8007100 <TIM_OC2_SetConfig+0xe4>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d003      	beq.n	80070b0 <TIM_OC2_SetConfig+0x94>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a16      	ldr	r2, [pc, #88]	; (8007104 <TIM_OC2_SetConfig+0xe8>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d113      	bne.n	80070d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	695b      	ldr	r3, [r3, #20]
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	685a      	ldr	r2, [r3, #4]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	621a      	str	r2, [r3, #32]
}
 80070f2:	bf00      	nop
 80070f4:	371c      	adds	r7, #28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	40010000 	.word	0x40010000
 8007104:	40010400 	.word	0x40010400

08007108 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a1b      	ldr	r3, [r3, #32]
 8007116:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f023 0303 	bic.w	r3, r3, #3
 800713e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	4313      	orrs	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	021b      	lsls	r3, r3, #8
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	4313      	orrs	r3, r2
 800715c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a21      	ldr	r2, [pc, #132]	; (80071e8 <TIM_OC3_SetConfig+0xe0>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d003      	beq.n	800716e <TIM_OC3_SetConfig+0x66>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a20      	ldr	r2, [pc, #128]	; (80071ec <TIM_OC3_SetConfig+0xe4>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d10d      	bne.n	800718a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007174:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	021b      	lsls	r3, r3, #8
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	4313      	orrs	r3, r2
 8007180:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007188:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a16      	ldr	r2, [pc, #88]	; (80071e8 <TIM_OC3_SetConfig+0xe0>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d003      	beq.n	800719a <TIM_OC3_SetConfig+0x92>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a15      	ldr	r2, [pc, #84]	; (80071ec <TIM_OC3_SetConfig+0xe4>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d113      	bne.n	80071c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	695b      	ldr	r3, [r3, #20]
 80071ae:	011b      	lsls	r3, r3, #4
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	011b      	lsls	r3, r3, #4
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	4313      	orrs	r3, r2
 80071c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	693a      	ldr	r2, [r7, #16]
 80071c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	685a      	ldr	r2, [r3, #4]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	621a      	str	r2, [r3, #32]
}
 80071dc:	bf00      	nop
 80071de:	371c      	adds	r7, #28
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	40010000 	.word	0x40010000
 80071ec:	40010400 	.word	0x40010400

080071f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b087      	sub	sp, #28
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a1b      	ldr	r3, [r3, #32]
 80071fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800721e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007226:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	021b      	lsls	r3, r3, #8
 800722e:	68fa      	ldr	r2, [r7, #12]
 8007230:	4313      	orrs	r3, r2
 8007232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800723a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	031b      	lsls	r3, r3, #12
 8007242:	693a      	ldr	r2, [r7, #16]
 8007244:	4313      	orrs	r3, r2
 8007246:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a12      	ldr	r2, [pc, #72]	; (8007294 <TIM_OC4_SetConfig+0xa4>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d003      	beq.n	8007258 <TIM_OC4_SetConfig+0x68>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a11      	ldr	r2, [pc, #68]	; (8007298 <TIM_OC4_SetConfig+0xa8>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d109      	bne.n	800726c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800725e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	695b      	ldr	r3, [r3, #20]
 8007264:	019b      	lsls	r3, r3, #6
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	4313      	orrs	r3, r2
 800726a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	621a      	str	r2, [r3, #32]
}
 8007286:	bf00      	nop
 8007288:	371c      	adds	r7, #28
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	40010000 	.word	0x40010000
 8007298:	40010400 	.word	0x40010400

0800729c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
 80072a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	f023 0201 	bic.w	r2, r3, #1
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6a1b      	ldr	r3, [r3, #32]
 80072c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	4a28      	ldr	r2, [pc, #160]	; (8007368 <TIM_TI1_SetConfig+0xcc>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d01b      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d0:	d017      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	4a25      	ldr	r2, [pc, #148]	; (800736c <TIM_TI1_SetConfig+0xd0>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d013      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	4a24      	ldr	r2, [pc, #144]	; (8007370 <TIM_TI1_SetConfig+0xd4>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d00f      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	4a23      	ldr	r2, [pc, #140]	; (8007374 <TIM_TI1_SetConfig+0xd8>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d00b      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	4a22      	ldr	r2, [pc, #136]	; (8007378 <TIM_TI1_SetConfig+0xdc>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d007      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	4a21      	ldr	r2, [pc, #132]	; (800737c <TIM_TI1_SetConfig+0xe0>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d003      	beq.n	8007302 <TIM_TI1_SetConfig+0x66>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	4a20      	ldr	r2, [pc, #128]	; (8007380 <TIM_TI1_SetConfig+0xe4>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d101      	bne.n	8007306 <TIM_TI1_SetConfig+0x6a>
 8007302:	2301      	movs	r3, #1
 8007304:	e000      	b.n	8007308 <TIM_TI1_SetConfig+0x6c>
 8007306:	2300      	movs	r3, #0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d008      	beq.n	800731e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	f023 0303 	bic.w	r3, r3, #3
 8007312:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4313      	orrs	r3, r2
 800731a:	617b      	str	r3, [r7, #20]
 800731c:	e003      	b.n	8007326 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	f043 0301 	orr.w	r3, r3, #1
 8007324:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800732c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	011b      	lsls	r3, r3, #4
 8007332:	b2db      	uxtb	r3, r3
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	4313      	orrs	r3, r2
 8007338:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	f023 030a 	bic.w	r3, r3, #10
 8007340:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	f003 030a 	and.w	r3, r3, #10
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	4313      	orrs	r3, r2
 800734c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	697a      	ldr	r2, [r7, #20]
 8007352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	621a      	str	r2, [r3, #32]
}
 800735a:	bf00      	nop
 800735c:	371c      	adds	r7, #28
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	40010000 	.word	0x40010000
 800736c:	40000400 	.word	0x40000400
 8007370:	40000800 	.word	0x40000800
 8007374:	40000c00 	.word	0x40000c00
 8007378:	40010400 	.word	0x40010400
 800737c:	40014000 	.word	0x40014000
 8007380:	40001800 	.word	0x40001800

08007384 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007384:	b480      	push	{r7}
 8007386:	b087      	sub	sp, #28
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6a1b      	ldr	r3, [r3, #32]
 8007394:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	f023 0201 	bic.w	r2, r3, #1
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	011b      	lsls	r3, r3, #4
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	f023 030a 	bic.w	r3, r3, #10
 80073c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073c2:	697a      	ldr	r2, [r7, #20]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	621a      	str	r2, [r3, #32]
}
 80073d6:	bf00      	nop
 80073d8:	371c      	adds	r7, #28
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b087      	sub	sp, #28
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	607a      	str	r2, [r7, #4]
 80073ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
 80073f4:	f023 0210 	bic.w	r2, r3, #16
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6a1b      	ldr	r3, [r3, #32]
 8007406:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800740e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	021b      	lsls	r3, r3, #8
 8007414:	697a      	ldr	r2, [r7, #20]
 8007416:	4313      	orrs	r3, r2
 8007418:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007420:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	031b      	lsls	r3, r3, #12
 8007426:	b29b      	uxth	r3, r3
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007434:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	011b      	lsls	r3, r3, #4
 800743a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	4313      	orrs	r3, r2
 8007442:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	693a      	ldr	r2, [r7, #16]
 800744e:	621a      	str	r2, [r3, #32]
}
 8007450:	bf00      	nop
 8007452:	371c      	adds	r7, #28
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800745c:	b480      	push	{r7}
 800745e:	b087      	sub	sp, #28
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6a1b      	ldr	r3, [r3, #32]
 800746c:	f023 0210 	bic.w	r2, r3, #16
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6a1b      	ldr	r3, [r3, #32]
 800747e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007486:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	031b      	lsls	r3, r3, #12
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	4313      	orrs	r3, r2
 8007490:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007498:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	011b      	lsls	r3, r3, #4
 800749e:	693a      	ldr	r2, [r7, #16]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	693a      	ldr	r2, [r7, #16]
 80074ae:	621a      	str	r2, [r3, #32]
}
 80074b0:	bf00      	nop
 80074b2:	371c      	adds	r7, #28
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074bc:	b480      	push	{r7}
 80074be:	b087      	sub	sp, #28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
 80074c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6a1b      	ldr	r3, [r3, #32]
 80074ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6a1b      	ldr	r3, [r3, #32]
 80074e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f023 0303 	bic.w	r3, r3, #3
 80074e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074f8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	011b      	lsls	r3, r3, #4
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	4313      	orrs	r3, r2
 8007504:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800750c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	021b      	lsls	r3, r3, #8
 8007512:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	4313      	orrs	r3, r2
 800751a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	697a      	ldr	r2, [r7, #20]
 8007520:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	621a      	str	r2, [r3, #32]
}
 8007528:	bf00      	nop
 800752a:	371c      	adds	r7, #28
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007534:	b480      	push	{r7}
 8007536:	b087      	sub	sp, #28
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	607a      	str	r2, [r7, #4]
 8007540:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6a1b      	ldr	r3, [r3, #32]
 8007546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	69db      	ldr	r3, [r3, #28]
 8007552:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6a1b      	ldr	r3, [r3, #32]
 8007558:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007560:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	021b      	lsls	r3, r3, #8
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	4313      	orrs	r3, r2
 800756a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007572:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	031b      	lsls	r3, r3, #12
 8007578:	b29b      	uxth	r3, r3
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	4313      	orrs	r3, r2
 800757e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007586:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	031b      	lsls	r3, r3, #12
 800758c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	4313      	orrs	r3, r2
 8007594:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	697a      	ldr	r2, [r7, #20]
 800759a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	693a      	ldr	r2, [r7, #16]
 80075a0:	621a      	str	r2, [r3, #32]
}
 80075a2:	bf00      	nop
 80075a4:	371c      	adds	r7, #28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr

080075ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b085      	sub	sp, #20
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
 80075b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075c6:	683a      	ldr	r2, [r7, #0]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	f043 0307 	orr.w	r3, r3, #7
 80075d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	68fa      	ldr	r2, [r7, #12]
 80075d6:	609a      	str	r2, [r3, #8]
}
 80075d8:	bf00      	nop
 80075da:	3714      	adds	r7, #20
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b087      	sub	sp, #28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
 80075f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	021a      	lsls	r2, r3, #8
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	431a      	orrs	r2, r3
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	4313      	orrs	r3, r2
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	4313      	orrs	r3, r2
 8007610:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	609a      	str	r2, [r3, #8]
}
 8007618:	bf00      	nop
 800761a:	371c      	adds	r7, #28
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f003 031f 	and.w	r3, r3, #31
 8007636:	2201      	movs	r2, #1
 8007638:	fa02 f303 	lsl.w	r3, r2, r3
 800763c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6a1a      	ldr	r2, [r3, #32]
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	43db      	mvns	r3, r3
 8007646:	401a      	ands	r2, r3
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6a1a      	ldr	r2, [r3, #32]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f003 031f 	and.w	r3, r3, #31
 8007656:	6879      	ldr	r1, [r7, #4]
 8007658:	fa01 f303 	lsl.w	r3, r1, r3
 800765c:	431a      	orrs	r2, r3
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	621a      	str	r2, [r3, #32]
}
 8007662:	bf00      	nop
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
	...

08007670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007680:	2b01      	cmp	r3, #1
 8007682:	d101      	bne.n	8007688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007684:	2302      	movs	r3, #2
 8007686:	e05a      	b.n	800773e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2202      	movs	r2, #2
 8007694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a21      	ldr	r2, [pc, #132]	; (800774c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d022      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076d4:	d01d      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a1d      	ldr	r2, [pc, #116]	; (8007750 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d018      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a1b      	ldr	r2, [pc, #108]	; (8007754 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d013      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a1a      	ldr	r2, [pc, #104]	; (8007758 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d00e      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a18      	ldr	r2, [pc, #96]	; (800775c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d009      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a17      	ldr	r2, [pc, #92]	; (8007760 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d004      	beq.n	8007712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a15      	ldr	r2, [pc, #84]	; (8007764 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d10c      	bne.n	800772c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007718:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	4313      	orrs	r3, r2
 8007722:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3714      	adds	r7, #20
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop
 800774c:	40010000 	.word	0x40010000
 8007750:	40000400 	.word	0x40000400
 8007754:	40000800 	.word	0x40000800
 8007758:	40000c00 	.word	0x40000c00
 800775c:	40010400 	.word	0x40010400
 8007760:	40014000 	.word	0x40014000
 8007764:	40001800 	.word	0x40001800

08007768 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007768:	b480      	push	{r7}
 800776a:	b085      	sub	sp, #20
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800777c:	2b01      	cmp	r3, #1
 800777e:	d101      	bne.n	8007784 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007780:	2302      	movs	r3, #2
 8007782:	e03d      	b.n	8007800 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	68db      	ldr	r3, [r3, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	695b      	ldr	r3, [r3, #20]
 80077dc:	4313      	orrs	r3, r2
 80077de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	69db      	ldr	r3, [r3, #28]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3714      	adds	r7, #20
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr

0800780c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e03f      	b.n	80078c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800784c:	b2db      	uxtb	r3, r3
 800784e:	2b00      	cmp	r3, #0
 8007850:	d106      	bne.n	8007860 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f7fc fb9c 	bl	8003f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2224      	movs	r2, #36	; 0x24
 8007864:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68da      	ldr	r2, [r3, #12]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007876:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 fbf1 	bl	8008060 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	691a      	ldr	r2, [r3, #16]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800788c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	695a      	ldr	r2, [r3, #20]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800789c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68da      	ldr	r2, [r3, #12]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80078ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2220      	movs	r2, #32
 80078b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2220      	movs	r2, #32
 80078c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3708      	adds	r7, #8
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b088      	sub	sp, #32
 80078d2:	af02      	add	r7, sp, #8
 80078d4:	60f8      	str	r0, [r7, #12]
 80078d6:	60b9      	str	r1, [r7, #8]
 80078d8:	603b      	str	r3, [r7, #0]
 80078da:	4613      	mov	r3, r2
 80078dc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80078de:	2300      	movs	r3, #0
 80078e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	2b20      	cmp	r3, #32
 80078ec:	f040 8083 	bne.w	80079f6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d002      	beq.n	80078fc <HAL_UART_Transmit+0x2e>
 80078f6:	88fb      	ldrh	r3, [r7, #6]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d101      	bne.n	8007900 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e07b      	b.n	80079f8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007906:	2b01      	cmp	r3, #1
 8007908:	d101      	bne.n	800790e <HAL_UART_Transmit+0x40>
 800790a:	2302      	movs	r3, #2
 800790c:	e074      	b.n	80079f8 <HAL_UART_Transmit+0x12a>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2221      	movs	r2, #33	; 0x21
 8007920:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007924:	f7fc fc4e 	bl	80041c4 <HAL_GetTick>
 8007928:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	88fa      	ldrh	r2, [r7, #6]
 800792e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	88fa      	ldrh	r2, [r7, #6]
 8007934:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800793e:	e042      	b.n	80079c6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007944:	b29b      	uxth	r3, r3
 8007946:	3b01      	subs	r3, #1
 8007948:	b29a      	uxth	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007956:	d122      	bne.n	800799e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	2200      	movs	r2, #0
 8007960:	2180      	movs	r1, #128	; 0x80
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f000 fa10 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e042      	b.n	80079f8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	881b      	ldrh	r3, [r3, #0]
 800797a:	461a      	mov	r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007984:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d103      	bne.n	8007996 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	3302      	adds	r3, #2
 8007992:	60bb      	str	r3, [r7, #8]
 8007994:	e017      	b.n	80079c6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	3301      	adds	r3, #1
 800799a:	60bb      	str	r3, [r7, #8]
 800799c:	e013      	b.n	80079c6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	2200      	movs	r2, #0
 80079a6:	2180      	movs	r1, #128	; 0x80
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f000 f9ed 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80079b4:	2303      	movs	r3, #3
 80079b6:	e01f      	b.n	80079f8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	1c5a      	adds	r2, r3, #1
 80079bc:	60ba      	str	r2, [r7, #8]
 80079be:	781a      	ldrb	r2, [r3, #0]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1b7      	bne.n	8007940 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	9300      	str	r3, [sp, #0]
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2200      	movs	r2, #0
 80079d8:	2140      	movs	r1, #64	; 0x40
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f000 f9d4 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e006      	b.n	80079f8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2220      	movs	r2, #32
 80079ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80079f2:	2300      	movs	r3, #0
 80079f4:	e000      	b.n	80079f8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80079f6:	2302      	movs	r3, #2
  }
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3718      	adds	r7, #24
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b088      	sub	sp, #32
 8007a04:	af02      	add	r7, sp, #8
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007a10:	2300      	movs	r3, #0
 8007a12:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007a1a:	b2db      	uxtb	r3, r3
 8007a1c:	2b20      	cmp	r3, #32
 8007a1e:	f040 8090 	bne.w	8007b42 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d002      	beq.n	8007a2e <HAL_UART_Receive+0x2e>
 8007a28:	88fb      	ldrh	r3, [r7, #6]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d101      	bne.n	8007a32 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e088      	b.n	8007b44 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d101      	bne.n	8007a40 <HAL_UART_Receive+0x40>
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	e081      	b.n	8007b44 <HAL_UART_Receive+0x144>
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2222      	movs	r2, #34	; 0x22
 8007a52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007a56:	f7fc fbb5 	bl	80041c4 <HAL_GetTick>
 8007a5a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	88fa      	ldrh	r2, [r7, #6]
 8007a60:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	88fa      	ldrh	r2, [r7, #6]
 8007a66:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007a70:	e05c      	b.n	8007b2c <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	b29a      	uxth	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a88:	d12b      	bne.n	8007ae2 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	2200      	movs	r2, #0
 8007a92:	2120      	movs	r1, #32
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	f000 f977 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e04f      	b.n	8007b44 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10c      	bne.n	8007aca <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007abc:	b29a      	uxth	r2, r3
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	3302      	adds	r3, #2
 8007ac6:	60bb      	str	r3, [r7, #8]
 8007ac8:	e030      	b.n	8007b2c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	3301      	adds	r3, #1
 8007ade:	60bb      	str	r3, [r7, #8]
 8007ae0:	e024      	b.n	8007b2c <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	9300      	str	r3, [sp, #0]
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	2120      	movs	r1, #32
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 f94b 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d001      	beq.n	8007afc <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e023      	b.n	8007b44 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d108      	bne.n	8007b16 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	6859      	ldr	r1, [r3, #4]
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	1c5a      	adds	r2, r3, #1
 8007b0e:	60ba      	str	r2, [r7, #8]
 8007b10:	b2ca      	uxtb	r2, r1
 8007b12:	701a      	strb	r2, [r3, #0]
 8007b14:	e00a      	b.n	8007b2c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	b2da      	uxtb	r2, r3
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	1c59      	adds	r1, r3, #1
 8007b22:	60b9      	str	r1, [r7, #8]
 8007b24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b28:	b2d2      	uxtb	r2, r2
 8007b2a:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d19d      	bne.n	8007a72 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2220      	movs	r2, #32
 8007b3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	e000      	b.n	8007b44 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8007b42:	2302      	movs	r3, #2
  }
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3718      	adds	r7, #24
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b088      	sub	sp, #32
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	f003 030f 	and.w	r3, r3, #15
 8007b7a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10d      	bne.n	8007b9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	f003 0320 	and.w	r3, r3, #32
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d008      	beq.n	8007b9e <HAL_UART_IRQHandler+0x52>
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	f003 0320 	and.w	r3, r3, #32
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d003      	beq.n	8007b9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 f9e0 	bl	8007f5c <UART_Receive_IT>
      return;
 8007b9c:	e0d1      	b.n	8007d42 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	f000 80b0 	beq.w	8007d06 <HAL_UART_IRQHandler+0x1ba>
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d105      	bne.n	8007bbc <HAL_UART_IRQHandler+0x70>
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 80a5 	beq.w	8007d06 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007bbc:	69fb      	ldr	r3, [r7, #28]
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00a      	beq.n	8007bdc <HAL_UART_IRQHandler+0x90>
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d005      	beq.n	8007bdc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd4:	f043 0201 	orr.w	r2, r3, #1
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	f003 0304 	and.w	r3, r3, #4
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00a      	beq.n	8007bfc <HAL_UART_IRQHandler+0xb0>
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f003 0301 	and.w	r3, r3, #1
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d005      	beq.n	8007bfc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf4:	f043 0202 	orr.w	r2, r3, #2
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <HAL_UART_IRQHandler+0xd0>
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	f003 0301 	and.w	r3, r3, #1
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d005      	beq.n	8007c1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c14:	f043 0204 	orr.w	r2, r3, #4
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	f003 0308 	and.w	r3, r3, #8
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00f      	beq.n	8007c46 <HAL_UART_IRQHandler+0xfa>
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	f003 0320 	and.w	r3, r3, #32
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d104      	bne.n	8007c3a <HAL_UART_IRQHandler+0xee>
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d005      	beq.n	8007c46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c3e:	f043 0208 	orr.w	r2, r3, #8
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d078      	beq.n	8007d40 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	f003 0320 	and.w	r3, r3, #32
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d007      	beq.n	8007c68 <HAL_UART_IRQHandler+0x11c>
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	f003 0320 	and.w	r3, r3, #32
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d002      	beq.n	8007c68 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 f97a 	bl	8007f5c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	695b      	ldr	r3, [r3, #20]
 8007c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c72:	2b40      	cmp	r3, #64	; 0x40
 8007c74:	bf0c      	ite	eq
 8007c76:	2301      	moveq	r3, #1
 8007c78:	2300      	movne	r3, #0
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c82:	f003 0308 	and.w	r3, r3, #8
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d102      	bne.n	8007c90 <HAL_UART_IRQHandler+0x144>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d031      	beq.n	8007cf4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 f8c3 	bl	8007e1c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	695b      	ldr	r3, [r3, #20]
 8007c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca0:	2b40      	cmp	r3, #64	; 0x40
 8007ca2:	d123      	bne.n	8007cec <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	695a      	ldr	r2, [r3, #20]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cb2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d013      	beq.n	8007ce4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc0:	4a21      	ldr	r2, [pc, #132]	; (8007d48 <HAL_UART_IRQHandler+0x1fc>)
 8007cc2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7fc fd83 	bl	80047d4 <HAL_DMA_Abort_IT>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d016      	beq.n	8007d02 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007cde:	4610      	mov	r0, r2
 8007ce0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ce2:	e00e      	b.n	8007d02 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 f845 	bl	8007d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cea:	e00a      	b.n	8007d02 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 f841 	bl	8007d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cf2:	e006      	b.n	8007d02 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f83d 	bl	8007d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007d00:	e01e      	b.n	8007d40 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d02:	bf00      	nop
    return;
 8007d04:	e01c      	b.n	8007d40 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d008      	beq.n	8007d22 <HAL_UART_IRQHandler+0x1d6>
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d003      	beq.n	8007d22 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f8b0 	bl	8007e80 <UART_Transmit_IT>
    return;
 8007d20:	e00f      	b.n	8007d42 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00a      	beq.n	8007d42 <HAL_UART_IRQHandler+0x1f6>
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d005      	beq.n	8007d42 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 f8f8 	bl	8007f2c <UART_EndTransmit_IT>
    return;
 8007d3c:	bf00      	nop
 8007d3e:	e000      	b.n	8007d42 <HAL_UART_IRQHandler+0x1f6>
    return;
 8007d40:	bf00      	nop
  }
}
 8007d42:	3720      	adds	r7, #32
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	08007e59 	.word	0x08007e59

08007d4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007d54:	bf00      	nop
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007d7c:	bf00      	nop
 8007d7e:	370c      	adds	r7, #12
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	603b      	str	r3, [r7, #0]
 8007d94:	4613      	mov	r3, r2
 8007d96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d98:	e02c      	b.n	8007df4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da0:	d028      	beq.n	8007df4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d007      	beq.n	8007db8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007da8:	f7fc fa0c 	bl	80041c4 <HAL_GetTick>
 8007dac:	4602      	mov	r2, r0
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	69ba      	ldr	r2, [r7, #24]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d21d      	bcs.n	8007df4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68da      	ldr	r2, [r3, #12]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007dc6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	695a      	ldr	r2, [r3, #20]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 0201 	bic.w	r2, r2, #1
 8007dd6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2220      	movs	r2, #32
 8007ddc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2220      	movs	r2, #32
 8007de4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e00f      	b.n	8007e14 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	bf0c      	ite	eq
 8007e04:	2301      	moveq	r3, #1
 8007e06:	2300      	movne	r3, #0
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	79fb      	ldrb	r3, [r7, #7]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d0c3      	beq.n	8007d9a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3710      	adds	r7, #16
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007e32:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695a      	ldr	r2, [r3, #20]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0201 	bic.w	r2, r2, #1
 8007e42:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2220      	movs	r2, #32
 8007e48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007e4c:	bf00      	nop
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e72:	68f8      	ldr	r0, [r7, #12]
 8007e74:	f7ff ff7e 	bl	8007d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e78:	bf00      	nop
 8007e7a:	3710      	adds	r7, #16
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b21      	cmp	r3, #33	; 0x21
 8007e92:	d144      	bne.n	8007f1e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e9c:	d11a      	bne.n	8007ed4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a1b      	ldr	r3, [r3, #32]
 8007ea2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	881b      	ldrh	r3, [r3, #0]
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007eb2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d105      	bne.n	8007ec8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6a1b      	ldr	r3, [r3, #32]
 8007ec0:	1c9a      	adds	r2, r3, #2
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	621a      	str	r2, [r3, #32]
 8007ec6:	e00e      	b.n	8007ee6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a1b      	ldr	r3, [r3, #32]
 8007ecc:	1c5a      	adds	r2, r3, #1
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	621a      	str	r2, [r3, #32]
 8007ed2:	e008      	b.n	8007ee6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6a1b      	ldr	r3, [r3, #32]
 8007ed8:	1c59      	adds	r1, r3, #1
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	6211      	str	r1, [r2, #32]
 8007ede:	781a      	ldrb	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	3b01      	subs	r3, #1
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	687a      	ldr	r2, [r7, #4]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10f      	bne.n	8007f1a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68da      	ldr	r2, [r3, #12]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f08:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68da      	ldr	r2, [r3, #12]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f18:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	e000      	b.n	8007f20 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007f1e:	2302      	movs	r3, #2
  }
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68da      	ldr	r2, [r3, #12]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f42:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2220      	movs	r2, #32
 8007f48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f7ff fefd 	bl	8007d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3708      	adds	r7, #8
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b22      	cmp	r3, #34	; 0x22
 8007f6e:	d171      	bne.n	8008054 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f78:	d123      	bne.n	8007fc2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f7e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	691b      	ldr	r3, [r3, #16]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10e      	bne.n	8007fa6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9e:	1c9a      	adds	r2, r3, #2
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	629a      	str	r2, [r3, #40]	; 0x28
 8007fa4:	e029      	b.n	8007ffa <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	629a      	str	r2, [r3, #40]	; 0x28
 8007fc0:	e01b      	b.n	8007ffa <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10a      	bne.n	8007fe0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	6858      	ldr	r0, [r3, #4]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd4:	1c59      	adds	r1, r3, #1
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	6291      	str	r1, [r2, #40]	; 0x28
 8007fda:	b2c2      	uxtb	r2, r0
 8007fdc:	701a      	strb	r2, [r3, #0]
 8007fde:	e00c      	b.n	8007ffa <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fec:	1c58      	adds	r0, r3, #1
 8007fee:	6879      	ldr	r1, [r7, #4]
 8007ff0:	6288      	str	r0, [r1, #40]	; 0x28
 8007ff2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007ff6:	b2d2      	uxtb	r2, r2
 8007ff8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	3b01      	subs	r3, #1
 8008002:	b29b      	uxth	r3, r3
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	4619      	mov	r1, r3
 8008008:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800800a:	2b00      	cmp	r3, #0
 800800c:	d120      	bne.n	8008050 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 0220 	bic.w	r2, r2, #32
 800801c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	68da      	ldr	r2, [r3, #12]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800802c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	695a      	ldr	r2, [r3, #20]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f022 0201 	bic.w	r2, r2, #1
 800803c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2220      	movs	r2, #32
 8008042:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f7ff fe8a 	bl	8007d60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	e002      	b.n	8008056 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008050:	2300      	movs	r3, #0
 8008052:	e000      	b.n	8008056 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008054:	2302      	movs	r3, #2
  }
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008064:	b085      	sub	sp, #20
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	68da      	ldr	r2, [r3, #12]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689a      	ldr	r2, [r3, #8]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	431a      	orrs	r2, r3
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	431a      	orrs	r2, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	69db      	ldr	r3, [r3, #28]
 8008094:	4313      	orrs	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80080a2:	f023 030c 	bic.w	r3, r3, #12
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	6812      	ldr	r2, [r2, #0]
 80080aa:	68f9      	ldr	r1, [r7, #12]
 80080ac:	430b      	orrs	r3, r1
 80080ae:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	695b      	ldr	r3, [r3, #20]
 80080b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	699a      	ldr	r2, [r3, #24]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	430a      	orrs	r2, r1
 80080c4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080ce:	f040 818b 	bne.w	80083e8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4ac1      	ldr	r2, [pc, #772]	; (80083dc <UART_SetConfig+0x37c>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d005      	beq.n	80080e8 <UART_SetConfig+0x88>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4abf      	ldr	r2, [pc, #764]	; (80083e0 <UART_SetConfig+0x380>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	f040 80bd 	bne.w	8008262 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80080e8:	f7fd ff5c 	bl	8005fa4 <HAL_RCC_GetPCLK2Freq>
 80080ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	461d      	mov	r5, r3
 80080f2:	f04f 0600 	mov.w	r6, #0
 80080f6:	46a8      	mov	r8, r5
 80080f8:	46b1      	mov	r9, r6
 80080fa:	eb18 0308 	adds.w	r3, r8, r8
 80080fe:	eb49 0409 	adc.w	r4, r9, r9
 8008102:	4698      	mov	r8, r3
 8008104:	46a1      	mov	r9, r4
 8008106:	eb18 0805 	adds.w	r8, r8, r5
 800810a:	eb49 0906 	adc.w	r9, r9, r6
 800810e:	f04f 0100 	mov.w	r1, #0
 8008112:	f04f 0200 	mov.w	r2, #0
 8008116:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800811a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800811e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008122:	4688      	mov	r8, r1
 8008124:	4691      	mov	r9, r2
 8008126:	eb18 0005 	adds.w	r0, r8, r5
 800812a:	eb49 0106 	adc.w	r1, r9, r6
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	461d      	mov	r5, r3
 8008134:	f04f 0600 	mov.w	r6, #0
 8008138:	196b      	adds	r3, r5, r5
 800813a:	eb46 0406 	adc.w	r4, r6, r6
 800813e:	461a      	mov	r2, r3
 8008140:	4623      	mov	r3, r4
 8008142:	f7f8 fd81 	bl	8000c48 <__aeabi_uldivmod>
 8008146:	4603      	mov	r3, r0
 8008148:	460c      	mov	r4, r1
 800814a:	461a      	mov	r2, r3
 800814c:	4ba5      	ldr	r3, [pc, #660]	; (80083e4 <UART_SetConfig+0x384>)
 800814e:	fba3 2302 	umull	r2, r3, r3, r2
 8008152:	095b      	lsrs	r3, r3, #5
 8008154:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	461d      	mov	r5, r3
 800815c:	f04f 0600 	mov.w	r6, #0
 8008160:	46a9      	mov	r9, r5
 8008162:	46b2      	mov	sl, r6
 8008164:	eb19 0309 	adds.w	r3, r9, r9
 8008168:	eb4a 040a 	adc.w	r4, sl, sl
 800816c:	4699      	mov	r9, r3
 800816e:	46a2      	mov	sl, r4
 8008170:	eb19 0905 	adds.w	r9, r9, r5
 8008174:	eb4a 0a06 	adc.w	sl, sl, r6
 8008178:	f04f 0100 	mov.w	r1, #0
 800817c:	f04f 0200 	mov.w	r2, #0
 8008180:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008184:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008188:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800818c:	4689      	mov	r9, r1
 800818e:	4692      	mov	sl, r2
 8008190:	eb19 0005 	adds.w	r0, r9, r5
 8008194:	eb4a 0106 	adc.w	r1, sl, r6
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	461d      	mov	r5, r3
 800819e:	f04f 0600 	mov.w	r6, #0
 80081a2:	196b      	adds	r3, r5, r5
 80081a4:	eb46 0406 	adc.w	r4, r6, r6
 80081a8:	461a      	mov	r2, r3
 80081aa:	4623      	mov	r3, r4
 80081ac:	f7f8 fd4c 	bl	8000c48 <__aeabi_uldivmod>
 80081b0:	4603      	mov	r3, r0
 80081b2:	460c      	mov	r4, r1
 80081b4:	461a      	mov	r2, r3
 80081b6:	4b8b      	ldr	r3, [pc, #556]	; (80083e4 <UART_SetConfig+0x384>)
 80081b8:	fba3 1302 	umull	r1, r3, r3, r2
 80081bc:	095b      	lsrs	r3, r3, #5
 80081be:	2164      	movs	r1, #100	; 0x64
 80081c0:	fb01 f303 	mul.w	r3, r1, r3
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	3332      	adds	r3, #50	; 0x32
 80081ca:	4a86      	ldr	r2, [pc, #536]	; (80083e4 <UART_SetConfig+0x384>)
 80081cc:	fba2 2303 	umull	r2, r3, r2, r3
 80081d0:	095b      	lsrs	r3, r3, #5
 80081d2:	005b      	lsls	r3, r3, #1
 80081d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80081d8:	4498      	add	r8, r3
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	461d      	mov	r5, r3
 80081de:	f04f 0600 	mov.w	r6, #0
 80081e2:	46a9      	mov	r9, r5
 80081e4:	46b2      	mov	sl, r6
 80081e6:	eb19 0309 	adds.w	r3, r9, r9
 80081ea:	eb4a 040a 	adc.w	r4, sl, sl
 80081ee:	4699      	mov	r9, r3
 80081f0:	46a2      	mov	sl, r4
 80081f2:	eb19 0905 	adds.w	r9, r9, r5
 80081f6:	eb4a 0a06 	adc.w	sl, sl, r6
 80081fa:	f04f 0100 	mov.w	r1, #0
 80081fe:	f04f 0200 	mov.w	r2, #0
 8008202:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008206:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800820a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800820e:	4689      	mov	r9, r1
 8008210:	4692      	mov	sl, r2
 8008212:	eb19 0005 	adds.w	r0, r9, r5
 8008216:	eb4a 0106 	adc.w	r1, sl, r6
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	461d      	mov	r5, r3
 8008220:	f04f 0600 	mov.w	r6, #0
 8008224:	196b      	adds	r3, r5, r5
 8008226:	eb46 0406 	adc.w	r4, r6, r6
 800822a:	461a      	mov	r2, r3
 800822c:	4623      	mov	r3, r4
 800822e:	f7f8 fd0b 	bl	8000c48 <__aeabi_uldivmod>
 8008232:	4603      	mov	r3, r0
 8008234:	460c      	mov	r4, r1
 8008236:	461a      	mov	r2, r3
 8008238:	4b6a      	ldr	r3, [pc, #424]	; (80083e4 <UART_SetConfig+0x384>)
 800823a:	fba3 1302 	umull	r1, r3, r3, r2
 800823e:	095b      	lsrs	r3, r3, #5
 8008240:	2164      	movs	r1, #100	; 0x64
 8008242:	fb01 f303 	mul.w	r3, r1, r3
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	00db      	lsls	r3, r3, #3
 800824a:	3332      	adds	r3, #50	; 0x32
 800824c:	4a65      	ldr	r2, [pc, #404]	; (80083e4 <UART_SetConfig+0x384>)
 800824e:	fba2 2303 	umull	r2, r3, r2, r3
 8008252:	095b      	lsrs	r3, r3, #5
 8008254:	f003 0207 	and.w	r2, r3, #7
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4442      	add	r2, r8
 800825e:	609a      	str	r2, [r3, #8]
 8008260:	e26f      	b.n	8008742 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008262:	f7fd fe8b 	bl	8005f7c <HAL_RCC_GetPCLK1Freq>
 8008266:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	461d      	mov	r5, r3
 800826c:	f04f 0600 	mov.w	r6, #0
 8008270:	46a8      	mov	r8, r5
 8008272:	46b1      	mov	r9, r6
 8008274:	eb18 0308 	adds.w	r3, r8, r8
 8008278:	eb49 0409 	adc.w	r4, r9, r9
 800827c:	4698      	mov	r8, r3
 800827e:	46a1      	mov	r9, r4
 8008280:	eb18 0805 	adds.w	r8, r8, r5
 8008284:	eb49 0906 	adc.w	r9, r9, r6
 8008288:	f04f 0100 	mov.w	r1, #0
 800828c:	f04f 0200 	mov.w	r2, #0
 8008290:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008294:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008298:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800829c:	4688      	mov	r8, r1
 800829e:	4691      	mov	r9, r2
 80082a0:	eb18 0005 	adds.w	r0, r8, r5
 80082a4:	eb49 0106 	adc.w	r1, r9, r6
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	461d      	mov	r5, r3
 80082ae:	f04f 0600 	mov.w	r6, #0
 80082b2:	196b      	adds	r3, r5, r5
 80082b4:	eb46 0406 	adc.w	r4, r6, r6
 80082b8:	461a      	mov	r2, r3
 80082ba:	4623      	mov	r3, r4
 80082bc:	f7f8 fcc4 	bl	8000c48 <__aeabi_uldivmod>
 80082c0:	4603      	mov	r3, r0
 80082c2:	460c      	mov	r4, r1
 80082c4:	461a      	mov	r2, r3
 80082c6:	4b47      	ldr	r3, [pc, #284]	; (80083e4 <UART_SetConfig+0x384>)
 80082c8:	fba3 2302 	umull	r2, r3, r3, r2
 80082cc:	095b      	lsrs	r3, r3, #5
 80082ce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	461d      	mov	r5, r3
 80082d6:	f04f 0600 	mov.w	r6, #0
 80082da:	46a9      	mov	r9, r5
 80082dc:	46b2      	mov	sl, r6
 80082de:	eb19 0309 	adds.w	r3, r9, r9
 80082e2:	eb4a 040a 	adc.w	r4, sl, sl
 80082e6:	4699      	mov	r9, r3
 80082e8:	46a2      	mov	sl, r4
 80082ea:	eb19 0905 	adds.w	r9, r9, r5
 80082ee:	eb4a 0a06 	adc.w	sl, sl, r6
 80082f2:	f04f 0100 	mov.w	r1, #0
 80082f6:	f04f 0200 	mov.w	r2, #0
 80082fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80082fe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008302:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008306:	4689      	mov	r9, r1
 8008308:	4692      	mov	sl, r2
 800830a:	eb19 0005 	adds.w	r0, r9, r5
 800830e:	eb4a 0106 	adc.w	r1, sl, r6
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	461d      	mov	r5, r3
 8008318:	f04f 0600 	mov.w	r6, #0
 800831c:	196b      	adds	r3, r5, r5
 800831e:	eb46 0406 	adc.w	r4, r6, r6
 8008322:	461a      	mov	r2, r3
 8008324:	4623      	mov	r3, r4
 8008326:	f7f8 fc8f 	bl	8000c48 <__aeabi_uldivmod>
 800832a:	4603      	mov	r3, r0
 800832c:	460c      	mov	r4, r1
 800832e:	461a      	mov	r2, r3
 8008330:	4b2c      	ldr	r3, [pc, #176]	; (80083e4 <UART_SetConfig+0x384>)
 8008332:	fba3 1302 	umull	r1, r3, r3, r2
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	2164      	movs	r1, #100	; 0x64
 800833a:	fb01 f303 	mul.w	r3, r1, r3
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	00db      	lsls	r3, r3, #3
 8008342:	3332      	adds	r3, #50	; 0x32
 8008344:	4a27      	ldr	r2, [pc, #156]	; (80083e4 <UART_SetConfig+0x384>)
 8008346:	fba2 2303 	umull	r2, r3, r2, r3
 800834a:	095b      	lsrs	r3, r3, #5
 800834c:	005b      	lsls	r3, r3, #1
 800834e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008352:	4498      	add	r8, r3
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	461d      	mov	r5, r3
 8008358:	f04f 0600 	mov.w	r6, #0
 800835c:	46a9      	mov	r9, r5
 800835e:	46b2      	mov	sl, r6
 8008360:	eb19 0309 	adds.w	r3, r9, r9
 8008364:	eb4a 040a 	adc.w	r4, sl, sl
 8008368:	4699      	mov	r9, r3
 800836a:	46a2      	mov	sl, r4
 800836c:	eb19 0905 	adds.w	r9, r9, r5
 8008370:	eb4a 0a06 	adc.w	sl, sl, r6
 8008374:	f04f 0100 	mov.w	r1, #0
 8008378:	f04f 0200 	mov.w	r2, #0
 800837c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008380:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008384:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008388:	4689      	mov	r9, r1
 800838a:	4692      	mov	sl, r2
 800838c:	eb19 0005 	adds.w	r0, r9, r5
 8008390:	eb4a 0106 	adc.w	r1, sl, r6
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	461d      	mov	r5, r3
 800839a:	f04f 0600 	mov.w	r6, #0
 800839e:	196b      	adds	r3, r5, r5
 80083a0:	eb46 0406 	adc.w	r4, r6, r6
 80083a4:	461a      	mov	r2, r3
 80083a6:	4623      	mov	r3, r4
 80083a8:	f7f8 fc4e 	bl	8000c48 <__aeabi_uldivmod>
 80083ac:	4603      	mov	r3, r0
 80083ae:	460c      	mov	r4, r1
 80083b0:	461a      	mov	r2, r3
 80083b2:	4b0c      	ldr	r3, [pc, #48]	; (80083e4 <UART_SetConfig+0x384>)
 80083b4:	fba3 1302 	umull	r1, r3, r3, r2
 80083b8:	095b      	lsrs	r3, r3, #5
 80083ba:	2164      	movs	r1, #100	; 0x64
 80083bc:	fb01 f303 	mul.w	r3, r1, r3
 80083c0:	1ad3      	subs	r3, r2, r3
 80083c2:	00db      	lsls	r3, r3, #3
 80083c4:	3332      	adds	r3, #50	; 0x32
 80083c6:	4a07      	ldr	r2, [pc, #28]	; (80083e4 <UART_SetConfig+0x384>)
 80083c8:	fba2 2303 	umull	r2, r3, r2, r3
 80083cc:	095b      	lsrs	r3, r3, #5
 80083ce:	f003 0207 	and.w	r2, r3, #7
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4442      	add	r2, r8
 80083d8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80083da:	e1b2      	b.n	8008742 <UART_SetConfig+0x6e2>
 80083dc:	40011000 	.word	0x40011000
 80083e0:	40011400 	.word	0x40011400
 80083e4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4ad7      	ldr	r2, [pc, #860]	; (800874c <UART_SetConfig+0x6ec>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d005      	beq.n	80083fe <UART_SetConfig+0x39e>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4ad6      	ldr	r2, [pc, #856]	; (8008750 <UART_SetConfig+0x6f0>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	f040 80d1 	bne.w	80085a0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80083fe:	f7fd fdd1 	bl	8005fa4 <HAL_RCC_GetPCLK2Freq>
 8008402:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	469a      	mov	sl, r3
 8008408:	f04f 0b00 	mov.w	fp, #0
 800840c:	46d0      	mov	r8, sl
 800840e:	46d9      	mov	r9, fp
 8008410:	eb18 0308 	adds.w	r3, r8, r8
 8008414:	eb49 0409 	adc.w	r4, r9, r9
 8008418:	4698      	mov	r8, r3
 800841a:	46a1      	mov	r9, r4
 800841c:	eb18 080a 	adds.w	r8, r8, sl
 8008420:	eb49 090b 	adc.w	r9, r9, fp
 8008424:	f04f 0100 	mov.w	r1, #0
 8008428:	f04f 0200 	mov.w	r2, #0
 800842c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008430:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008434:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008438:	4688      	mov	r8, r1
 800843a:	4691      	mov	r9, r2
 800843c:	eb1a 0508 	adds.w	r5, sl, r8
 8008440:	eb4b 0609 	adc.w	r6, fp, r9
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	4619      	mov	r1, r3
 800844a:	f04f 0200 	mov.w	r2, #0
 800844e:	f04f 0300 	mov.w	r3, #0
 8008452:	f04f 0400 	mov.w	r4, #0
 8008456:	0094      	lsls	r4, r2, #2
 8008458:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800845c:	008b      	lsls	r3, r1, #2
 800845e:	461a      	mov	r2, r3
 8008460:	4623      	mov	r3, r4
 8008462:	4628      	mov	r0, r5
 8008464:	4631      	mov	r1, r6
 8008466:	f7f8 fbef 	bl	8000c48 <__aeabi_uldivmod>
 800846a:	4603      	mov	r3, r0
 800846c:	460c      	mov	r4, r1
 800846e:	461a      	mov	r2, r3
 8008470:	4bb8      	ldr	r3, [pc, #736]	; (8008754 <UART_SetConfig+0x6f4>)
 8008472:	fba3 2302 	umull	r2, r3, r3, r2
 8008476:	095b      	lsrs	r3, r3, #5
 8008478:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	469b      	mov	fp, r3
 8008480:	f04f 0c00 	mov.w	ip, #0
 8008484:	46d9      	mov	r9, fp
 8008486:	46e2      	mov	sl, ip
 8008488:	eb19 0309 	adds.w	r3, r9, r9
 800848c:	eb4a 040a 	adc.w	r4, sl, sl
 8008490:	4699      	mov	r9, r3
 8008492:	46a2      	mov	sl, r4
 8008494:	eb19 090b 	adds.w	r9, r9, fp
 8008498:	eb4a 0a0c 	adc.w	sl, sl, ip
 800849c:	f04f 0100 	mov.w	r1, #0
 80084a0:	f04f 0200 	mov.w	r2, #0
 80084a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80084a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80084ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80084b0:	4689      	mov	r9, r1
 80084b2:	4692      	mov	sl, r2
 80084b4:	eb1b 0509 	adds.w	r5, fp, r9
 80084b8:	eb4c 060a 	adc.w	r6, ip, sl
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	4619      	mov	r1, r3
 80084c2:	f04f 0200 	mov.w	r2, #0
 80084c6:	f04f 0300 	mov.w	r3, #0
 80084ca:	f04f 0400 	mov.w	r4, #0
 80084ce:	0094      	lsls	r4, r2, #2
 80084d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80084d4:	008b      	lsls	r3, r1, #2
 80084d6:	461a      	mov	r2, r3
 80084d8:	4623      	mov	r3, r4
 80084da:	4628      	mov	r0, r5
 80084dc:	4631      	mov	r1, r6
 80084de:	f7f8 fbb3 	bl	8000c48 <__aeabi_uldivmod>
 80084e2:	4603      	mov	r3, r0
 80084e4:	460c      	mov	r4, r1
 80084e6:	461a      	mov	r2, r3
 80084e8:	4b9a      	ldr	r3, [pc, #616]	; (8008754 <UART_SetConfig+0x6f4>)
 80084ea:	fba3 1302 	umull	r1, r3, r3, r2
 80084ee:	095b      	lsrs	r3, r3, #5
 80084f0:	2164      	movs	r1, #100	; 0x64
 80084f2:	fb01 f303 	mul.w	r3, r1, r3
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	011b      	lsls	r3, r3, #4
 80084fa:	3332      	adds	r3, #50	; 0x32
 80084fc:	4a95      	ldr	r2, [pc, #596]	; (8008754 <UART_SetConfig+0x6f4>)
 80084fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008502:	095b      	lsrs	r3, r3, #5
 8008504:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008508:	4498      	add	r8, r3
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	469b      	mov	fp, r3
 800850e:	f04f 0c00 	mov.w	ip, #0
 8008512:	46d9      	mov	r9, fp
 8008514:	46e2      	mov	sl, ip
 8008516:	eb19 0309 	adds.w	r3, r9, r9
 800851a:	eb4a 040a 	adc.w	r4, sl, sl
 800851e:	4699      	mov	r9, r3
 8008520:	46a2      	mov	sl, r4
 8008522:	eb19 090b 	adds.w	r9, r9, fp
 8008526:	eb4a 0a0c 	adc.w	sl, sl, ip
 800852a:	f04f 0100 	mov.w	r1, #0
 800852e:	f04f 0200 	mov.w	r2, #0
 8008532:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008536:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800853a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800853e:	4689      	mov	r9, r1
 8008540:	4692      	mov	sl, r2
 8008542:	eb1b 0509 	adds.w	r5, fp, r9
 8008546:	eb4c 060a 	adc.w	r6, ip, sl
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	4619      	mov	r1, r3
 8008550:	f04f 0200 	mov.w	r2, #0
 8008554:	f04f 0300 	mov.w	r3, #0
 8008558:	f04f 0400 	mov.w	r4, #0
 800855c:	0094      	lsls	r4, r2, #2
 800855e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008562:	008b      	lsls	r3, r1, #2
 8008564:	461a      	mov	r2, r3
 8008566:	4623      	mov	r3, r4
 8008568:	4628      	mov	r0, r5
 800856a:	4631      	mov	r1, r6
 800856c:	f7f8 fb6c 	bl	8000c48 <__aeabi_uldivmod>
 8008570:	4603      	mov	r3, r0
 8008572:	460c      	mov	r4, r1
 8008574:	461a      	mov	r2, r3
 8008576:	4b77      	ldr	r3, [pc, #476]	; (8008754 <UART_SetConfig+0x6f4>)
 8008578:	fba3 1302 	umull	r1, r3, r3, r2
 800857c:	095b      	lsrs	r3, r3, #5
 800857e:	2164      	movs	r1, #100	; 0x64
 8008580:	fb01 f303 	mul.w	r3, r1, r3
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	011b      	lsls	r3, r3, #4
 8008588:	3332      	adds	r3, #50	; 0x32
 800858a:	4a72      	ldr	r2, [pc, #456]	; (8008754 <UART_SetConfig+0x6f4>)
 800858c:	fba2 2303 	umull	r2, r3, r2, r3
 8008590:	095b      	lsrs	r3, r3, #5
 8008592:	f003 020f 	and.w	r2, r3, #15
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4442      	add	r2, r8
 800859c:	609a      	str	r2, [r3, #8]
 800859e:	e0d0      	b.n	8008742 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80085a0:	f7fd fcec 	bl	8005f7c <HAL_RCC_GetPCLK1Freq>
 80085a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	469a      	mov	sl, r3
 80085aa:	f04f 0b00 	mov.w	fp, #0
 80085ae:	46d0      	mov	r8, sl
 80085b0:	46d9      	mov	r9, fp
 80085b2:	eb18 0308 	adds.w	r3, r8, r8
 80085b6:	eb49 0409 	adc.w	r4, r9, r9
 80085ba:	4698      	mov	r8, r3
 80085bc:	46a1      	mov	r9, r4
 80085be:	eb18 080a 	adds.w	r8, r8, sl
 80085c2:	eb49 090b 	adc.w	r9, r9, fp
 80085c6:	f04f 0100 	mov.w	r1, #0
 80085ca:	f04f 0200 	mov.w	r2, #0
 80085ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80085d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80085d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80085da:	4688      	mov	r8, r1
 80085dc:	4691      	mov	r9, r2
 80085de:	eb1a 0508 	adds.w	r5, sl, r8
 80085e2:	eb4b 0609 	adc.w	r6, fp, r9
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	4619      	mov	r1, r3
 80085ec:	f04f 0200 	mov.w	r2, #0
 80085f0:	f04f 0300 	mov.w	r3, #0
 80085f4:	f04f 0400 	mov.w	r4, #0
 80085f8:	0094      	lsls	r4, r2, #2
 80085fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80085fe:	008b      	lsls	r3, r1, #2
 8008600:	461a      	mov	r2, r3
 8008602:	4623      	mov	r3, r4
 8008604:	4628      	mov	r0, r5
 8008606:	4631      	mov	r1, r6
 8008608:	f7f8 fb1e 	bl	8000c48 <__aeabi_uldivmod>
 800860c:	4603      	mov	r3, r0
 800860e:	460c      	mov	r4, r1
 8008610:	461a      	mov	r2, r3
 8008612:	4b50      	ldr	r3, [pc, #320]	; (8008754 <UART_SetConfig+0x6f4>)
 8008614:	fba3 2302 	umull	r2, r3, r3, r2
 8008618:	095b      	lsrs	r3, r3, #5
 800861a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	469b      	mov	fp, r3
 8008622:	f04f 0c00 	mov.w	ip, #0
 8008626:	46d9      	mov	r9, fp
 8008628:	46e2      	mov	sl, ip
 800862a:	eb19 0309 	adds.w	r3, r9, r9
 800862e:	eb4a 040a 	adc.w	r4, sl, sl
 8008632:	4699      	mov	r9, r3
 8008634:	46a2      	mov	sl, r4
 8008636:	eb19 090b 	adds.w	r9, r9, fp
 800863a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800863e:	f04f 0100 	mov.w	r1, #0
 8008642:	f04f 0200 	mov.w	r2, #0
 8008646:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800864a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800864e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008652:	4689      	mov	r9, r1
 8008654:	4692      	mov	sl, r2
 8008656:	eb1b 0509 	adds.w	r5, fp, r9
 800865a:	eb4c 060a 	adc.w	r6, ip, sl
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	4619      	mov	r1, r3
 8008664:	f04f 0200 	mov.w	r2, #0
 8008668:	f04f 0300 	mov.w	r3, #0
 800866c:	f04f 0400 	mov.w	r4, #0
 8008670:	0094      	lsls	r4, r2, #2
 8008672:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008676:	008b      	lsls	r3, r1, #2
 8008678:	461a      	mov	r2, r3
 800867a:	4623      	mov	r3, r4
 800867c:	4628      	mov	r0, r5
 800867e:	4631      	mov	r1, r6
 8008680:	f7f8 fae2 	bl	8000c48 <__aeabi_uldivmod>
 8008684:	4603      	mov	r3, r0
 8008686:	460c      	mov	r4, r1
 8008688:	461a      	mov	r2, r3
 800868a:	4b32      	ldr	r3, [pc, #200]	; (8008754 <UART_SetConfig+0x6f4>)
 800868c:	fba3 1302 	umull	r1, r3, r3, r2
 8008690:	095b      	lsrs	r3, r3, #5
 8008692:	2164      	movs	r1, #100	; 0x64
 8008694:	fb01 f303 	mul.w	r3, r1, r3
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	011b      	lsls	r3, r3, #4
 800869c:	3332      	adds	r3, #50	; 0x32
 800869e:	4a2d      	ldr	r2, [pc, #180]	; (8008754 <UART_SetConfig+0x6f4>)
 80086a0:	fba2 2303 	umull	r2, r3, r2, r3
 80086a4:	095b      	lsrs	r3, r3, #5
 80086a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086aa:	4498      	add	r8, r3
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	469b      	mov	fp, r3
 80086b0:	f04f 0c00 	mov.w	ip, #0
 80086b4:	46d9      	mov	r9, fp
 80086b6:	46e2      	mov	sl, ip
 80086b8:	eb19 0309 	adds.w	r3, r9, r9
 80086bc:	eb4a 040a 	adc.w	r4, sl, sl
 80086c0:	4699      	mov	r9, r3
 80086c2:	46a2      	mov	sl, r4
 80086c4:	eb19 090b 	adds.w	r9, r9, fp
 80086c8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80086cc:	f04f 0100 	mov.w	r1, #0
 80086d0:	f04f 0200 	mov.w	r2, #0
 80086d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086e0:	4689      	mov	r9, r1
 80086e2:	4692      	mov	sl, r2
 80086e4:	eb1b 0509 	adds.w	r5, fp, r9
 80086e8:	eb4c 060a 	adc.w	r6, ip, sl
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	4619      	mov	r1, r3
 80086f2:	f04f 0200 	mov.w	r2, #0
 80086f6:	f04f 0300 	mov.w	r3, #0
 80086fa:	f04f 0400 	mov.w	r4, #0
 80086fe:	0094      	lsls	r4, r2, #2
 8008700:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008704:	008b      	lsls	r3, r1, #2
 8008706:	461a      	mov	r2, r3
 8008708:	4623      	mov	r3, r4
 800870a:	4628      	mov	r0, r5
 800870c:	4631      	mov	r1, r6
 800870e:	f7f8 fa9b 	bl	8000c48 <__aeabi_uldivmod>
 8008712:	4603      	mov	r3, r0
 8008714:	460c      	mov	r4, r1
 8008716:	461a      	mov	r2, r3
 8008718:	4b0e      	ldr	r3, [pc, #56]	; (8008754 <UART_SetConfig+0x6f4>)
 800871a:	fba3 1302 	umull	r1, r3, r3, r2
 800871e:	095b      	lsrs	r3, r3, #5
 8008720:	2164      	movs	r1, #100	; 0x64
 8008722:	fb01 f303 	mul.w	r3, r1, r3
 8008726:	1ad3      	subs	r3, r2, r3
 8008728:	011b      	lsls	r3, r3, #4
 800872a:	3332      	adds	r3, #50	; 0x32
 800872c:	4a09      	ldr	r2, [pc, #36]	; (8008754 <UART_SetConfig+0x6f4>)
 800872e:	fba2 2303 	umull	r2, r3, r2, r3
 8008732:	095b      	lsrs	r3, r3, #5
 8008734:	f003 020f 	and.w	r2, r3, #15
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4442      	add	r2, r8
 800873e:	609a      	str	r2, [r3, #8]
}
 8008740:	e7ff      	b.n	8008742 <UART_SetConfig+0x6e2>
 8008742:	bf00      	nop
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874c:	40011000 	.word	0x40011000
 8008750:	40011400 	.word	0x40011400
 8008754:	51eb851f 	.word	0x51eb851f

08008758 <clearerr>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4b0e      	ldr	r3, [pc, #56]	; (8008794 <clearerr+0x3c>)
 800875c:	681d      	ldr	r5, [r3, #0]
 800875e:	4604      	mov	r4, r0
 8008760:	b125      	cbz	r5, 800876c <clearerr+0x14>
 8008762:	69ab      	ldr	r3, [r5, #24]
 8008764:	b913      	cbnz	r3, 800876c <clearerr+0x14>
 8008766:	4628      	mov	r0, r5
 8008768:	f000 f862 	bl	8008830 <__sinit>
 800876c:	4b0a      	ldr	r3, [pc, #40]	; (8008798 <clearerr+0x40>)
 800876e:	429c      	cmp	r4, r3
 8008770:	d105      	bne.n	800877e <clearerr+0x26>
 8008772:	686c      	ldr	r4, [r5, #4]
 8008774:	89a3      	ldrh	r3, [r4, #12]
 8008776:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800877a:	81a3      	strh	r3, [r4, #12]
 800877c:	bd38      	pop	{r3, r4, r5, pc}
 800877e:	4b07      	ldr	r3, [pc, #28]	; (800879c <clearerr+0x44>)
 8008780:	429c      	cmp	r4, r3
 8008782:	d101      	bne.n	8008788 <clearerr+0x30>
 8008784:	68ac      	ldr	r4, [r5, #8]
 8008786:	e7f5      	b.n	8008774 <clearerr+0x1c>
 8008788:	4b05      	ldr	r3, [pc, #20]	; (80087a0 <clearerr+0x48>)
 800878a:	429c      	cmp	r4, r3
 800878c:	bf08      	it	eq
 800878e:	68ec      	ldreq	r4, [r5, #12]
 8008790:	e7f0      	b.n	8008774 <clearerr+0x1c>
 8008792:	bf00      	nop
 8008794:	20000104 	.word	0x20000104
 8008798:	0800ca04 	.word	0x0800ca04
 800879c:	0800ca24 	.word	0x0800ca24
 80087a0:	0800c9e4 	.word	0x0800c9e4

080087a4 <__errno>:
 80087a4:	4b01      	ldr	r3, [pc, #4]	; (80087ac <__errno+0x8>)
 80087a6:	6818      	ldr	r0, [r3, #0]
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	20000104 	.word	0x20000104

080087b0 <std>:
 80087b0:	2300      	movs	r3, #0
 80087b2:	b510      	push	{r4, lr}
 80087b4:	4604      	mov	r4, r0
 80087b6:	e9c0 3300 	strd	r3, r3, [r0]
 80087ba:	6083      	str	r3, [r0, #8]
 80087bc:	8181      	strh	r1, [r0, #12]
 80087be:	6643      	str	r3, [r0, #100]	; 0x64
 80087c0:	81c2      	strh	r2, [r0, #14]
 80087c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087c6:	6183      	str	r3, [r0, #24]
 80087c8:	4619      	mov	r1, r3
 80087ca:	2208      	movs	r2, #8
 80087cc:	305c      	adds	r0, #92	; 0x5c
 80087ce:	f000 f90b 	bl	80089e8 <memset>
 80087d2:	4b05      	ldr	r3, [pc, #20]	; (80087e8 <std+0x38>)
 80087d4:	6263      	str	r3, [r4, #36]	; 0x24
 80087d6:	4b05      	ldr	r3, [pc, #20]	; (80087ec <std+0x3c>)
 80087d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80087da:	4b05      	ldr	r3, [pc, #20]	; (80087f0 <std+0x40>)
 80087dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087de:	4b05      	ldr	r3, [pc, #20]	; (80087f4 <std+0x44>)
 80087e0:	6224      	str	r4, [r4, #32]
 80087e2:	6323      	str	r3, [r4, #48]	; 0x30
 80087e4:	bd10      	pop	{r4, pc}
 80087e6:	bf00      	nop
 80087e8:	080094a5 	.word	0x080094a5
 80087ec:	080094c7 	.word	0x080094c7
 80087f0:	080094ff 	.word	0x080094ff
 80087f4:	08009523 	.word	0x08009523

080087f8 <_cleanup_r>:
 80087f8:	4901      	ldr	r1, [pc, #4]	; (8008800 <_cleanup_r+0x8>)
 80087fa:	f000 b8a1 	b.w	8008940 <_fwalk_reent>
 80087fe:	bf00      	nop
 8008800:	0800a485 	.word	0x0800a485

08008804 <__sfmoreglue>:
 8008804:	b570      	push	{r4, r5, r6, lr}
 8008806:	1e4a      	subs	r2, r1, #1
 8008808:	2568      	movs	r5, #104	; 0x68
 800880a:	4355      	muls	r5, r2
 800880c:	460e      	mov	r6, r1
 800880e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008812:	f000 f8f1 	bl	80089f8 <_malloc_r>
 8008816:	4604      	mov	r4, r0
 8008818:	b140      	cbz	r0, 800882c <__sfmoreglue+0x28>
 800881a:	2100      	movs	r1, #0
 800881c:	e9c0 1600 	strd	r1, r6, [r0]
 8008820:	300c      	adds	r0, #12
 8008822:	60a0      	str	r0, [r4, #8]
 8008824:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008828:	f000 f8de 	bl	80089e8 <memset>
 800882c:	4620      	mov	r0, r4
 800882e:	bd70      	pop	{r4, r5, r6, pc}

08008830 <__sinit>:
 8008830:	6983      	ldr	r3, [r0, #24]
 8008832:	b510      	push	{r4, lr}
 8008834:	4604      	mov	r4, r0
 8008836:	bb33      	cbnz	r3, 8008886 <__sinit+0x56>
 8008838:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800883c:	6503      	str	r3, [r0, #80]	; 0x50
 800883e:	4b12      	ldr	r3, [pc, #72]	; (8008888 <__sinit+0x58>)
 8008840:	4a12      	ldr	r2, [pc, #72]	; (800888c <__sinit+0x5c>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	6282      	str	r2, [r0, #40]	; 0x28
 8008846:	4298      	cmp	r0, r3
 8008848:	bf04      	itt	eq
 800884a:	2301      	moveq	r3, #1
 800884c:	6183      	streq	r3, [r0, #24]
 800884e:	f000 f81f 	bl	8008890 <__sfp>
 8008852:	6060      	str	r0, [r4, #4]
 8008854:	4620      	mov	r0, r4
 8008856:	f000 f81b 	bl	8008890 <__sfp>
 800885a:	60a0      	str	r0, [r4, #8]
 800885c:	4620      	mov	r0, r4
 800885e:	f000 f817 	bl	8008890 <__sfp>
 8008862:	2200      	movs	r2, #0
 8008864:	60e0      	str	r0, [r4, #12]
 8008866:	2104      	movs	r1, #4
 8008868:	6860      	ldr	r0, [r4, #4]
 800886a:	f7ff ffa1 	bl	80087b0 <std>
 800886e:	2201      	movs	r2, #1
 8008870:	2109      	movs	r1, #9
 8008872:	68a0      	ldr	r0, [r4, #8]
 8008874:	f7ff ff9c 	bl	80087b0 <std>
 8008878:	2202      	movs	r2, #2
 800887a:	2112      	movs	r1, #18
 800887c:	68e0      	ldr	r0, [r4, #12]
 800887e:	f7ff ff97 	bl	80087b0 <std>
 8008882:	2301      	movs	r3, #1
 8008884:	61a3      	str	r3, [r4, #24]
 8008886:	bd10      	pop	{r4, pc}
 8008888:	0800ca44 	.word	0x0800ca44
 800888c:	080087f9 	.word	0x080087f9

08008890 <__sfp>:
 8008890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008892:	4b1b      	ldr	r3, [pc, #108]	; (8008900 <__sfp+0x70>)
 8008894:	681e      	ldr	r6, [r3, #0]
 8008896:	69b3      	ldr	r3, [r6, #24]
 8008898:	4607      	mov	r7, r0
 800889a:	b913      	cbnz	r3, 80088a2 <__sfp+0x12>
 800889c:	4630      	mov	r0, r6
 800889e:	f7ff ffc7 	bl	8008830 <__sinit>
 80088a2:	3648      	adds	r6, #72	; 0x48
 80088a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088a8:	3b01      	subs	r3, #1
 80088aa:	d503      	bpl.n	80088b4 <__sfp+0x24>
 80088ac:	6833      	ldr	r3, [r6, #0]
 80088ae:	b133      	cbz	r3, 80088be <__sfp+0x2e>
 80088b0:	6836      	ldr	r6, [r6, #0]
 80088b2:	e7f7      	b.n	80088a4 <__sfp+0x14>
 80088b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80088b8:	b16d      	cbz	r5, 80088d6 <__sfp+0x46>
 80088ba:	3468      	adds	r4, #104	; 0x68
 80088bc:	e7f4      	b.n	80088a8 <__sfp+0x18>
 80088be:	2104      	movs	r1, #4
 80088c0:	4638      	mov	r0, r7
 80088c2:	f7ff ff9f 	bl	8008804 <__sfmoreglue>
 80088c6:	6030      	str	r0, [r6, #0]
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d1f1      	bne.n	80088b0 <__sfp+0x20>
 80088cc:	230c      	movs	r3, #12
 80088ce:	603b      	str	r3, [r7, #0]
 80088d0:	4604      	mov	r4, r0
 80088d2:	4620      	mov	r0, r4
 80088d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088d6:	4b0b      	ldr	r3, [pc, #44]	; (8008904 <__sfp+0x74>)
 80088d8:	6665      	str	r5, [r4, #100]	; 0x64
 80088da:	e9c4 5500 	strd	r5, r5, [r4]
 80088de:	60a5      	str	r5, [r4, #8]
 80088e0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80088e4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80088e8:	2208      	movs	r2, #8
 80088ea:	4629      	mov	r1, r5
 80088ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80088f0:	f000 f87a 	bl	80089e8 <memset>
 80088f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80088f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80088fc:	e7e9      	b.n	80088d2 <__sfp+0x42>
 80088fe:	bf00      	nop
 8008900:	0800ca44 	.word	0x0800ca44
 8008904:	ffff0001 	.word	0xffff0001

08008908 <_fwalk>:
 8008908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800890c:	4688      	mov	r8, r1
 800890e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008912:	2600      	movs	r6, #0
 8008914:	b914      	cbnz	r4, 800891c <_fwalk+0x14>
 8008916:	4630      	mov	r0, r6
 8008918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800891c:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008920:	3f01      	subs	r7, #1
 8008922:	d501      	bpl.n	8008928 <_fwalk+0x20>
 8008924:	6824      	ldr	r4, [r4, #0]
 8008926:	e7f5      	b.n	8008914 <_fwalk+0xc>
 8008928:	89ab      	ldrh	r3, [r5, #12]
 800892a:	2b01      	cmp	r3, #1
 800892c:	d906      	bls.n	800893c <_fwalk+0x34>
 800892e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008932:	3301      	adds	r3, #1
 8008934:	d002      	beq.n	800893c <_fwalk+0x34>
 8008936:	4628      	mov	r0, r5
 8008938:	47c0      	blx	r8
 800893a:	4306      	orrs	r6, r0
 800893c:	3568      	adds	r5, #104	; 0x68
 800893e:	e7ef      	b.n	8008920 <_fwalk+0x18>

08008940 <_fwalk_reent>:
 8008940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008944:	4680      	mov	r8, r0
 8008946:	4689      	mov	r9, r1
 8008948:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800894c:	2600      	movs	r6, #0
 800894e:	b914      	cbnz	r4, 8008956 <_fwalk_reent+0x16>
 8008950:	4630      	mov	r0, r6
 8008952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008956:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800895a:	3f01      	subs	r7, #1
 800895c:	d501      	bpl.n	8008962 <_fwalk_reent+0x22>
 800895e:	6824      	ldr	r4, [r4, #0]
 8008960:	e7f5      	b.n	800894e <_fwalk_reent+0xe>
 8008962:	89ab      	ldrh	r3, [r5, #12]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d907      	bls.n	8008978 <_fwalk_reent+0x38>
 8008968:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800896c:	3301      	adds	r3, #1
 800896e:	d003      	beq.n	8008978 <_fwalk_reent+0x38>
 8008970:	4629      	mov	r1, r5
 8008972:	4640      	mov	r0, r8
 8008974:	47c8      	blx	r9
 8008976:	4306      	orrs	r6, r0
 8008978:	3568      	adds	r5, #104	; 0x68
 800897a:	e7ee      	b.n	800895a <_fwalk_reent+0x1a>

0800897c <getchar>:
 800897c:	4b07      	ldr	r3, [pc, #28]	; (800899c <getchar+0x20>)
 800897e:	b510      	push	{r4, lr}
 8008980:	681c      	ldr	r4, [r3, #0]
 8008982:	b124      	cbz	r4, 800898e <getchar+0x12>
 8008984:	69a3      	ldr	r3, [r4, #24]
 8008986:	b913      	cbnz	r3, 800898e <getchar+0x12>
 8008988:	4620      	mov	r0, r4
 800898a:	f7ff ff51 	bl	8008830 <__sinit>
 800898e:	6861      	ldr	r1, [r4, #4]
 8008990:	4620      	mov	r0, r4
 8008992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008996:	f001 bdb1 	b.w	800a4fc <_getc_r>
 800899a:	bf00      	nop
 800899c:	20000104 	.word	0x20000104

080089a0 <__libc_init_array>:
 80089a0:	b570      	push	{r4, r5, r6, lr}
 80089a2:	4e0d      	ldr	r6, [pc, #52]	; (80089d8 <__libc_init_array+0x38>)
 80089a4:	4c0d      	ldr	r4, [pc, #52]	; (80089dc <__libc_init_array+0x3c>)
 80089a6:	1ba4      	subs	r4, r4, r6
 80089a8:	10a4      	asrs	r4, r4, #2
 80089aa:	2500      	movs	r5, #0
 80089ac:	42a5      	cmp	r5, r4
 80089ae:	d109      	bne.n	80089c4 <__libc_init_array+0x24>
 80089b0:	4e0b      	ldr	r6, [pc, #44]	; (80089e0 <__libc_init_array+0x40>)
 80089b2:	4c0c      	ldr	r4, [pc, #48]	; (80089e4 <__libc_init_array+0x44>)
 80089b4:	f003 f9b6 	bl	800bd24 <_init>
 80089b8:	1ba4      	subs	r4, r4, r6
 80089ba:	10a4      	asrs	r4, r4, #2
 80089bc:	2500      	movs	r5, #0
 80089be:	42a5      	cmp	r5, r4
 80089c0:	d105      	bne.n	80089ce <__libc_init_array+0x2e>
 80089c2:	bd70      	pop	{r4, r5, r6, pc}
 80089c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80089c8:	4798      	blx	r3
 80089ca:	3501      	adds	r5, #1
 80089cc:	e7ee      	b.n	80089ac <__libc_init_array+0xc>
 80089ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80089d2:	4798      	blx	r3
 80089d4:	3501      	adds	r5, #1
 80089d6:	e7f2      	b.n	80089be <__libc_init_array+0x1e>
 80089d8:	0800d080 	.word	0x0800d080
 80089dc:	0800d080 	.word	0x0800d080
 80089e0:	0800d080 	.word	0x0800d080
 80089e4:	0800d084 	.word	0x0800d084

080089e8 <memset>:
 80089e8:	4402      	add	r2, r0
 80089ea:	4603      	mov	r3, r0
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d100      	bne.n	80089f2 <memset+0xa>
 80089f0:	4770      	bx	lr
 80089f2:	f803 1b01 	strb.w	r1, [r3], #1
 80089f6:	e7f9      	b.n	80089ec <memset+0x4>

080089f8 <_malloc_r>:
 80089f8:	b570      	push	{r4, r5, r6, lr}
 80089fa:	1ccd      	adds	r5, r1, #3
 80089fc:	f025 0503 	bic.w	r5, r5, #3
 8008a00:	3508      	adds	r5, #8
 8008a02:	2d0c      	cmp	r5, #12
 8008a04:	bf38      	it	cc
 8008a06:	250c      	movcc	r5, #12
 8008a08:	2d00      	cmp	r5, #0
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	db01      	blt.n	8008a12 <_malloc_r+0x1a>
 8008a0e:	42a9      	cmp	r1, r5
 8008a10:	d903      	bls.n	8008a1a <_malloc_r+0x22>
 8008a12:	230c      	movs	r3, #12
 8008a14:	6033      	str	r3, [r6, #0]
 8008a16:	2000      	movs	r0, #0
 8008a18:	bd70      	pop	{r4, r5, r6, pc}
 8008a1a:	f001 fe32 	bl	800a682 <__malloc_lock>
 8008a1e:	4a21      	ldr	r2, [pc, #132]	; (8008aa4 <_malloc_r+0xac>)
 8008a20:	6814      	ldr	r4, [r2, #0]
 8008a22:	4621      	mov	r1, r4
 8008a24:	b991      	cbnz	r1, 8008a4c <_malloc_r+0x54>
 8008a26:	4c20      	ldr	r4, [pc, #128]	; (8008aa8 <_malloc_r+0xb0>)
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	b91b      	cbnz	r3, 8008a34 <_malloc_r+0x3c>
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f000 fd29 	bl	8009484 <_sbrk_r>
 8008a32:	6020      	str	r0, [r4, #0]
 8008a34:	4629      	mov	r1, r5
 8008a36:	4630      	mov	r0, r6
 8008a38:	f000 fd24 	bl	8009484 <_sbrk_r>
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d124      	bne.n	8008a8a <_malloc_r+0x92>
 8008a40:	230c      	movs	r3, #12
 8008a42:	6033      	str	r3, [r6, #0]
 8008a44:	4630      	mov	r0, r6
 8008a46:	f001 fe1d 	bl	800a684 <__malloc_unlock>
 8008a4a:	e7e4      	b.n	8008a16 <_malloc_r+0x1e>
 8008a4c:	680b      	ldr	r3, [r1, #0]
 8008a4e:	1b5b      	subs	r3, r3, r5
 8008a50:	d418      	bmi.n	8008a84 <_malloc_r+0x8c>
 8008a52:	2b0b      	cmp	r3, #11
 8008a54:	d90f      	bls.n	8008a76 <_malloc_r+0x7e>
 8008a56:	600b      	str	r3, [r1, #0]
 8008a58:	50cd      	str	r5, [r1, r3]
 8008a5a:	18cc      	adds	r4, r1, r3
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f001 fe11 	bl	800a684 <__malloc_unlock>
 8008a62:	f104 000b 	add.w	r0, r4, #11
 8008a66:	1d23      	adds	r3, r4, #4
 8008a68:	f020 0007 	bic.w	r0, r0, #7
 8008a6c:	1ac3      	subs	r3, r0, r3
 8008a6e:	d0d3      	beq.n	8008a18 <_malloc_r+0x20>
 8008a70:	425a      	negs	r2, r3
 8008a72:	50e2      	str	r2, [r4, r3]
 8008a74:	e7d0      	b.n	8008a18 <_malloc_r+0x20>
 8008a76:	428c      	cmp	r4, r1
 8008a78:	684b      	ldr	r3, [r1, #4]
 8008a7a:	bf16      	itet	ne
 8008a7c:	6063      	strne	r3, [r4, #4]
 8008a7e:	6013      	streq	r3, [r2, #0]
 8008a80:	460c      	movne	r4, r1
 8008a82:	e7eb      	b.n	8008a5c <_malloc_r+0x64>
 8008a84:	460c      	mov	r4, r1
 8008a86:	6849      	ldr	r1, [r1, #4]
 8008a88:	e7cc      	b.n	8008a24 <_malloc_r+0x2c>
 8008a8a:	1cc4      	adds	r4, r0, #3
 8008a8c:	f024 0403 	bic.w	r4, r4, #3
 8008a90:	42a0      	cmp	r0, r4
 8008a92:	d005      	beq.n	8008aa0 <_malloc_r+0xa8>
 8008a94:	1a21      	subs	r1, r4, r0
 8008a96:	4630      	mov	r0, r6
 8008a98:	f000 fcf4 	bl	8009484 <_sbrk_r>
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	d0cf      	beq.n	8008a40 <_malloc_r+0x48>
 8008aa0:	6025      	str	r5, [r4, #0]
 8008aa2:	e7db      	b.n	8008a5c <_malloc_r+0x64>
 8008aa4:	20000784 	.word	0x20000784
 8008aa8:	20000788 	.word	0x20000788

08008aac <__cvt>:
 8008aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab0:	ec55 4b10 	vmov	r4, r5, d0
 8008ab4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008ab6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008aba:	2d00      	cmp	r5, #0
 8008abc:	460e      	mov	r6, r1
 8008abe:	4691      	mov	r9, r2
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	bfb8      	it	lt
 8008ac4:	4622      	movlt	r2, r4
 8008ac6:	462b      	mov	r3, r5
 8008ac8:	f027 0720 	bic.w	r7, r7, #32
 8008acc:	bfbb      	ittet	lt
 8008ace:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ad2:	461d      	movlt	r5, r3
 8008ad4:	2300      	movge	r3, #0
 8008ad6:	232d      	movlt	r3, #45	; 0x2d
 8008ad8:	bfb8      	it	lt
 8008ada:	4614      	movlt	r4, r2
 8008adc:	2f46      	cmp	r7, #70	; 0x46
 8008ade:	700b      	strb	r3, [r1, #0]
 8008ae0:	d004      	beq.n	8008aec <__cvt+0x40>
 8008ae2:	2f45      	cmp	r7, #69	; 0x45
 8008ae4:	d100      	bne.n	8008ae8 <__cvt+0x3c>
 8008ae6:	3601      	adds	r6, #1
 8008ae8:	2102      	movs	r1, #2
 8008aea:	e000      	b.n	8008aee <__cvt+0x42>
 8008aec:	2103      	movs	r1, #3
 8008aee:	ab03      	add	r3, sp, #12
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	ab02      	add	r3, sp, #8
 8008af4:	9300      	str	r3, [sp, #0]
 8008af6:	4632      	mov	r2, r6
 8008af8:	4653      	mov	r3, sl
 8008afa:	ec45 4b10 	vmov	d0, r4, r5
 8008afe:	f000 fe83 	bl	8009808 <_dtoa_r>
 8008b02:	2f47      	cmp	r7, #71	; 0x47
 8008b04:	4680      	mov	r8, r0
 8008b06:	d102      	bne.n	8008b0e <__cvt+0x62>
 8008b08:	f019 0f01 	tst.w	r9, #1
 8008b0c:	d026      	beq.n	8008b5c <__cvt+0xb0>
 8008b0e:	2f46      	cmp	r7, #70	; 0x46
 8008b10:	eb08 0906 	add.w	r9, r8, r6
 8008b14:	d111      	bne.n	8008b3a <__cvt+0x8e>
 8008b16:	f898 3000 	ldrb.w	r3, [r8]
 8008b1a:	2b30      	cmp	r3, #48	; 0x30
 8008b1c:	d10a      	bne.n	8008b34 <__cvt+0x88>
 8008b1e:	2200      	movs	r2, #0
 8008b20:	2300      	movs	r3, #0
 8008b22:	4620      	mov	r0, r4
 8008b24:	4629      	mov	r1, r5
 8008b26:	f7f7 ffcf 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b2a:	b918      	cbnz	r0, 8008b34 <__cvt+0x88>
 8008b2c:	f1c6 0601 	rsb	r6, r6, #1
 8008b30:	f8ca 6000 	str.w	r6, [sl]
 8008b34:	f8da 3000 	ldr.w	r3, [sl]
 8008b38:	4499      	add	r9, r3
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4620      	mov	r0, r4
 8008b40:	4629      	mov	r1, r5
 8008b42:	f7f7 ffc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b46:	b938      	cbnz	r0, 8008b58 <__cvt+0xac>
 8008b48:	2230      	movs	r2, #48	; 0x30
 8008b4a:	9b03      	ldr	r3, [sp, #12]
 8008b4c:	454b      	cmp	r3, r9
 8008b4e:	d205      	bcs.n	8008b5c <__cvt+0xb0>
 8008b50:	1c59      	adds	r1, r3, #1
 8008b52:	9103      	str	r1, [sp, #12]
 8008b54:	701a      	strb	r2, [r3, #0]
 8008b56:	e7f8      	b.n	8008b4a <__cvt+0x9e>
 8008b58:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b5c:	9b03      	ldr	r3, [sp, #12]
 8008b5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b60:	eba3 0308 	sub.w	r3, r3, r8
 8008b64:	4640      	mov	r0, r8
 8008b66:	6013      	str	r3, [r2, #0]
 8008b68:	b004      	add	sp, #16
 8008b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008b6e <__exponent>:
 8008b6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b70:	2900      	cmp	r1, #0
 8008b72:	4604      	mov	r4, r0
 8008b74:	bfba      	itte	lt
 8008b76:	4249      	neglt	r1, r1
 8008b78:	232d      	movlt	r3, #45	; 0x2d
 8008b7a:	232b      	movge	r3, #43	; 0x2b
 8008b7c:	2909      	cmp	r1, #9
 8008b7e:	f804 2b02 	strb.w	r2, [r4], #2
 8008b82:	7043      	strb	r3, [r0, #1]
 8008b84:	dd20      	ble.n	8008bc8 <__exponent+0x5a>
 8008b86:	f10d 0307 	add.w	r3, sp, #7
 8008b8a:	461f      	mov	r7, r3
 8008b8c:	260a      	movs	r6, #10
 8008b8e:	fb91 f5f6 	sdiv	r5, r1, r6
 8008b92:	fb06 1115 	mls	r1, r6, r5, r1
 8008b96:	3130      	adds	r1, #48	; 0x30
 8008b98:	2d09      	cmp	r5, #9
 8008b9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b9e:	f103 32ff 	add.w	r2, r3, #4294967295
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	dc09      	bgt.n	8008bba <__exponent+0x4c>
 8008ba6:	3130      	adds	r1, #48	; 0x30
 8008ba8:	3b02      	subs	r3, #2
 8008baa:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008bae:	42bb      	cmp	r3, r7
 8008bb0:	4622      	mov	r2, r4
 8008bb2:	d304      	bcc.n	8008bbe <__exponent+0x50>
 8008bb4:	1a10      	subs	r0, r2, r0
 8008bb6:	b003      	add	sp, #12
 8008bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bba:	4613      	mov	r3, r2
 8008bbc:	e7e7      	b.n	8008b8e <__exponent+0x20>
 8008bbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bc2:	f804 2b01 	strb.w	r2, [r4], #1
 8008bc6:	e7f2      	b.n	8008bae <__exponent+0x40>
 8008bc8:	2330      	movs	r3, #48	; 0x30
 8008bca:	4419      	add	r1, r3
 8008bcc:	7083      	strb	r3, [r0, #2]
 8008bce:	1d02      	adds	r2, r0, #4
 8008bd0:	70c1      	strb	r1, [r0, #3]
 8008bd2:	e7ef      	b.n	8008bb4 <__exponent+0x46>

08008bd4 <_printf_float>:
 8008bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd8:	b08d      	sub	sp, #52	; 0x34
 8008bda:	460c      	mov	r4, r1
 8008bdc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008be0:	4616      	mov	r6, r2
 8008be2:	461f      	mov	r7, r3
 8008be4:	4605      	mov	r5, r0
 8008be6:	f001 fcb5 	bl	800a554 <_localeconv_r>
 8008bea:	6803      	ldr	r3, [r0, #0]
 8008bec:	9304      	str	r3, [sp, #16]
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7f7 faee 	bl	80001d0 <strlen>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	930a      	str	r3, [sp, #40]	; 0x28
 8008bf8:	f8d8 3000 	ldr.w	r3, [r8]
 8008bfc:	9005      	str	r0, [sp, #20]
 8008bfe:	3307      	adds	r3, #7
 8008c00:	f023 0307 	bic.w	r3, r3, #7
 8008c04:	f103 0208 	add.w	r2, r3, #8
 8008c08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008c0c:	f8d4 b000 	ldr.w	fp, [r4]
 8008c10:	f8c8 2000 	str.w	r2, [r8]
 8008c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c18:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008c1c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008c20:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c24:	9307      	str	r3, [sp, #28]
 8008c26:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2e:	4ba7      	ldr	r3, [pc, #668]	; (8008ecc <_printf_float+0x2f8>)
 8008c30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c34:	f7f7 ff7a 	bl	8000b2c <__aeabi_dcmpun>
 8008c38:	bb70      	cbnz	r0, 8008c98 <_printf_float+0xc4>
 8008c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c3e:	4ba3      	ldr	r3, [pc, #652]	; (8008ecc <_printf_float+0x2f8>)
 8008c40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c44:	f7f7 ff54 	bl	8000af0 <__aeabi_dcmple>
 8008c48:	bb30      	cbnz	r0, 8008c98 <_printf_float+0xc4>
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4640      	mov	r0, r8
 8008c50:	4649      	mov	r1, r9
 8008c52:	f7f7 ff43 	bl	8000adc <__aeabi_dcmplt>
 8008c56:	b110      	cbz	r0, 8008c5e <_printf_float+0x8a>
 8008c58:	232d      	movs	r3, #45	; 0x2d
 8008c5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c5e:	4a9c      	ldr	r2, [pc, #624]	; (8008ed0 <_printf_float+0x2fc>)
 8008c60:	4b9c      	ldr	r3, [pc, #624]	; (8008ed4 <_printf_float+0x300>)
 8008c62:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008c66:	bf8c      	ite	hi
 8008c68:	4690      	movhi	r8, r2
 8008c6a:	4698      	movls	r8, r3
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	f02b 0204 	bic.w	r2, fp, #4
 8008c72:	6123      	str	r3, [r4, #16]
 8008c74:	6022      	str	r2, [r4, #0]
 8008c76:	f04f 0900 	mov.w	r9, #0
 8008c7a:	9700      	str	r7, [sp, #0]
 8008c7c:	4633      	mov	r3, r6
 8008c7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008c80:	4621      	mov	r1, r4
 8008c82:	4628      	mov	r0, r5
 8008c84:	f000 f9e6 	bl	8009054 <_printf_common>
 8008c88:	3001      	adds	r0, #1
 8008c8a:	f040 808d 	bne.w	8008da8 <_printf_float+0x1d4>
 8008c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c92:	b00d      	add	sp, #52	; 0x34
 8008c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c98:	4642      	mov	r2, r8
 8008c9a:	464b      	mov	r3, r9
 8008c9c:	4640      	mov	r0, r8
 8008c9e:	4649      	mov	r1, r9
 8008ca0:	f7f7 ff44 	bl	8000b2c <__aeabi_dcmpun>
 8008ca4:	b110      	cbz	r0, 8008cac <_printf_float+0xd8>
 8008ca6:	4a8c      	ldr	r2, [pc, #560]	; (8008ed8 <_printf_float+0x304>)
 8008ca8:	4b8c      	ldr	r3, [pc, #560]	; (8008edc <_printf_float+0x308>)
 8008caa:	e7da      	b.n	8008c62 <_printf_float+0x8e>
 8008cac:	6861      	ldr	r1, [r4, #4]
 8008cae:	1c4b      	adds	r3, r1, #1
 8008cb0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008cb4:	a80a      	add	r0, sp, #40	; 0x28
 8008cb6:	d13e      	bne.n	8008d36 <_printf_float+0x162>
 8008cb8:	2306      	movs	r3, #6
 8008cba:	6063      	str	r3, [r4, #4]
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008cc2:	ab09      	add	r3, sp, #36	; 0x24
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	ec49 8b10 	vmov	d0, r8, r9
 8008cca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008cce:	6022      	str	r2, [r4, #0]
 8008cd0:	f8cd a004 	str.w	sl, [sp, #4]
 8008cd4:	6861      	ldr	r1, [r4, #4]
 8008cd6:	4628      	mov	r0, r5
 8008cd8:	f7ff fee8 	bl	8008aac <__cvt>
 8008cdc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008ce0:	2b47      	cmp	r3, #71	; 0x47
 8008ce2:	4680      	mov	r8, r0
 8008ce4:	d109      	bne.n	8008cfa <_printf_float+0x126>
 8008ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce8:	1cd8      	adds	r0, r3, #3
 8008cea:	db02      	blt.n	8008cf2 <_printf_float+0x11e>
 8008cec:	6862      	ldr	r2, [r4, #4]
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	dd47      	ble.n	8008d82 <_printf_float+0x1ae>
 8008cf2:	f1aa 0a02 	sub.w	sl, sl, #2
 8008cf6:	fa5f fa8a 	uxtb.w	sl, sl
 8008cfa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008cfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d00:	d824      	bhi.n	8008d4c <_printf_float+0x178>
 8008d02:	3901      	subs	r1, #1
 8008d04:	4652      	mov	r2, sl
 8008d06:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008d0a:	9109      	str	r1, [sp, #36]	; 0x24
 8008d0c:	f7ff ff2f 	bl	8008b6e <__exponent>
 8008d10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d12:	1813      	adds	r3, r2, r0
 8008d14:	2a01      	cmp	r2, #1
 8008d16:	4681      	mov	r9, r0
 8008d18:	6123      	str	r3, [r4, #16]
 8008d1a:	dc02      	bgt.n	8008d22 <_printf_float+0x14e>
 8008d1c:	6822      	ldr	r2, [r4, #0]
 8008d1e:	07d1      	lsls	r1, r2, #31
 8008d20:	d501      	bpl.n	8008d26 <_printf_float+0x152>
 8008d22:	3301      	adds	r3, #1
 8008d24:	6123      	str	r3, [r4, #16]
 8008d26:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d0a5      	beq.n	8008c7a <_printf_float+0xa6>
 8008d2e:	232d      	movs	r3, #45	; 0x2d
 8008d30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d34:	e7a1      	b.n	8008c7a <_printf_float+0xa6>
 8008d36:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008d3a:	f000 8177 	beq.w	800902c <_printf_float+0x458>
 8008d3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008d42:	d1bb      	bne.n	8008cbc <_printf_float+0xe8>
 8008d44:	2900      	cmp	r1, #0
 8008d46:	d1b9      	bne.n	8008cbc <_printf_float+0xe8>
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e7b6      	b.n	8008cba <_printf_float+0xe6>
 8008d4c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008d50:	d119      	bne.n	8008d86 <_printf_float+0x1b2>
 8008d52:	2900      	cmp	r1, #0
 8008d54:	6863      	ldr	r3, [r4, #4]
 8008d56:	dd0c      	ble.n	8008d72 <_printf_float+0x19e>
 8008d58:	6121      	str	r1, [r4, #16]
 8008d5a:	b913      	cbnz	r3, 8008d62 <_printf_float+0x18e>
 8008d5c:	6822      	ldr	r2, [r4, #0]
 8008d5e:	07d2      	lsls	r2, r2, #31
 8008d60:	d502      	bpl.n	8008d68 <_printf_float+0x194>
 8008d62:	3301      	adds	r3, #1
 8008d64:	440b      	add	r3, r1
 8008d66:	6123      	str	r3, [r4, #16]
 8008d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d6a:	65a3      	str	r3, [r4, #88]	; 0x58
 8008d6c:	f04f 0900 	mov.w	r9, #0
 8008d70:	e7d9      	b.n	8008d26 <_printf_float+0x152>
 8008d72:	b913      	cbnz	r3, 8008d7a <_printf_float+0x1a6>
 8008d74:	6822      	ldr	r2, [r4, #0]
 8008d76:	07d0      	lsls	r0, r2, #31
 8008d78:	d501      	bpl.n	8008d7e <_printf_float+0x1aa>
 8008d7a:	3302      	adds	r3, #2
 8008d7c:	e7f3      	b.n	8008d66 <_printf_float+0x192>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e7f1      	b.n	8008d66 <_printf_float+0x192>
 8008d82:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008d86:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	db05      	blt.n	8008d9a <_printf_float+0x1c6>
 8008d8e:	6822      	ldr	r2, [r4, #0]
 8008d90:	6123      	str	r3, [r4, #16]
 8008d92:	07d1      	lsls	r1, r2, #31
 8008d94:	d5e8      	bpl.n	8008d68 <_printf_float+0x194>
 8008d96:	3301      	adds	r3, #1
 8008d98:	e7e5      	b.n	8008d66 <_printf_float+0x192>
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	bfd4      	ite	le
 8008d9e:	f1c3 0302 	rsble	r3, r3, #2
 8008da2:	2301      	movgt	r3, #1
 8008da4:	4413      	add	r3, r2
 8008da6:	e7de      	b.n	8008d66 <_printf_float+0x192>
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	055a      	lsls	r2, r3, #21
 8008dac:	d407      	bmi.n	8008dbe <_printf_float+0x1ea>
 8008dae:	6923      	ldr	r3, [r4, #16]
 8008db0:	4642      	mov	r2, r8
 8008db2:	4631      	mov	r1, r6
 8008db4:	4628      	mov	r0, r5
 8008db6:	47b8      	blx	r7
 8008db8:	3001      	adds	r0, #1
 8008dba:	d12b      	bne.n	8008e14 <_printf_float+0x240>
 8008dbc:	e767      	b.n	8008c8e <_printf_float+0xba>
 8008dbe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008dc2:	f240 80dc 	bls.w	8008f7e <_printf_float+0x3aa>
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	2300      	movs	r3, #0
 8008dca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008dce:	f7f7 fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	d033      	beq.n	8008e3e <_printf_float+0x26a>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	4a41      	ldr	r2, [pc, #260]	; (8008ee0 <_printf_float+0x30c>)
 8008dda:	4631      	mov	r1, r6
 8008ddc:	4628      	mov	r0, r5
 8008dde:	47b8      	blx	r7
 8008de0:	3001      	adds	r0, #1
 8008de2:	f43f af54 	beq.w	8008c8e <_printf_float+0xba>
 8008de6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008dea:	429a      	cmp	r2, r3
 8008dec:	db02      	blt.n	8008df4 <_printf_float+0x220>
 8008dee:	6823      	ldr	r3, [r4, #0]
 8008df0:	07d8      	lsls	r0, r3, #31
 8008df2:	d50f      	bpl.n	8008e14 <_printf_float+0x240>
 8008df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008df8:	4631      	mov	r1, r6
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	47b8      	blx	r7
 8008dfe:	3001      	adds	r0, #1
 8008e00:	f43f af45 	beq.w	8008c8e <_printf_float+0xba>
 8008e04:	f04f 0800 	mov.w	r8, #0
 8008e08:	f104 091a 	add.w	r9, r4, #26
 8008e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	4543      	cmp	r3, r8
 8008e12:	dc09      	bgt.n	8008e28 <_printf_float+0x254>
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	079b      	lsls	r3, r3, #30
 8008e18:	f100 8103 	bmi.w	8009022 <_printf_float+0x44e>
 8008e1c:	68e0      	ldr	r0, [r4, #12]
 8008e1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e20:	4298      	cmp	r0, r3
 8008e22:	bfb8      	it	lt
 8008e24:	4618      	movlt	r0, r3
 8008e26:	e734      	b.n	8008c92 <_printf_float+0xbe>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	464a      	mov	r2, r9
 8008e2c:	4631      	mov	r1, r6
 8008e2e:	4628      	mov	r0, r5
 8008e30:	47b8      	blx	r7
 8008e32:	3001      	adds	r0, #1
 8008e34:	f43f af2b 	beq.w	8008c8e <_printf_float+0xba>
 8008e38:	f108 0801 	add.w	r8, r8, #1
 8008e3c:	e7e6      	b.n	8008e0c <_printf_float+0x238>
 8008e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	dc2b      	bgt.n	8008e9c <_printf_float+0x2c8>
 8008e44:	2301      	movs	r3, #1
 8008e46:	4a26      	ldr	r2, [pc, #152]	; (8008ee0 <_printf_float+0x30c>)
 8008e48:	4631      	mov	r1, r6
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	47b8      	blx	r7
 8008e4e:	3001      	adds	r0, #1
 8008e50:	f43f af1d 	beq.w	8008c8e <_printf_float+0xba>
 8008e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e56:	b923      	cbnz	r3, 8008e62 <_printf_float+0x28e>
 8008e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e5a:	b913      	cbnz	r3, 8008e62 <_printf_float+0x28e>
 8008e5c:	6823      	ldr	r3, [r4, #0]
 8008e5e:	07d9      	lsls	r1, r3, #31
 8008e60:	d5d8      	bpl.n	8008e14 <_printf_float+0x240>
 8008e62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e66:	4631      	mov	r1, r6
 8008e68:	4628      	mov	r0, r5
 8008e6a:	47b8      	blx	r7
 8008e6c:	3001      	adds	r0, #1
 8008e6e:	f43f af0e 	beq.w	8008c8e <_printf_float+0xba>
 8008e72:	f04f 0900 	mov.w	r9, #0
 8008e76:	f104 0a1a 	add.w	sl, r4, #26
 8008e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e7c:	425b      	negs	r3, r3
 8008e7e:	454b      	cmp	r3, r9
 8008e80:	dc01      	bgt.n	8008e86 <_printf_float+0x2b2>
 8008e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e84:	e794      	b.n	8008db0 <_printf_float+0x1dc>
 8008e86:	2301      	movs	r3, #1
 8008e88:	4652      	mov	r2, sl
 8008e8a:	4631      	mov	r1, r6
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	47b8      	blx	r7
 8008e90:	3001      	adds	r0, #1
 8008e92:	f43f aefc 	beq.w	8008c8e <_printf_float+0xba>
 8008e96:	f109 0901 	add.w	r9, r9, #1
 8008e9a:	e7ee      	b.n	8008e7a <_printf_float+0x2a6>
 8008e9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	bfa8      	it	ge
 8008ea4:	461a      	movge	r2, r3
 8008ea6:	2a00      	cmp	r2, #0
 8008ea8:	4691      	mov	r9, r2
 8008eaa:	dd07      	ble.n	8008ebc <_printf_float+0x2e8>
 8008eac:	4613      	mov	r3, r2
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4642      	mov	r2, r8
 8008eb2:	4628      	mov	r0, r5
 8008eb4:	47b8      	blx	r7
 8008eb6:	3001      	adds	r0, #1
 8008eb8:	f43f aee9 	beq.w	8008c8e <_printf_float+0xba>
 8008ebc:	f104 031a 	add.w	r3, r4, #26
 8008ec0:	f04f 0b00 	mov.w	fp, #0
 8008ec4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ec8:	9306      	str	r3, [sp, #24]
 8008eca:	e015      	b.n	8008ef8 <_printf_float+0x324>
 8008ecc:	7fefffff 	.word	0x7fefffff
 8008ed0:	0800ca4c 	.word	0x0800ca4c
 8008ed4:	0800ca48 	.word	0x0800ca48
 8008ed8:	0800ca54 	.word	0x0800ca54
 8008edc:	0800ca50 	.word	0x0800ca50
 8008ee0:	0800ca58 	.word	0x0800ca58
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	9a06      	ldr	r2, [sp, #24]
 8008ee8:	4631      	mov	r1, r6
 8008eea:	4628      	mov	r0, r5
 8008eec:	47b8      	blx	r7
 8008eee:	3001      	adds	r0, #1
 8008ef0:	f43f aecd 	beq.w	8008c8e <_printf_float+0xba>
 8008ef4:	f10b 0b01 	add.w	fp, fp, #1
 8008ef8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008efc:	ebaa 0309 	sub.w	r3, sl, r9
 8008f00:	455b      	cmp	r3, fp
 8008f02:	dcef      	bgt.n	8008ee4 <_printf_float+0x310>
 8008f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	44d0      	add	r8, sl
 8008f0c:	db15      	blt.n	8008f3a <_printf_float+0x366>
 8008f0e:	6823      	ldr	r3, [r4, #0]
 8008f10:	07da      	lsls	r2, r3, #31
 8008f12:	d412      	bmi.n	8008f3a <_printf_float+0x366>
 8008f14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f18:	eba3 020a 	sub.w	r2, r3, sl
 8008f1c:	eba3 0a01 	sub.w	sl, r3, r1
 8008f20:	4592      	cmp	sl, r2
 8008f22:	bfa8      	it	ge
 8008f24:	4692      	movge	sl, r2
 8008f26:	f1ba 0f00 	cmp.w	sl, #0
 8008f2a:	dc0e      	bgt.n	8008f4a <_printf_float+0x376>
 8008f2c:	f04f 0800 	mov.w	r8, #0
 8008f30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f34:	f104 091a 	add.w	r9, r4, #26
 8008f38:	e019      	b.n	8008f6e <_printf_float+0x39a>
 8008f3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f3e:	4631      	mov	r1, r6
 8008f40:	4628      	mov	r0, r5
 8008f42:	47b8      	blx	r7
 8008f44:	3001      	adds	r0, #1
 8008f46:	d1e5      	bne.n	8008f14 <_printf_float+0x340>
 8008f48:	e6a1      	b.n	8008c8e <_printf_float+0xba>
 8008f4a:	4653      	mov	r3, sl
 8008f4c:	4642      	mov	r2, r8
 8008f4e:	4631      	mov	r1, r6
 8008f50:	4628      	mov	r0, r5
 8008f52:	47b8      	blx	r7
 8008f54:	3001      	adds	r0, #1
 8008f56:	d1e9      	bne.n	8008f2c <_printf_float+0x358>
 8008f58:	e699      	b.n	8008c8e <_printf_float+0xba>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	464a      	mov	r2, r9
 8008f5e:	4631      	mov	r1, r6
 8008f60:	4628      	mov	r0, r5
 8008f62:	47b8      	blx	r7
 8008f64:	3001      	adds	r0, #1
 8008f66:	f43f ae92 	beq.w	8008c8e <_printf_float+0xba>
 8008f6a:	f108 0801 	add.w	r8, r8, #1
 8008f6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	eba3 030a 	sub.w	r3, r3, sl
 8008f78:	4543      	cmp	r3, r8
 8008f7a:	dcee      	bgt.n	8008f5a <_printf_float+0x386>
 8008f7c:	e74a      	b.n	8008e14 <_printf_float+0x240>
 8008f7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f80:	2a01      	cmp	r2, #1
 8008f82:	dc01      	bgt.n	8008f88 <_printf_float+0x3b4>
 8008f84:	07db      	lsls	r3, r3, #31
 8008f86:	d53a      	bpl.n	8008ffe <_printf_float+0x42a>
 8008f88:	2301      	movs	r3, #1
 8008f8a:	4642      	mov	r2, r8
 8008f8c:	4631      	mov	r1, r6
 8008f8e:	4628      	mov	r0, r5
 8008f90:	47b8      	blx	r7
 8008f92:	3001      	adds	r0, #1
 8008f94:	f43f ae7b 	beq.w	8008c8e <_printf_float+0xba>
 8008f98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f9c:	4631      	mov	r1, r6
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	47b8      	blx	r7
 8008fa2:	3001      	adds	r0, #1
 8008fa4:	f108 0801 	add.w	r8, r8, #1
 8008fa8:	f43f ae71 	beq.w	8008c8e <_printf_float+0xba>
 8008fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f103 3aff 	add.w	sl, r3, #4294967295
 8008fb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f7f7 fd85 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fbe:	b9c8      	cbnz	r0, 8008ff4 <_printf_float+0x420>
 8008fc0:	4653      	mov	r3, sl
 8008fc2:	4642      	mov	r2, r8
 8008fc4:	4631      	mov	r1, r6
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	47b8      	blx	r7
 8008fca:	3001      	adds	r0, #1
 8008fcc:	d10e      	bne.n	8008fec <_printf_float+0x418>
 8008fce:	e65e      	b.n	8008c8e <_printf_float+0xba>
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	4652      	mov	r2, sl
 8008fd4:	4631      	mov	r1, r6
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	47b8      	blx	r7
 8008fda:	3001      	adds	r0, #1
 8008fdc:	f43f ae57 	beq.w	8008c8e <_printf_float+0xba>
 8008fe0:	f108 0801 	add.w	r8, r8, #1
 8008fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fe6:	3b01      	subs	r3, #1
 8008fe8:	4543      	cmp	r3, r8
 8008fea:	dcf1      	bgt.n	8008fd0 <_printf_float+0x3fc>
 8008fec:	464b      	mov	r3, r9
 8008fee:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008ff2:	e6de      	b.n	8008db2 <_printf_float+0x1de>
 8008ff4:	f04f 0800 	mov.w	r8, #0
 8008ff8:	f104 0a1a 	add.w	sl, r4, #26
 8008ffc:	e7f2      	b.n	8008fe4 <_printf_float+0x410>
 8008ffe:	2301      	movs	r3, #1
 8009000:	e7df      	b.n	8008fc2 <_printf_float+0x3ee>
 8009002:	2301      	movs	r3, #1
 8009004:	464a      	mov	r2, r9
 8009006:	4631      	mov	r1, r6
 8009008:	4628      	mov	r0, r5
 800900a:	47b8      	blx	r7
 800900c:	3001      	adds	r0, #1
 800900e:	f43f ae3e 	beq.w	8008c8e <_printf_float+0xba>
 8009012:	f108 0801 	add.w	r8, r8, #1
 8009016:	68e3      	ldr	r3, [r4, #12]
 8009018:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800901a:	1a9b      	subs	r3, r3, r2
 800901c:	4543      	cmp	r3, r8
 800901e:	dcf0      	bgt.n	8009002 <_printf_float+0x42e>
 8009020:	e6fc      	b.n	8008e1c <_printf_float+0x248>
 8009022:	f04f 0800 	mov.w	r8, #0
 8009026:	f104 0919 	add.w	r9, r4, #25
 800902a:	e7f4      	b.n	8009016 <_printf_float+0x442>
 800902c:	2900      	cmp	r1, #0
 800902e:	f43f ae8b 	beq.w	8008d48 <_printf_float+0x174>
 8009032:	2300      	movs	r3, #0
 8009034:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009038:	ab09      	add	r3, sp, #36	; 0x24
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	ec49 8b10 	vmov	d0, r8, r9
 8009040:	6022      	str	r2, [r4, #0]
 8009042:	f8cd a004 	str.w	sl, [sp, #4]
 8009046:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800904a:	4628      	mov	r0, r5
 800904c:	f7ff fd2e 	bl	8008aac <__cvt>
 8009050:	4680      	mov	r8, r0
 8009052:	e648      	b.n	8008ce6 <_printf_float+0x112>

08009054 <_printf_common>:
 8009054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009058:	4691      	mov	r9, r2
 800905a:	461f      	mov	r7, r3
 800905c:	688a      	ldr	r2, [r1, #8]
 800905e:	690b      	ldr	r3, [r1, #16]
 8009060:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009064:	4293      	cmp	r3, r2
 8009066:	bfb8      	it	lt
 8009068:	4613      	movlt	r3, r2
 800906a:	f8c9 3000 	str.w	r3, [r9]
 800906e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009072:	4606      	mov	r6, r0
 8009074:	460c      	mov	r4, r1
 8009076:	b112      	cbz	r2, 800907e <_printf_common+0x2a>
 8009078:	3301      	adds	r3, #1
 800907a:	f8c9 3000 	str.w	r3, [r9]
 800907e:	6823      	ldr	r3, [r4, #0]
 8009080:	0699      	lsls	r1, r3, #26
 8009082:	bf42      	ittt	mi
 8009084:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009088:	3302      	addmi	r3, #2
 800908a:	f8c9 3000 	strmi.w	r3, [r9]
 800908e:	6825      	ldr	r5, [r4, #0]
 8009090:	f015 0506 	ands.w	r5, r5, #6
 8009094:	d107      	bne.n	80090a6 <_printf_common+0x52>
 8009096:	f104 0a19 	add.w	sl, r4, #25
 800909a:	68e3      	ldr	r3, [r4, #12]
 800909c:	f8d9 2000 	ldr.w	r2, [r9]
 80090a0:	1a9b      	subs	r3, r3, r2
 80090a2:	42ab      	cmp	r3, r5
 80090a4:	dc28      	bgt.n	80090f8 <_printf_common+0xa4>
 80090a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80090aa:	6822      	ldr	r2, [r4, #0]
 80090ac:	3300      	adds	r3, #0
 80090ae:	bf18      	it	ne
 80090b0:	2301      	movne	r3, #1
 80090b2:	0692      	lsls	r2, r2, #26
 80090b4:	d42d      	bmi.n	8009112 <_printf_common+0xbe>
 80090b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090ba:	4639      	mov	r1, r7
 80090bc:	4630      	mov	r0, r6
 80090be:	47c0      	blx	r8
 80090c0:	3001      	adds	r0, #1
 80090c2:	d020      	beq.n	8009106 <_printf_common+0xb2>
 80090c4:	6823      	ldr	r3, [r4, #0]
 80090c6:	68e5      	ldr	r5, [r4, #12]
 80090c8:	f8d9 2000 	ldr.w	r2, [r9]
 80090cc:	f003 0306 	and.w	r3, r3, #6
 80090d0:	2b04      	cmp	r3, #4
 80090d2:	bf08      	it	eq
 80090d4:	1aad      	subeq	r5, r5, r2
 80090d6:	68a3      	ldr	r3, [r4, #8]
 80090d8:	6922      	ldr	r2, [r4, #16]
 80090da:	bf0c      	ite	eq
 80090dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090e0:	2500      	movne	r5, #0
 80090e2:	4293      	cmp	r3, r2
 80090e4:	bfc4      	itt	gt
 80090e6:	1a9b      	subgt	r3, r3, r2
 80090e8:	18ed      	addgt	r5, r5, r3
 80090ea:	f04f 0900 	mov.w	r9, #0
 80090ee:	341a      	adds	r4, #26
 80090f0:	454d      	cmp	r5, r9
 80090f2:	d11a      	bne.n	800912a <_printf_common+0xd6>
 80090f4:	2000      	movs	r0, #0
 80090f6:	e008      	b.n	800910a <_printf_common+0xb6>
 80090f8:	2301      	movs	r3, #1
 80090fa:	4652      	mov	r2, sl
 80090fc:	4639      	mov	r1, r7
 80090fe:	4630      	mov	r0, r6
 8009100:	47c0      	blx	r8
 8009102:	3001      	adds	r0, #1
 8009104:	d103      	bne.n	800910e <_printf_common+0xba>
 8009106:	f04f 30ff 	mov.w	r0, #4294967295
 800910a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800910e:	3501      	adds	r5, #1
 8009110:	e7c3      	b.n	800909a <_printf_common+0x46>
 8009112:	18e1      	adds	r1, r4, r3
 8009114:	1c5a      	adds	r2, r3, #1
 8009116:	2030      	movs	r0, #48	; 0x30
 8009118:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800911c:	4422      	add	r2, r4
 800911e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009122:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009126:	3302      	adds	r3, #2
 8009128:	e7c5      	b.n	80090b6 <_printf_common+0x62>
 800912a:	2301      	movs	r3, #1
 800912c:	4622      	mov	r2, r4
 800912e:	4639      	mov	r1, r7
 8009130:	4630      	mov	r0, r6
 8009132:	47c0      	blx	r8
 8009134:	3001      	adds	r0, #1
 8009136:	d0e6      	beq.n	8009106 <_printf_common+0xb2>
 8009138:	f109 0901 	add.w	r9, r9, #1
 800913c:	e7d8      	b.n	80090f0 <_printf_common+0x9c>
	...

08009140 <_printf_i>:
 8009140:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009144:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009148:	460c      	mov	r4, r1
 800914a:	7e09      	ldrb	r1, [r1, #24]
 800914c:	b085      	sub	sp, #20
 800914e:	296e      	cmp	r1, #110	; 0x6e
 8009150:	4617      	mov	r7, r2
 8009152:	4606      	mov	r6, r0
 8009154:	4698      	mov	r8, r3
 8009156:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009158:	f000 80b3 	beq.w	80092c2 <_printf_i+0x182>
 800915c:	d822      	bhi.n	80091a4 <_printf_i+0x64>
 800915e:	2963      	cmp	r1, #99	; 0x63
 8009160:	d036      	beq.n	80091d0 <_printf_i+0x90>
 8009162:	d80a      	bhi.n	800917a <_printf_i+0x3a>
 8009164:	2900      	cmp	r1, #0
 8009166:	f000 80b9 	beq.w	80092dc <_printf_i+0x19c>
 800916a:	2958      	cmp	r1, #88	; 0x58
 800916c:	f000 8083 	beq.w	8009276 <_printf_i+0x136>
 8009170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009174:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009178:	e032      	b.n	80091e0 <_printf_i+0xa0>
 800917a:	2964      	cmp	r1, #100	; 0x64
 800917c:	d001      	beq.n	8009182 <_printf_i+0x42>
 800917e:	2969      	cmp	r1, #105	; 0x69
 8009180:	d1f6      	bne.n	8009170 <_printf_i+0x30>
 8009182:	6820      	ldr	r0, [r4, #0]
 8009184:	6813      	ldr	r3, [r2, #0]
 8009186:	0605      	lsls	r5, r0, #24
 8009188:	f103 0104 	add.w	r1, r3, #4
 800918c:	d52a      	bpl.n	80091e4 <_printf_i+0xa4>
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	6011      	str	r1, [r2, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	da03      	bge.n	800919e <_printf_i+0x5e>
 8009196:	222d      	movs	r2, #45	; 0x2d
 8009198:	425b      	negs	r3, r3
 800919a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800919e:	486f      	ldr	r0, [pc, #444]	; (800935c <_printf_i+0x21c>)
 80091a0:	220a      	movs	r2, #10
 80091a2:	e039      	b.n	8009218 <_printf_i+0xd8>
 80091a4:	2973      	cmp	r1, #115	; 0x73
 80091a6:	f000 809d 	beq.w	80092e4 <_printf_i+0x1a4>
 80091aa:	d808      	bhi.n	80091be <_printf_i+0x7e>
 80091ac:	296f      	cmp	r1, #111	; 0x6f
 80091ae:	d020      	beq.n	80091f2 <_printf_i+0xb2>
 80091b0:	2970      	cmp	r1, #112	; 0x70
 80091b2:	d1dd      	bne.n	8009170 <_printf_i+0x30>
 80091b4:	6823      	ldr	r3, [r4, #0]
 80091b6:	f043 0320 	orr.w	r3, r3, #32
 80091ba:	6023      	str	r3, [r4, #0]
 80091bc:	e003      	b.n	80091c6 <_printf_i+0x86>
 80091be:	2975      	cmp	r1, #117	; 0x75
 80091c0:	d017      	beq.n	80091f2 <_printf_i+0xb2>
 80091c2:	2978      	cmp	r1, #120	; 0x78
 80091c4:	d1d4      	bne.n	8009170 <_printf_i+0x30>
 80091c6:	2378      	movs	r3, #120	; 0x78
 80091c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80091cc:	4864      	ldr	r0, [pc, #400]	; (8009360 <_printf_i+0x220>)
 80091ce:	e055      	b.n	800927c <_printf_i+0x13c>
 80091d0:	6813      	ldr	r3, [r2, #0]
 80091d2:	1d19      	adds	r1, r3, #4
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6011      	str	r1, [r2, #0]
 80091d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80091e0:	2301      	movs	r3, #1
 80091e2:	e08c      	b.n	80092fe <_printf_i+0x1be>
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	6011      	str	r1, [r2, #0]
 80091e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80091ec:	bf18      	it	ne
 80091ee:	b21b      	sxthne	r3, r3
 80091f0:	e7cf      	b.n	8009192 <_printf_i+0x52>
 80091f2:	6813      	ldr	r3, [r2, #0]
 80091f4:	6825      	ldr	r5, [r4, #0]
 80091f6:	1d18      	adds	r0, r3, #4
 80091f8:	6010      	str	r0, [r2, #0]
 80091fa:	0628      	lsls	r0, r5, #24
 80091fc:	d501      	bpl.n	8009202 <_printf_i+0xc2>
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	e002      	b.n	8009208 <_printf_i+0xc8>
 8009202:	0668      	lsls	r0, r5, #25
 8009204:	d5fb      	bpl.n	80091fe <_printf_i+0xbe>
 8009206:	881b      	ldrh	r3, [r3, #0]
 8009208:	4854      	ldr	r0, [pc, #336]	; (800935c <_printf_i+0x21c>)
 800920a:	296f      	cmp	r1, #111	; 0x6f
 800920c:	bf14      	ite	ne
 800920e:	220a      	movne	r2, #10
 8009210:	2208      	moveq	r2, #8
 8009212:	2100      	movs	r1, #0
 8009214:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009218:	6865      	ldr	r5, [r4, #4]
 800921a:	60a5      	str	r5, [r4, #8]
 800921c:	2d00      	cmp	r5, #0
 800921e:	f2c0 8095 	blt.w	800934c <_printf_i+0x20c>
 8009222:	6821      	ldr	r1, [r4, #0]
 8009224:	f021 0104 	bic.w	r1, r1, #4
 8009228:	6021      	str	r1, [r4, #0]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d13d      	bne.n	80092aa <_printf_i+0x16a>
 800922e:	2d00      	cmp	r5, #0
 8009230:	f040 808e 	bne.w	8009350 <_printf_i+0x210>
 8009234:	4665      	mov	r5, ip
 8009236:	2a08      	cmp	r2, #8
 8009238:	d10b      	bne.n	8009252 <_printf_i+0x112>
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	07db      	lsls	r3, r3, #31
 800923e:	d508      	bpl.n	8009252 <_printf_i+0x112>
 8009240:	6923      	ldr	r3, [r4, #16]
 8009242:	6862      	ldr	r2, [r4, #4]
 8009244:	429a      	cmp	r2, r3
 8009246:	bfde      	ittt	le
 8009248:	2330      	movle	r3, #48	; 0x30
 800924a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800924e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009252:	ebac 0305 	sub.w	r3, ip, r5
 8009256:	6123      	str	r3, [r4, #16]
 8009258:	f8cd 8000 	str.w	r8, [sp]
 800925c:	463b      	mov	r3, r7
 800925e:	aa03      	add	r2, sp, #12
 8009260:	4621      	mov	r1, r4
 8009262:	4630      	mov	r0, r6
 8009264:	f7ff fef6 	bl	8009054 <_printf_common>
 8009268:	3001      	adds	r0, #1
 800926a:	d14d      	bne.n	8009308 <_printf_i+0x1c8>
 800926c:	f04f 30ff 	mov.w	r0, #4294967295
 8009270:	b005      	add	sp, #20
 8009272:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009276:	4839      	ldr	r0, [pc, #228]	; (800935c <_printf_i+0x21c>)
 8009278:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800927c:	6813      	ldr	r3, [r2, #0]
 800927e:	6821      	ldr	r1, [r4, #0]
 8009280:	1d1d      	adds	r5, r3, #4
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6015      	str	r5, [r2, #0]
 8009286:	060a      	lsls	r2, r1, #24
 8009288:	d50b      	bpl.n	80092a2 <_printf_i+0x162>
 800928a:	07ca      	lsls	r2, r1, #31
 800928c:	bf44      	itt	mi
 800928e:	f041 0120 	orrmi.w	r1, r1, #32
 8009292:	6021      	strmi	r1, [r4, #0]
 8009294:	b91b      	cbnz	r3, 800929e <_printf_i+0x15e>
 8009296:	6822      	ldr	r2, [r4, #0]
 8009298:	f022 0220 	bic.w	r2, r2, #32
 800929c:	6022      	str	r2, [r4, #0]
 800929e:	2210      	movs	r2, #16
 80092a0:	e7b7      	b.n	8009212 <_printf_i+0xd2>
 80092a2:	064d      	lsls	r5, r1, #25
 80092a4:	bf48      	it	mi
 80092a6:	b29b      	uxthmi	r3, r3
 80092a8:	e7ef      	b.n	800928a <_printf_i+0x14a>
 80092aa:	4665      	mov	r5, ip
 80092ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80092b0:	fb02 3311 	mls	r3, r2, r1, r3
 80092b4:	5cc3      	ldrb	r3, [r0, r3]
 80092b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80092ba:	460b      	mov	r3, r1
 80092bc:	2900      	cmp	r1, #0
 80092be:	d1f5      	bne.n	80092ac <_printf_i+0x16c>
 80092c0:	e7b9      	b.n	8009236 <_printf_i+0xf6>
 80092c2:	6813      	ldr	r3, [r2, #0]
 80092c4:	6825      	ldr	r5, [r4, #0]
 80092c6:	6961      	ldr	r1, [r4, #20]
 80092c8:	1d18      	adds	r0, r3, #4
 80092ca:	6010      	str	r0, [r2, #0]
 80092cc:	0628      	lsls	r0, r5, #24
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	d501      	bpl.n	80092d6 <_printf_i+0x196>
 80092d2:	6019      	str	r1, [r3, #0]
 80092d4:	e002      	b.n	80092dc <_printf_i+0x19c>
 80092d6:	066a      	lsls	r2, r5, #25
 80092d8:	d5fb      	bpl.n	80092d2 <_printf_i+0x192>
 80092da:	8019      	strh	r1, [r3, #0]
 80092dc:	2300      	movs	r3, #0
 80092de:	6123      	str	r3, [r4, #16]
 80092e0:	4665      	mov	r5, ip
 80092e2:	e7b9      	b.n	8009258 <_printf_i+0x118>
 80092e4:	6813      	ldr	r3, [r2, #0]
 80092e6:	1d19      	adds	r1, r3, #4
 80092e8:	6011      	str	r1, [r2, #0]
 80092ea:	681d      	ldr	r5, [r3, #0]
 80092ec:	6862      	ldr	r2, [r4, #4]
 80092ee:	2100      	movs	r1, #0
 80092f0:	4628      	mov	r0, r5
 80092f2:	f7f6 ff75 	bl	80001e0 <memchr>
 80092f6:	b108      	cbz	r0, 80092fc <_printf_i+0x1bc>
 80092f8:	1b40      	subs	r0, r0, r5
 80092fa:	6060      	str	r0, [r4, #4]
 80092fc:	6863      	ldr	r3, [r4, #4]
 80092fe:	6123      	str	r3, [r4, #16]
 8009300:	2300      	movs	r3, #0
 8009302:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009306:	e7a7      	b.n	8009258 <_printf_i+0x118>
 8009308:	6923      	ldr	r3, [r4, #16]
 800930a:	462a      	mov	r2, r5
 800930c:	4639      	mov	r1, r7
 800930e:	4630      	mov	r0, r6
 8009310:	47c0      	blx	r8
 8009312:	3001      	adds	r0, #1
 8009314:	d0aa      	beq.n	800926c <_printf_i+0x12c>
 8009316:	6823      	ldr	r3, [r4, #0]
 8009318:	079b      	lsls	r3, r3, #30
 800931a:	d413      	bmi.n	8009344 <_printf_i+0x204>
 800931c:	68e0      	ldr	r0, [r4, #12]
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	4298      	cmp	r0, r3
 8009322:	bfb8      	it	lt
 8009324:	4618      	movlt	r0, r3
 8009326:	e7a3      	b.n	8009270 <_printf_i+0x130>
 8009328:	2301      	movs	r3, #1
 800932a:	464a      	mov	r2, r9
 800932c:	4639      	mov	r1, r7
 800932e:	4630      	mov	r0, r6
 8009330:	47c0      	blx	r8
 8009332:	3001      	adds	r0, #1
 8009334:	d09a      	beq.n	800926c <_printf_i+0x12c>
 8009336:	3501      	adds	r5, #1
 8009338:	68e3      	ldr	r3, [r4, #12]
 800933a:	9a03      	ldr	r2, [sp, #12]
 800933c:	1a9b      	subs	r3, r3, r2
 800933e:	42ab      	cmp	r3, r5
 8009340:	dcf2      	bgt.n	8009328 <_printf_i+0x1e8>
 8009342:	e7eb      	b.n	800931c <_printf_i+0x1dc>
 8009344:	2500      	movs	r5, #0
 8009346:	f104 0919 	add.w	r9, r4, #25
 800934a:	e7f5      	b.n	8009338 <_printf_i+0x1f8>
 800934c:	2b00      	cmp	r3, #0
 800934e:	d1ac      	bne.n	80092aa <_printf_i+0x16a>
 8009350:	7803      	ldrb	r3, [r0, #0]
 8009352:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009356:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800935a:	e76c      	b.n	8009236 <_printf_i+0xf6>
 800935c:	0800ca5a 	.word	0x0800ca5a
 8009360:	0800ca6b 	.word	0x0800ca6b

08009364 <iprintf>:
 8009364:	b40f      	push	{r0, r1, r2, r3}
 8009366:	4b0a      	ldr	r3, [pc, #40]	; (8009390 <iprintf+0x2c>)
 8009368:	b513      	push	{r0, r1, r4, lr}
 800936a:	681c      	ldr	r4, [r3, #0]
 800936c:	b124      	cbz	r4, 8009378 <iprintf+0x14>
 800936e:	69a3      	ldr	r3, [r4, #24]
 8009370:	b913      	cbnz	r3, 8009378 <iprintf+0x14>
 8009372:	4620      	mov	r0, r4
 8009374:	f7ff fa5c 	bl	8008830 <__sinit>
 8009378:	ab05      	add	r3, sp, #20
 800937a:	9a04      	ldr	r2, [sp, #16]
 800937c:	68a1      	ldr	r1, [r4, #8]
 800937e:	9301      	str	r3, [sp, #4]
 8009380:	4620      	mov	r0, r4
 8009382:	f001 fce1 	bl	800ad48 <_vfiprintf_r>
 8009386:	b002      	add	sp, #8
 8009388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800938c:	b004      	add	sp, #16
 800938e:	4770      	bx	lr
 8009390:	20000104 	.word	0x20000104

08009394 <putchar>:
 8009394:	b538      	push	{r3, r4, r5, lr}
 8009396:	4b08      	ldr	r3, [pc, #32]	; (80093b8 <putchar+0x24>)
 8009398:	681c      	ldr	r4, [r3, #0]
 800939a:	4605      	mov	r5, r0
 800939c:	b124      	cbz	r4, 80093a8 <putchar+0x14>
 800939e:	69a3      	ldr	r3, [r4, #24]
 80093a0:	b913      	cbnz	r3, 80093a8 <putchar+0x14>
 80093a2:	4620      	mov	r0, r4
 80093a4:	f7ff fa44 	bl	8008830 <__sinit>
 80093a8:	68a2      	ldr	r2, [r4, #8]
 80093aa:	4629      	mov	r1, r5
 80093ac:	4620      	mov	r0, r4
 80093ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b2:	f001 bddf 	b.w	800af74 <_putc_r>
 80093b6:	bf00      	nop
 80093b8:	20000104 	.word	0x20000104

080093bc <_puts_r>:
 80093bc:	b570      	push	{r4, r5, r6, lr}
 80093be:	460e      	mov	r6, r1
 80093c0:	4605      	mov	r5, r0
 80093c2:	b118      	cbz	r0, 80093cc <_puts_r+0x10>
 80093c4:	6983      	ldr	r3, [r0, #24]
 80093c6:	b90b      	cbnz	r3, 80093cc <_puts_r+0x10>
 80093c8:	f7ff fa32 	bl	8008830 <__sinit>
 80093cc:	69ab      	ldr	r3, [r5, #24]
 80093ce:	68ac      	ldr	r4, [r5, #8]
 80093d0:	b913      	cbnz	r3, 80093d8 <_puts_r+0x1c>
 80093d2:	4628      	mov	r0, r5
 80093d4:	f7ff fa2c 	bl	8008830 <__sinit>
 80093d8:	4b23      	ldr	r3, [pc, #140]	; (8009468 <_puts_r+0xac>)
 80093da:	429c      	cmp	r4, r3
 80093dc:	d117      	bne.n	800940e <_puts_r+0x52>
 80093de:	686c      	ldr	r4, [r5, #4]
 80093e0:	89a3      	ldrh	r3, [r4, #12]
 80093e2:	071b      	lsls	r3, r3, #28
 80093e4:	d51d      	bpl.n	8009422 <_puts_r+0x66>
 80093e6:	6923      	ldr	r3, [r4, #16]
 80093e8:	b1db      	cbz	r3, 8009422 <_puts_r+0x66>
 80093ea:	3e01      	subs	r6, #1
 80093ec:	68a3      	ldr	r3, [r4, #8]
 80093ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80093f2:	3b01      	subs	r3, #1
 80093f4:	60a3      	str	r3, [r4, #8]
 80093f6:	b9e9      	cbnz	r1, 8009434 <_puts_r+0x78>
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	da2e      	bge.n	800945a <_puts_r+0x9e>
 80093fc:	4622      	mov	r2, r4
 80093fe:	210a      	movs	r1, #10
 8009400:	4628      	mov	r0, r5
 8009402:	f000 f893 	bl	800952c <__swbuf_r>
 8009406:	3001      	adds	r0, #1
 8009408:	d011      	beq.n	800942e <_puts_r+0x72>
 800940a:	200a      	movs	r0, #10
 800940c:	e011      	b.n	8009432 <_puts_r+0x76>
 800940e:	4b17      	ldr	r3, [pc, #92]	; (800946c <_puts_r+0xb0>)
 8009410:	429c      	cmp	r4, r3
 8009412:	d101      	bne.n	8009418 <_puts_r+0x5c>
 8009414:	68ac      	ldr	r4, [r5, #8]
 8009416:	e7e3      	b.n	80093e0 <_puts_r+0x24>
 8009418:	4b15      	ldr	r3, [pc, #84]	; (8009470 <_puts_r+0xb4>)
 800941a:	429c      	cmp	r4, r3
 800941c:	bf08      	it	eq
 800941e:	68ec      	ldreq	r4, [r5, #12]
 8009420:	e7de      	b.n	80093e0 <_puts_r+0x24>
 8009422:	4621      	mov	r1, r4
 8009424:	4628      	mov	r0, r5
 8009426:	f000 f8e5 	bl	80095f4 <__swsetup_r>
 800942a:	2800      	cmp	r0, #0
 800942c:	d0dd      	beq.n	80093ea <_puts_r+0x2e>
 800942e:	f04f 30ff 	mov.w	r0, #4294967295
 8009432:	bd70      	pop	{r4, r5, r6, pc}
 8009434:	2b00      	cmp	r3, #0
 8009436:	da04      	bge.n	8009442 <_puts_r+0x86>
 8009438:	69a2      	ldr	r2, [r4, #24]
 800943a:	429a      	cmp	r2, r3
 800943c:	dc06      	bgt.n	800944c <_puts_r+0x90>
 800943e:	290a      	cmp	r1, #10
 8009440:	d004      	beq.n	800944c <_puts_r+0x90>
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	1c5a      	adds	r2, r3, #1
 8009446:	6022      	str	r2, [r4, #0]
 8009448:	7019      	strb	r1, [r3, #0]
 800944a:	e7cf      	b.n	80093ec <_puts_r+0x30>
 800944c:	4622      	mov	r2, r4
 800944e:	4628      	mov	r0, r5
 8009450:	f000 f86c 	bl	800952c <__swbuf_r>
 8009454:	3001      	adds	r0, #1
 8009456:	d1c9      	bne.n	80093ec <_puts_r+0x30>
 8009458:	e7e9      	b.n	800942e <_puts_r+0x72>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	200a      	movs	r0, #10
 800945e:	1c5a      	adds	r2, r3, #1
 8009460:	6022      	str	r2, [r4, #0]
 8009462:	7018      	strb	r0, [r3, #0]
 8009464:	e7e5      	b.n	8009432 <_puts_r+0x76>
 8009466:	bf00      	nop
 8009468:	0800ca04 	.word	0x0800ca04
 800946c:	0800ca24 	.word	0x0800ca24
 8009470:	0800c9e4 	.word	0x0800c9e4

08009474 <puts>:
 8009474:	4b02      	ldr	r3, [pc, #8]	; (8009480 <puts+0xc>)
 8009476:	4601      	mov	r1, r0
 8009478:	6818      	ldr	r0, [r3, #0]
 800947a:	f7ff bf9f 	b.w	80093bc <_puts_r>
 800947e:	bf00      	nop
 8009480:	20000104 	.word	0x20000104

08009484 <_sbrk_r>:
 8009484:	b538      	push	{r3, r4, r5, lr}
 8009486:	4c06      	ldr	r4, [pc, #24]	; (80094a0 <_sbrk_r+0x1c>)
 8009488:	2300      	movs	r3, #0
 800948a:	4605      	mov	r5, r0
 800948c:	4608      	mov	r0, r1
 800948e:	6023      	str	r3, [r4, #0]
 8009490:	f7f9 fee4 	bl	800325c <_sbrk>
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d102      	bne.n	800949e <_sbrk_r+0x1a>
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	b103      	cbz	r3, 800949e <_sbrk_r+0x1a>
 800949c:	602b      	str	r3, [r5, #0]
 800949e:	bd38      	pop	{r3, r4, r5, pc}
 80094a0:	20000bdc 	.word	0x20000bdc

080094a4 <__sread>:
 80094a4:	b510      	push	{r4, lr}
 80094a6:	460c      	mov	r4, r1
 80094a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ac:	f001 fd98 	bl	800afe0 <_read_r>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	bfab      	itete	ge
 80094b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094b6:	89a3      	ldrhlt	r3, [r4, #12]
 80094b8:	181b      	addge	r3, r3, r0
 80094ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094be:	bfac      	ite	ge
 80094c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80094c2:	81a3      	strhlt	r3, [r4, #12]
 80094c4:	bd10      	pop	{r4, pc}

080094c6 <__swrite>:
 80094c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ca:	461f      	mov	r7, r3
 80094cc:	898b      	ldrh	r3, [r1, #12]
 80094ce:	05db      	lsls	r3, r3, #23
 80094d0:	4605      	mov	r5, r0
 80094d2:	460c      	mov	r4, r1
 80094d4:	4616      	mov	r6, r2
 80094d6:	d505      	bpl.n	80094e4 <__swrite+0x1e>
 80094d8:	2302      	movs	r3, #2
 80094da:	2200      	movs	r2, #0
 80094dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e0:	f001 f846 	bl	800a570 <_lseek_r>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094ee:	81a3      	strh	r3, [r4, #12]
 80094f0:	4632      	mov	r2, r6
 80094f2:	463b      	mov	r3, r7
 80094f4:	4628      	mov	r0, r5
 80094f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094fa:	f000 b869 	b.w	80095d0 <_write_r>

080094fe <__sseek>:
 80094fe:	b510      	push	{r4, lr}
 8009500:	460c      	mov	r4, r1
 8009502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009506:	f001 f833 	bl	800a570 <_lseek_r>
 800950a:	1c43      	adds	r3, r0, #1
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	bf15      	itete	ne
 8009510:	6560      	strne	r0, [r4, #84]	; 0x54
 8009512:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009516:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800951a:	81a3      	strheq	r3, [r4, #12]
 800951c:	bf18      	it	ne
 800951e:	81a3      	strhne	r3, [r4, #12]
 8009520:	bd10      	pop	{r4, pc}

08009522 <__sclose>:
 8009522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009526:	f000 b8d3 	b.w	80096d0 <_close_r>
	...

0800952c <__swbuf_r>:
 800952c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952e:	460e      	mov	r6, r1
 8009530:	4614      	mov	r4, r2
 8009532:	4605      	mov	r5, r0
 8009534:	b118      	cbz	r0, 800953e <__swbuf_r+0x12>
 8009536:	6983      	ldr	r3, [r0, #24]
 8009538:	b90b      	cbnz	r3, 800953e <__swbuf_r+0x12>
 800953a:	f7ff f979 	bl	8008830 <__sinit>
 800953e:	4b21      	ldr	r3, [pc, #132]	; (80095c4 <__swbuf_r+0x98>)
 8009540:	429c      	cmp	r4, r3
 8009542:	d12a      	bne.n	800959a <__swbuf_r+0x6e>
 8009544:	686c      	ldr	r4, [r5, #4]
 8009546:	69a3      	ldr	r3, [r4, #24]
 8009548:	60a3      	str	r3, [r4, #8]
 800954a:	89a3      	ldrh	r3, [r4, #12]
 800954c:	071a      	lsls	r2, r3, #28
 800954e:	d52e      	bpl.n	80095ae <__swbuf_r+0x82>
 8009550:	6923      	ldr	r3, [r4, #16]
 8009552:	b363      	cbz	r3, 80095ae <__swbuf_r+0x82>
 8009554:	6923      	ldr	r3, [r4, #16]
 8009556:	6820      	ldr	r0, [r4, #0]
 8009558:	1ac0      	subs	r0, r0, r3
 800955a:	6963      	ldr	r3, [r4, #20]
 800955c:	b2f6      	uxtb	r6, r6
 800955e:	4283      	cmp	r3, r0
 8009560:	4637      	mov	r7, r6
 8009562:	dc04      	bgt.n	800956e <__swbuf_r+0x42>
 8009564:	4621      	mov	r1, r4
 8009566:	4628      	mov	r0, r5
 8009568:	f000 ff8c 	bl	800a484 <_fflush_r>
 800956c:	bb28      	cbnz	r0, 80095ba <__swbuf_r+0x8e>
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	3b01      	subs	r3, #1
 8009572:	60a3      	str	r3, [r4, #8]
 8009574:	6823      	ldr	r3, [r4, #0]
 8009576:	1c5a      	adds	r2, r3, #1
 8009578:	6022      	str	r2, [r4, #0]
 800957a:	701e      	strb	r6, [r3, #0]
 800957c:	6963      	ldr	r3, [r4, #20]
 800957e:	3001      	adds	r0, #1
 8009580:	4283      	cmp	r3, r0
 8009582:	d004      	beq.n	800958e <__swbuf_r+0x62>
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	07db      	lsls	r3, r3, #31
 8009588:	d519      	bpl.n	80095be <__swbuf_r+0x92>
 800958a:	2e0a      	cmp	r6, #10
 800958c:	d117      	bne.n	80095be <__swbuf_r+0x92>
 800958e:	4621      	mov	r1, r4
 8009590:	4628      	mov	r0, r5
 8009592:	f000 ff77 	bl	800a484 <_fflush_r>
 8009596:	b190      	cbz	r0, 80095be <__swbuf_r+0x92>
 8009598:	e00f      	b.n	80095ba <__swbuf_r+0x8e>
 800959a:	4b0b      	ldr	r3, [pc, #44]	; (80095c8 <__swbuf_r+0x9c>)
 800959c:	429c      	cmp	r4, r3
 800959e:	d101      	bne.n	80095a4 <__swbuf_r+0x78>
 80095a0:	68ac      	ldr	r4, [r5, #8]
 80095a2:	e7d0      	b.n	8009546 <__swbuf_r+0x1a>
 80095a4:	4b09      	ldr	r3, [pc, #36]	; (80095cc <__swbuf_r+0xa0>)
 80095a6:	429c      	cmp	r4, r3
 80095a8:	bf08      	it	eq
 80095aa:	68ec      	ldreq	r4, [r5, #12]
 80095ac:	e7cb      	b.n	8009546 <__swbuf_r+0x1a>
 80095ae:	4621      	mov	r1, r4
 80095b0:	4628      	mov	r0, r5
 80095b2:	f000 f81f 	bl	80095f4 <__swsetup_r>
 80095b6:	2800      	cmp	r0, #0
 80095b8:	d0cc      	beq.n	8009554 <__swbuf_r+0x28>
 80095ba:	f04f 37ff 	mov.w	r7, #4294967295
 80095be:	4638      	mov	r0, r7
 80095c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095c2:	bf00      	nop
 80095c4:	0800ca04 	.word	0x0800ca04
 80095c8:	0800ca24 	.word	0x0800ca24
 80095cc:	0800c9e4 	.word	0x0800c9e4

080095d0 <_write_r>:
 80095d0:	b538      	push	{r3, r4, r5, lr}
 80095d2:	4c07      	ldr	r4, [pc, #28]	; (80095f0 <_write_r+0x20>)
 80095d4:	4605      	mov	r5, r0
 80095d6:	4608      	mov	r0, r1
 80095d8:	4611      	mov	r1, r2
 80095da:	2200      	movs	r2, #0
 80095dc:	6022      	str	r2, [r4, #0]
 80095de:	461a      	mov	r2, r3
 80095e0:	f7f9 fdec 	bl	80031bc <_write>
 80095e4:	1c43      	adds	r3, r0, #1
 80095e6:	d102      	bne.n	80095ee <_write_r+0x1e>
 80095e8:	6823      	ldr	r3, [r4, #0]
 80095ea:	b103      	cbz	r3, 80095ee <_write_r+0x1e>
 80095ec:	602b      	str	r3, [r5, #0]
 80095ee:	bd38      	pop	{r3, r4, r5, pc}
 80095f0:	20000bdc 	.word	0x20000bdc

080095f4 <__swsetup_r>:
 80095f4:	4b32      	ldr	r3, [pc, #200]	; (80096c0 <__swsetup_r+0xcc>)
 80095f6:	b570      	push	{r4, r5, r6, lr}
 80095f8:	681d      	ldr	r5, [r3, #0]
 80095fa:	4606      	mov	r6, r0
 80095fc:	460c      	mov	r4, r1
 80095fe:	b125      	cbz	r5, 800960a <__swsetup_r+0x16>
 8009600:	69ab      	ldr	r3, [r5, #24]
 8009602:	b913      	cbnz	r3, 800960a <__swsetup_r+0x16>
 8009604:	4628      	mov	r0, r5
 8009606:	f7ff f913 	bl	8008830 <__sinit>
 800960a:	4b2e      	ldr	r3, [pc, #184]	; (80096c4 <__swsetup_r+0xd0>)
 800960c:	429c      	cmp	r4, r3
 800960e:	d10f      	bne.n	8009630 <__swsetup_r+0x3c>
 8009610:	686c      	ldr	r4, [r5, #4]
 8009612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009616:	b29a      	uxth	r2, r3
 8009618:	0715      	lsls	r5, r2, #28
 800961a:	d42c      	bmi.n	8009676 <__swsetup_r+0x82>
 800961c:	06d0      	lsls	r0, r2, #27
 800961e:	d411      	bmi.n	8009644 <__swsetup_r+0x50>
 8009620:	2209      	movs	r2, #9
 8009622:	6032      	str	r2, [r6, #0]
 8009624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009628:	81a3      	strh	r3, [r4, #12]
 800962a:	f04f 30ff 	mov.w	r0, #4294967295
 800962e:	e03e      	b.n	80096ae <__swsetup_r+0xba>
 8009630:	4b25      	ldr	r3, [pc, #148]	; (80096c8 <__swsetup_r+0xd4>)
 8009632:	429c      	cmp	r4, r3
 8009634:	d101      	bne.n	800963a <__swsetup_r+0x46>
 8009636:	68ac      	ldr	r4, [r5, #8]
 8009638:	e7eb      	b.n	8009612 <__swsetup_r+0x1e>
 800963a:	4b24      	ldr	r3, [pc, #144]	; (80096cc <__swsetup_r+0xd8>)
 800963c:	429c      	cmp	r4, r3
 800963e:	bf08      	it	eq
 8009640:	68ec      	ldreq	r4, [r5, #12]
 8009642:	e7e6      	b.n	8009612 <__swsetup_r+0x1e>
 8009644:	0751      	lsls	r1, r2, #29
 8009646:	d512      	bpl.n	800966e <__swsetup_r+0x7a>
 8009648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800964a:	b141      	cbz	r1, 800965e <__swsetup_r+0x6a>
 800964c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009650:	4299      	cmp	r1, r3
 8009652:	d002      	beq.n	800965a <__swsetup_r+0x66>
 8009654:	4630      	mov	r0, r6
 8009656:	f001 faff 	bl	800ac58 <_free_r>
 800965a:	2300      	movs	r3, #0
 800965c:	6363      	str	r3, [r4, #52]	; 0x34
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009664:	81a3      	strh	r3, [r4, #12]
 8009666:	2300      	movs	r3, #0
 8009668:	6063      	str	r3, [r4, #4]
 800966a:	6923      	ldr	r3, [r4, #16]
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	89a3      	ldrh	r3, [r4, #12]
 8009670:	f043 0308 	orr.w	r3, r3, #8
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	6923      	ldr	r3, [r4, #16]
 8009678:	b94b      	cbnz	r3, 800968e <__swsetup_r+0x9a>
 800967a:	89a3      	ldrh	r3, [r4, #12]
 800967c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009684:	d003      	beq.n	800968e <__swsetup_r+0x9a>
 8009686:	4621      	mov	r1, r4
 8009688:	4630      	mov	r0, r6
 800968a:	f000 ffa7 	bl	800a5dc <__smakebuf_r>
 800968e:	89a2      	ldrh	r2, [r4, #12]
 8009690:	f012 0301 	ands.w	r3, r2, #1
 8009694:	d00c      	beq.n	80096b0 <__swsetup_r+0xbc>
 8009696:	2300      	movs	r3, #0
 8009698:	60a3      	str	r3, [r4, #8]
 800969a:	6963      	ldr	r3, [r4, #20]
 800969c:	425b      	negs	r3, r3
 800969e:	61a3      	str	r3, [r4, #24]
 80096a0:	6923      	ldr	r3, [r4, #16]
 80096a2:	b953      	cbnz	r3, 80096ba <__swsetup_r+0xc6>
 80096a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80096ac:	d1ba      	bne.n	8009624 <__swsetup_r+0x30>
 80096ae:	bd70      	pop	{r4, r5, r6, pc}
 80096b0:	0792      	lsls	r2, r2, #30
 80096b2:	bf58      	it	pl
 80096b4:	6963      	ldrpl	r3, [r4, #20]
 80096b6:	60a3      	str	r3, [r4, #8]
 80096b8:	e7f2      	b.n	80096a0 <__swsetup_r+0xac>
 80096ba:	2000      	movs	r0, #0
 80096bc:	e7f7      	b.n	80096ae <__swsetup_r+0xba>
 80096be:	bf00      	nop
 80096c0:	20000104 	.word	0x20000104
 80096c4:	0800ca04 	.word	0x0800ca04
 80096c8:	0800ca24 	.word	0x0800ca24
 80096cc:	0800c9e4 	.word	0x0800c9e4

080096d0 <_close_r>:
 80096d0:	b538      	push	{r3, r4, r5, lr}
 80096d2:	4c06      	ldr	r4, [pc, #24]	; (80096ec <_close_r+0x1c>)
 80096d4:	2300      	movs	r3, #0
 80096d6:	4605      	mov	r5, r0
 80096d8:	4608      	mov	r0, r1
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	f7f9 fd8a 	bl	80031f4 <_close>
 80096e0:	1c43      	adds	r3, r0, #1
 80096e2:	d102      	bne.n	80096ea <_close_r+0x1a>
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	b103      	cbz	r3, 80096ea <_close_r+0x1a>
 80096e8:	602b      	str	r3, [r5, #0]
 80096ea:	bd38      	pop	{r3, r4, r5, pc}
 80096ec:	20000bdc 	.word	0x20000bdc

080096f0 <quorem>:
 80096f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f4:	6903      	ldr	r3, [r0, #16]
 80096f6:	690c      	ldr	r4, [r1, #16]
 80096f8:	42a3      	cmp	r3, r4
 80096fa:	4680      	mov	r8, r0
 80096fc:	f2c0 8082 	blt.w	8009804 <quorem+0x114>
 8009700:	3c01      	subs	r4, #1
 8009702:	f101 0714 	add.w	r7, r1, #20
 8009706:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800970a:	f100 0614 	add.w	r6, r0, #20
 800970e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009712:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009716:	eb06 030c 	add.w	r3, r6, ip
 800971a:	3501      	adds	r5, #1
 800971c:	eb07 090c 	add.w	r9, r7, ip
 8009720:	9301      	str	r3, [sp, #4]
 8009722:	fbb0 f5f5 	udiv	r5, r0, r5
 8009726:	b395      	cbz	r5, 800978e <quorem+0x9e>
 8009728:	f04f 0a00 	mov.w	sl, #0
 800972c:	4638      	mov	r0, r7
 800972e:	46b6      	mov	lr, r6
 8009730:	46d3      	mov	fp, sl
 8009732:	f850 2b04 	ldr.w	r2, [r0], #4
 8009736:	b293      	uxth	r3, r2
 8009738:	fb05 a303 	mla	r3, r5, r3, sl
 800973c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009740:	b29b      	uxth	r3, r3
 8009742:	ebab 0303 	sub.w	r3, fp, r3
 8009746:	0c12      	lsrs	r2, r2, #16
 8009748:	f8de b000 	ldr.w	fp, [lr]
 800974c:	fb05 a202 	mla	r2, r5, r2, sl
 8009750:	fa13 f38b 	uxtah	r3, r3, fp
 8009754:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009758:	fa1f fb82 	uxth.w	fp, r2
 800975c:	f8de 2000 	ldr.w	r2, [lr]
 8009760:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009764:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009768:	b29b      	uxth	r3, r3
 800976a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800976e:	4581      	cmp	r9, r0
 8009770:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009774:	f84e 3b04 	str.w	r3, [lr], #4
 8009778:	d2db      	bcs.n	8009732 <quorem+0x42>
 800977a:	f856 300c 	ldr.w	r3, [r6, ip]
 800977e:	b933      	cbnz	r3, 800978e <quorem+0x9e>
 8009780:	9b01      	ldr	r3, [sp, #4]
 8009782:	3b04      	subs	r3, #4
 8009784:	429e      	cmp	r6, r3
 8009786:	461a      	mov	r2, r3
 8009788:	d330      	bcc.n	80097ec <quorem+0xfc>
 800978a:	f8c8 4010 	str.w	r4, [r8, #16]
 800978e:	4640      	mov	r0, r8
 8009790:	f001 f98e 	bl	800aab0 <__mcmp>
 8009794:	2800      	cmp	r0, #0
 8009796:	db25      	blt.n	80097e4 <quorem+0xf4>
 8009798:	3501      	adds	r5, #1
 800979a:	4630      	mov	r0, r6
 800979c:	f04f 0c00 	mov.w	ip, #0
 80097a0:	f857 2b04 	ldr.w	r2, [r7], #4
 80097a4:	f8d0 e000 	ldr.w	lr, [r0]
 80097a8:	b293      	uxth	r3, r2
 80097aa:	ebac 0303 	sub.w	r3, ip, r3
 80097ae:	0c12      	lsrs	r2, r2, #16
 80097b0:	fa13 f38e 	uxtah	r3, r3, lr
 80097b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80097b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097bc:	b29b      	uxth	r3, r3
 80097be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097c2:	45b9      	cmp	r9, r7
 80097c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80097c8:	f840 3b04 	str.w	r3, [r0], #4
 80097cc:	d2e8      	bcs.n	80097a0 <quorem+0xb0>
 80097ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80097d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80097d6:	b92a      	cbnz	r2, 80097e4 <quorem+0xf4>
 80097d8:	3b04      	subs	r3, #4
 80097da:	429e      	cmp	r6, r3
 80097dc:	461a      	mov	r2, r3
 80097de:	d30b      	bcc.n	80097f8 <quorem+0x108>
 80097e0:	f8c8 4010 	str.w	r4, [r8, #16]
 80097e4:	4628      	mov	r0, r5
 80097e6:	b003      	add	sp, #12
 80097e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ec:	6812      	ldr	r2, [r2, #0]
 80097ee:	3b04      	subs	r3, #4
 80097f0:	2a00      	cmp	r2, #0
 80097f2:	d1ca      	bne.n	800978a <quorem+0x9a>
 80097f4:	3c01      	subs	r4, #1
 80097f6:	e7c5      	b.n	8009784 <quorem+0x94>
 80097f8:	6812      	ldr	r2, [r2, #0]
 80097fa:	3b04      	subs	r3, #4
 80097fc:	2a00      	cmp	r2, #0
 80097fe:	d1ef      	bne.n	80097e0 <quorem+0xf0>
 8009800:	3c01      	subs	r4, #1
 8009802:	e7ea      	b.n	80097da <quorem+0xea>
 8009804:	2000      	movs	r0, #0
 8009806:	e7ee      	b.n	80097e6 <quorem+0xf6>

08009808 <_dtoa_r>:
 8009808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800980c:	ec57 6b10 	vmov	r6, r7, d0
 8009810:	b097      	sub	sp, #92	; 0x5c
 8009812:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009814:	9106      	str	r1, [sp, #24]
 8009816:	4604      	mov	r4, r0
 8009818:	920b      	str	r2, [sp, #44]	; 0x2c
 800981a:	9312      	str	r3, [sp, #72]	; 0x48
 800981c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009820:	e9cd 6700 	strd	r6, r7, [sp]
 8009824:	b93d      	cbnz	r5, 8009836 <_dtoa_r+0x2e>
 8009826:	2010      	movs	r0, #16
 8009828:	f000 ff18 	bl	800a65c <malloc>
 800982c:	6260      	str	r0, [r4, #36]	; 0x24
 800982e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009832:	6005      	str	r5, [r0, #0]
 8009834:	60c5      	str	r5, [r0, #12]
 8009836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009838:	6819      	ldr	r1, [r3, #0]
 800983a:	b151      	cbz	r1, 8009852 <_dtoa_r+0x4a>
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	604a      	str	r2, [r1, #4]
 8009840:	2301      	movs	r3, #1
 8009842:	4093      	lsls	r3, r2
 8009844:	608b      	str	r3, [r1, #8]
 8009846:	4620      	mov	r0, r4
 8009848:	f000 ff51 	bl	800a6ee <_Bfree>
 800984c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800984e:	2200      	movs	r2, #0
 8009850:	601a      	str	r2, [r3, #0]
 8009852:	1e3b      	subs	r3, r7, #0
 8009854:	bfbb      	ittet	lt
 8009856:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800985a:	9301      	strlt	r3, [sp, #4]
 800985c:	2300      	movge	r3, #0
 800985e:	2201      	movlt	r2, #1
 8009860:	bfac      	ite	ge
 8009862:	f8c8 3000 	strge.w	r3, [r8]
 8009866:	f8c8 2000 	strlt.w	r2, [r8]
 800986a:	4baf      	ldr	r3, [pc, #700]	; (8009b28 <_dtoa_r+0x320>)
 800986c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009870:	ea33 0308 	bics.w	r3, r3, r8
 8009874:	d114      	bne.n	80098a0 <_dtoa_r+0x98>
 8009876:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009878:	f242 730f 	movw	r3, #9999	; 0x270f
 800987c:	6013      	str	r3, [r2, #0]
 800987e:	9b00      	ldr	r3, [sp, #0]
 8009880:	b923      	cbnz	r3, 800988c <_dtoa_r+0x84>
 8009882:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009886:	2800      	cmp	r0, #0
 8009888:	f000 8542 	beq.w	800a310 <_dtoa_r+0xb08>
 800988c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800988e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009b3c <_dtoa_r+0x334>
 8009892:	2b00      	cmp	r3, #0
 8009894:	f000 8544 	beq.w	800a320 <_dtoa_r+0xb18>
 8009898:	f10b 0303 	add.w	r3, fp, #3
 800989c:	f000 bd3e 	b.w	800a31c <_dtoa_r+0xb14>
 80098a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80098a4:	2200      	movs	r2, #0
 80098a6:	2300      	movs	r3, #0
 80098a8:	4630      	mov	r0, r6
 80098aa:	4639      	mov	r1, r7
 80098ac:	f7f7 f90c 	bl	8000ac8 <__aeabi_dcmpeq>
 80098b0:	4681      	mov	r9, r0
 80098b2:	b168      	cbz	r0, 80098d0 <_dtoa_r+0xc8>
 80098b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80098b6:	2301      	movs	r3, #1
 80098b8:	6013      	str	r3, [r2, #0]
 80098ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098bc:	2b00      	cmp	r3, #0
 80098be:	f000 8524 	beq.w	800a30a <_dtoa_r+0xb02>
 80098c2:	4b9a      	ldr	r3, [pc, #616]	; (8009b2c <_dtoa_r+0x324>)
 80098c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80098c6:	f103 3bff 	add.w	fp, r3, #4294967295
 80098ca:	6013      	str	r3, [r2, #0]
 80098cc:	f000 bd28 	b.w	800a320 <_dtoa_r+0xb18>
 80098d0:	aa14      	add	r2, sp, #80	; 0x50
 80098d2:	a915      	add	r1, sp, #84	; 0x54
 80098d4:	ec47 6b10 	vmov	d0, r6, r7
 80098d8:	4620      	mov	r0, r4
 80098da:	f001 f960 	bl	800ab9e <__d2b>
 80098de:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80098e2:	9004      	str	r0, [sp, #16]
 80098e4:	2d00      	cmp	r5, #0
 80098e6:	d07c      	beq.n	80099e2 <_dtoa_r+0x1da>
 80098e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098ec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80098f0:	46b2      	mov	sl, r6
 80098f2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80098f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80098fa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80098fe:	2200      	movs	r2, #0
 8009900:	4b8b      	ldr	r3, [pc, #556]	; (8009b30 <_dtoa_r+0x328>)
 8009902:	4650      	mov	r0, sl
 8009904:	4659      	mov	r1, fp
 8009906:	f7f6 fcbf 	bl	8000288 <__aeabi_dsub>
 800990a:	a381      	add	r3, pc, #516	; (adr r3, 8009b10 <_dtoa_r+0x308>)
 800990c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009910:	f7f6 fe72 	bl	80005f8 <__aeabi_dmul>
 8009914:	a380      	add	r3, pc, #512	; (adr r3, 8009b18 <_dtoa_r+0x310>)
 8009916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991a:	f7f6 fcb7 	bl	800028c <__adddf3>
 800991e:	4606      	mov	r6, r0
 8009920:	4628      	mov	r0, r5
 8009922:	460f      	mov	r7, r1
 8009924:	f7f6 fdfe 	bl	8000524 <__aeabi_i2d>
 8009928:	a37d      	add	r3, pc, #500	; (adr r3, 8009b20 <_dtoa_r+0x318>)
 800992a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992e:	f7f6 fe63 	bl	80005f8 <__aeabi_dmul>
 8009932:	4602      	mov	r2, r0
 8009934:	460b      	mov	r3, r1
 8009936:	4630      	mov	r0, r6
 8009938:	4639      	mov	r1, r7
 800993a:	f7f6 fca7 	bl	800028c <__adddf3>
 800993e:	4606      	mov	r6, r0
 8009940:	460f      	mov	r7, r1
 8009942:	f7f7 f909 	bl	8000b58 <__aeabi_d2iz>
 8009946:	2200      	movs	r2, #0
 8009948:	4682      	mov	sl, r0
 800994a:	2300      	movs	r3, #0
 800994c:	4630      	mov	r0, r6
 800994e:	4639      	mov	r1, r7
 8009950:	f7f7 f8c4 	bl	8000adc <__aeabi_dcmplt>
 8009954:	b148      	cbz	r0, 800996a <_dtoa_r+0x162>
 8009956:	4650      	mov	r0, sl
 8009958:	f7f6 fde4 	bl	8000524 <__aeabi_i2d>
 800995c:	4632      	mov	r2, r6
 800995e:	463b      	mov	r3, r7
 8009960:	f7f7 f8b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009964:	b908      	cbnz	r0, 800996a <_dtoa_r+0x162>
 8009966:	f10a 3aff 	add.w	sl, sl, #4294967295
 800996a:	f1ba 0f16 	cmp.w	sl, #22
 800996e:	d859      	bhi.n	8009a24 <_dtoa_r+0x21c>
 8009970:	4970      	ldr	r1, [pc, #448]	; (8009b34 <_dtoa_r+0x32c>)
 8009972:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800997a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800997e:	f7f7 f8cb 	bl	8000b18 <__aeabi_dcmpgt>
 8009982:	2800      	cmp	r0, #0
 8009984:	d050      	beq.n	8009a28 <_dtoa_r+0x220>
 8009986:	f10a 3aff 	add.w	sl, sl, #4294967295
 800998a:	2300      	movs	r3, #0
 800998c:	930f      	str	r3, [sp, #60]	; 0x3c
 800998e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009990:	1b5d      	subs	r5, r3, r5
 8009992:	f1b5 0801 	subs.w	r8, r5, #1
 8009996:	bf49      	itett	mi
 8009998:	f1c5 0301 	rsbmi	r3, r5, #1
 800999c:	2300      	movpl	r3, #0
 800999e:	9305      	strmi	r3, [sp, #20]
 80099a0:	f04f 0800 	movmi.w	r8, #0
 80099a4:	bf58      	it	pl
 80099a6:	9305      	strpl	r3, [sp, #20]
 80099a8:	f1ba 0f00 	cmp.w	sl, #0
 80099ac:	db3e      	blt.n	8009a2c <_dtoa_r+0x224>
 80099ae:	2300      	movs	r3, #0
 80099b0:	44d0      	add	r8, sl
 80099b2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80099b6:	9307      	str	r3, [sp, #28]
 80099b8:	9b06      	ldr	r3, [sp, #24]
 80099ba:	2b09      	cmp	r3, #9
 80099bc:	f200 8090 	bhi.w	8009ae0 <_dtoa_r+0x2d8>
 80099c0:	2b05      	cmp	r3, #5
 80099c2:	bfc4      	itt	gt
 80099c4:	3b04      	subgt	r3, #4
 80099c6:	9306      	strgt	r3, [sp, #24]
 80099c8:	9b06      	ldr	r3, [sp, #24]
 80099ca:	f1a3 0302 	sub.w	r3, r3, #2
 80099ce:	bfcc      	ite	gt
 80099d0:	2500      	movgt	r5, #0
 80099d2:	2501      	movle	r5, #1
 80099d4:	2b03      	cmp	r3, #3
 80099d6:	f200 808f 	bhi.w	8009af8 <_dtoa_r+0x2f0>
 80099da:	e8df f003 	tbb	[pc, r3]
 80099de:	7f7d      	.short	0x7f7d
 80099e0:	7131      	.short	0x7131
 80099e2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80099e6:	441d      	add	r5, r3
 80099e8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80099ec:	2820      	cmp	r0, #32
 80099ee:	dd13      	ble.n	8009a18 <_dtoa_r+0x210>
 80099f0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80099f4:	9b00      	ldr	r3, [sp, #0]
 80099f6:	fa08 f800 	lsl.w	r8, r8, r0
 80099fa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80099fe:	fa23 f000 	lsr.w	r0, r3, r0
 8009a02:	ea48 0000 	orr.w	r0, r8, r0
 8009a06:	f7f6 fd7d 	bl	8000504 <__aeabi_ui2d>
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	4682      	mov	sl, r0
 8009a0e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009a12:	3d01      	subs	r5, #1
 8009a14:	9313      	str	r3, [sp, #76]	; 0x4c
 8009a16:	e772      	b.n	80098fe <_dtoa_r+0xf6>
 8009a18:	9b00      	ldr	r3, [sp, #0]
 8009a1a:	f1c0 0020 	rsb	r0, r0, #32
 8009a1e:	fa03 f000 	lsl.w	r0, r3, r0
 8009a22:	e7f0      	b.n	8009a06 <_dtoa_r+0x1fe>
 8009a24:	2301      	movs	r3, #1
 8009a26:	e7b1      	b.n	800998c <_dtoa_r+0x184>
 8009a28:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a2a:	e7b0      	b.n	800998e <_dtoa_r+0x186>
 8009a2c:	9b05      	ldr	r3, [sp, #20]
 8009a2e:	eba3 030a 	sub.w	r3, r3, sl
 8009a32:	9305      	str	r3, [sp, #20]
 8009a34:	f1ca 0300 	rsb	r3, sl, #0
 8009a38:	9307      	str	r3, [sp, #28]
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	930e      	str	r3, [sp, #56]	; 0x38
 8009a3e:	e7bb      	b.n	80099b8 <_dtoa_r+0x1b0>
 8009a40:	2301      	movs	r3, #1
 8009a42:	930a      	str	r3, [sp, #40]	; 0x28
 8009a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	dd59      	ble.n	8009afe <_dtoa_r+0x2f6>
 8009a4a:	9302      	str	r3, [sp, #8]
 8009a4c:	4699      	mov	r9, r3
 8009a4e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009a50:	2200      	movs	r2, #0
 8009a52:	6072      	str	r2, [r6, #4]
 8009a54:	2204      	movs	r2, #4
 8009a56:	f102 0014 	add.w	r0, r2, #20
 8009a5a:	4298      	cmp	r0, r3
 8009a5c:	6871      	ldr	r1, [r6, #4]
 8009a5e:	d953      	bls.n	8009b08 <_dtoa_r+0x300>
 8009a60:	4620      	mov	r0, r4
 8009a62:	f000 fe10 	bl	800a686 <_Balloc>
 8009a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a68:	6030      	str	r0, [r6, #0]
 8009a6a:	f1b9 0f0e 	cmp.w	r9, #14
 8009a6e:	f8d3 b000 	ldr.w	fp, [r3]
 8009a72:	f200 80e6 	bhi.w	8009c42 <_dtoa_r+0x43a>
 8009a76:	2d00      	cmp	r5, #0
 8009a78:	f000 80e3 	beq.w	8009c42 <_dtoa_r+0x43a>
 8009a7c:	ed9d 7b00 	vldr	d7, [sp]
 8009a80:	f1ba 0f00 	cmp.w	sl, #0
 8009a84:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009a88:	dd74      	ble.n	8009b74 <_dtoa_r+0x36c>
 8009a8a:	4a2a      	ldr	r2, [pc, #168]	; (8009b34 <_dtoa_r+0x32c>)
 8009a8c:	f00a 030f 	and.w	r3, sl, #15
 8009a90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a94:	ed93 7b00 	vldr	d7, [r3]
 8009a98:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009a9c:	06f0      	lsls	r0, r6, #27
 8009a9e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009aa2:	d565      	bpl.n	8009b70 <_dtoa_r+0x368>
 8009aa4:	4b24      	ldr	r3, [pc, #144]	; (8009b38 <_dtoa_r+0x330>)
 8009aa6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009aaa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009aae:	f7f6 fecd 	bl	800084c <__aeabi_ddiv>
 8009ab2:	e9cd 0100 	strd	r0, r1, [sp]
 8009ab6:	f006 060f 	and.w	r6, r6, #15
 8009aba:	2503      	movs	r5, #3
 8009abc:	4f1e      	ldr	r7, [pc, #120]	; (8009b38 <_dtoa_r+0x330>)
 8009abe:	e04c      	b.n	8009b5a <_dtoa_r+0x352>
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	930a      	str	r3, [sp, #40]	; 0x28
 8009ac4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ac6:	4453      	add	r3, sl
 8009ac8:	f103 0901 	add.w	r9, r3, #1
 8009acc:	9302      	str	r3, [sp, #8]
 8009ace:	464b      	mov	r3, r9
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	bfb8      	it	lt
 8009ad4:	2301      	movlt	r3, #1
 8009ad6:	e7ba      	b.n	8009a4e <_dtoa_r+0x246>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	e7b2      	b.n	8009a42 <_dtoa_r+0x23a>
 8009adc:	2300      	movs	r3, #0
 8009ade:	e7f0      	b.n	8009ac2 <_dtoa_r+0x2ba>
 8009ae0:	2501      	movs	r5, #1
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	9306      	str	r3, [sp, #24]
 8009ae6:	950a      	str	r5, [sp, #40]	; 0x28
 8009ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8009aec:	9302      	str	r3, [sp, #8]
 8009aee:	4699      	mov	r9, r3
 8009af0:	2200      	movs	r2, #0
 8009af2:	2312      	movs	r3, #18
 8009af4:	920b      	str	r2, [sp, #44]	; 0x2c
 8009af6:	e7aa      	b.n	8009a4e <_dtoa_r+0x246>
 8009af8:	2301      	movs	r3, #1
 8009afa:	930a      	str	r3, [sp, #40]	; 0x28
 8009afc:	e7f4      	b.n	8009ae8 <_dtoa_r+0x2e0>
 8009afe:	2301      	movs	r3, #1
 8009b00:	9302      	str	r3, [sp, #8]
 8009b02:	4699      	mov	r9, r3
 8009b04:	461a      	mov	r2, r3
 8009b06:	e7f5      	b.n	8009af4 <_dtoa_r+0x2ec>
 8009b08:	3101      	adds	r1, #1
 8009b0a:	6071      	str	r1, [r6, #4]
 8009b0c:	0052      	lsls	r2, r2, #1
 8009b0e:	e7a2      	b.n	8009a56 <_dtoa_r+0x24e>
 8009b10:	636f4361 	.word	0x636f4361
 8009b14:	3fd287a7 	.word	0x3fd287a7
 8009b18:	8b60c8b3 	.word	0x8b60c8b3
 8009b1c:	3fc68a28 	.word	0x3fc68a28
 8009b20:	509f79fb 	.word	0x509f79fb
 8009b24:	3fd34413 	.word	0x3fd34413
 8009b28:	7ff00000 	.word	0x7ff00000
 8009b2c:	0800ca59 	.word	0x0800ca59
 8009b30:	3ff80000 	.word	0x3ff80000
 8009b34:	0800cab8 	.word	0x0800cab8
 8009b38:	0800ca90 	.word	0x0800ca90
 8009b3c:	0800ca85 	.word	0x0800ca85
 8009b40:	07f1      	lsls	r1, r6, #31
 8009b42:	d508      	bpl.n	8009b56 <_dtoa_r+0x34e>
 8009b44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b4c:	f7f6 fd54 	bl	80005f8 <__aeabi_dmul>
 8009b50:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009b54:	3501      	adds	r5, #1
 8009b56:	1076      	asrs	r6, r6, #1
 8009b58:	3708      	adds	r7, #8
 8009b5a:	2e00      	cmp	r6, #0
 8009b5c:	d1f0      	bne.n	8009b40 <_dtoa_r+0x338>
 8009b5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b66:	f7f6 fe71 	bl	800084c <__aeabi_ddiv>
 8009b6a:	e9cd 0100 	strd	r0, r1, [sp]
 8009b6e:	e01a      	b.n	8009ba6 <_dtoa_r+0x39e>
 8009b70:	2502      	movs	r5, #2
 8009b72:	e7a3      	b.n	8009abc <_dtoa_r+0x2b4>
 8009b74:	f000 80a0 	beq.w	8009cb8 <_dtoa_r+0x4b0>
 8009b78:	f1ca 0600 	rsb	r6, sl, #0
 8009b7c:	4b9f      	ldr	r3, [pc, #636]	; (8009dfc <_dtoa_r+0x5f4>)
 8009b7e:	4fa0      	ldr	r7, [pc, #640]	; (8009e00 <_dtoa_r+0x5f8>)
 8009b80:	f006 020f 	and.w	r2, r6, #15
 8009b84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b90:	f7f6 fd32 	bl	80005f8 <__aeabi_dmul>
 8009b94:	e9cd 0100 	strd	r0, r1, [sp]
 8009b98:	1136      	asrs	r6, r6, #4
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	2502      	movs	r5, #2
 8009b9e:	2e00      	cmp	r6, #0
 8009ba0:	d17f      	bne.n	8009ca2 <_dtoa_r+0x49a>
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1e1      	bne.n	8009b6a <_dtoa_r+0x362>
 8009ba6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	f000 8087 	beq.w	8009cbc <_dtoa_r+0x4b4>
 8009bae:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	4b93      	ldr	r3, [pc, #588]	; (8009e04 <_dtoa_r+0x5fc>)
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	4639      	mov	r1, r7
 8009bba:	f7f6 ff8f 	bl	8000adc <__aeabi_dcmplt>
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	d07c      	beq.n	8009cbc <_dtoa_r+0x4b4>
 8009bc2:	f1b9 0f00 	cmp.w	r9, #0
 8009bc6:	d079      	beq.n	8009cbc <_dtoa_r+0x4b4>
 8009bc8:	9b02      	ldr	r3, [sp, #8]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	dd35      	ble.n	8009c3a <_dtoa_r+0x432>
 8009bce:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009bd2:	9308      	str	r3, [sp, #32]
 8009bd4:	4639      	mov	r1, r7
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	4b8b      	ldr	r3, [pc, #556]	; (8009e08 <_dtoa_r+0x600>)
 8009bda:	4630      	mov	r0, r6
 8009bdc:	f7f6 fd0c 	bl	80005f8 <__aeabi_dmul>
 8009be0:	e9cd 0100 	strd	r0, r1, [sp]
 8009be4:	9f02      	ldr	r7, [sp, #8]
 8009be6:	3501      	adds	r5, #1
 8009be8:	4628      	mov	r0, r5
 8009bea:	f7f6 fc9b 	bl	8000524 <__aeabi_i2d>
 8009bee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bf2:	f7f6 fd01 	bl	80005f8 <__aeabi_dmul>
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	4b84      	ldr	r3, [pc, #528]	; (8009e0c <_dtoa_r+0x604>)
 8009bfa:	f7f6 fb47 	bl	800028c <__adddf3>
 8009bfe:	4605      	mov	r5, r0
 8009c00:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009c04:	2f00      	cmp	r7, #0
 8009c06:	d15d      	bne.n	8009cc4 <_dtoa_r+0x4bc>
 8009c08:	2200      	movs	r2, #0
 8009c0a:	4b81      	ldr	r3, [pc, #516]	; (8009e10 <_dtoa_r+0x608>)
 8009c0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c10:	f7f6 fb3a 	bl	8000288 <__aeabi_dsub>
 8009c14:	462a      	mov	r2, r5
 8009c16:	4633      	mov	r3, r6
 8009c18:	e9cd 0100 	strd	r0, r1, [sp]
 8009c1c:	f7f6 ff7c 	bl	8000b18 <__aeabi_dcmpgt>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	f040 8288 	bne.w	800a136 <_dtoa_r+0x92e>
 8009c26:	462a      	mov	r2, r5
 8009c28:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009c2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c30:	f7f6 ff54 	bl	8000adc <__aeabi_dcmplt>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	f040 827c 	bne.w	800a132 <_dtoa_r+0x92a>
 8009c3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009c3e:	e9cd 2300 	strd	r2, r3, [sp]
 8009c42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	f2c0 8150 	blt.w	8009eea <_dtoa_r+0x6e2>
 8009c4a:	f1ba 0f0e 	cmp.w	sl, #14
 8009c4e:	f300 814c 	bgt.w	8009eea <_dtoa_r+0x6e2>
 8009c52:	4b6a      	ldr	r3, [pc, #424]	; (8009dfc <_dtoa_r+0x5f4>)
 8009c54:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009c58:	ed93 7b00 	vldr	d7, [r3]
 8009c5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009c64:	f280 80d8 	bge.w	8009e18 <_dtoa_r+0x610>
 8009c68:	f1b9 0f00 	cmp.w	r9, #0
 8009c6c:	f300 80d4 	bgt.w	8009e18 <_dtoa_r+0x610>
 8009c70:	f040 825e 	bne.w	800a130 <_dtoa_r+0x928>
 8009c74:	2200      	movs	r2, #0
 8009c76:	4b66      	ldr	r3, [pc, #408]	; (8009e10 <_dtoa_r+0x608>)
 8009c78:	ec51 0b17 	vmov	r0, r1, d7
 8009c7c:	f7f6 fcbc 	bl	80005f8 <__aeabi_dmul>
 8009c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c84:	f7f6 ff3e 	bl	8000b04 <__aeabi_dcmpge>
 8009c88:	464f      	mov	r7, r9
 8009c8a:	464e      	mov	r6, r9
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	f040 8234 	bne.w	800a0fa <_dtoa_r+0x8f2>
 8009c92:	2331      	movs	r3, #49	; 0x31
 8009c94:	f10b 0501 	add.w	r5, fp, #1
 8009c98:	f88b 3000 	strb.w	r3, [fp]
 8009c9c:	f10a 0a01 	add.w	sl, sl, #1
 8009ca0:	e22f      	b.n	800a102 <_dtoa_r+0x8fa>
 8009ca2:	07f2      	lsls	r2, r6, #31
 8009ca4:	d505      	bpl.n	8009cb2 <_dtoa_r+0x4aa>
 8009ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009caa:	f7f6 fca5 	bl	80005f8 <__aeabi_dmul>
 8009cae:	3501      	adds	r5, #1
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	1076      	asrs	r6, r6, #1
 8009cb4:	3708      	adds	r7, #8
 8009cb6:	e772      	b.n	8009b9e <_dtoa_r+0x396>
 8009cb8:	2502      	movs	r5, #2
 8009cba:	e774      	b.n	8009ba6 <_dtoa_r+0x39e>
 8009cbc:	f8cd a020 	str.w	sl, [sp, #32]
 8009cc0:	464f      	mov	r7, r9
 8009cc2:	e791      	b.n	8009be8 <_dtoa_r+0x3e0>
 8009cc4:	4b4d      	ldr	r3, [pc, #308]	; (8009dfc <_dtoa_r+0x5f4>)
 8009cc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d047      	beq.n	8009d64 <_dtoa_r+0x55c>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	2000      	movs	r0, #0
 8009cda:	494e      	ldr	r1, [pc, #312]	; (8009e14 <_dtoa_r+0x60c>)
 8009cdc:	f7f6 fdb6 	bl	800084c <__aeabi_ddiv>
 8009ce0:	462a      	mov	r2, r5
 8009ce2:	4633      	mov	r3, r6
 8009ce4:	f7f6 fad0 	bl	8000288 <__aeabi_dsub>
 8009ce8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009cec:	465d      	mov	r5, fp
 8009cee:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009cf2:	f7f6 ff31 	bl	8000b58 <__aeabi_d2iz>
 8009cf6:	4606      	mov	r6, r0
 8009cf8:	f7f6 fc14 	bl	8000524 <__aeabi_i2d>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	460b      	mov	r3, r1
 8009d00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d04:	f7f6 fac0 	bl	8000288 <__aeabi_dsub>
 8009d08:	3630      	adds	r6, #48	; 0x30
 8009d0a:	f805 6b01 	strb.w	r6, [r5], #1
 8009d0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d12:	e9cd 0100 	strd	r0, r1, [sp]
 8009d16:	f7f6 fee1 	bl	8000adc <__aeabi_dcmplt>
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d163      	bne.n	8009de6 <_dtoa_r+0x5de>
 8009d1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d22:	2000      	movs	r0, #0
 8009d24:	4937      	ldr	r1, [pc, #220]	; (8009e04 <_dtoa_r+0x5fc>)
 8009d26:	f7f6 faaf 	bl	8000288 <__aeabi_dsub>
 8009d2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d2e:	f7f6 fed5 	bl	8000adc <__aeabi_dcmplt>
 8009d32:	2800      	cmp	r0, #0
 8009d34:	f040 80b7 	bne.w	8009ea6 <_dtoa_r+0x69e>
 8009d38:	eba5 030b 	sub.w	r3, r5, fp
 8009d3c:	429f      	cmp	r7, r3
 8009d3e:	f77f af7c 	ble.w	8009c3a <_dtoa_r+0x432>
 8009d42:	2200      	movs	r2, #0
 8009d44:	4b30      	ldr	r3, [pc, #192]	; (8009e08 <_dtoa_r+0x600>)
 8009d46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d4a:	f7f6 fc55 	bl	80005f8 <__aeabi_dmul>
 8009d4e:	2200      	movs	r2, #0
 8009d50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009d54:	4b2c      	ldr	r3, [pc, #176]	; (8009e08 <_dtoa_r+0x600>)
 8009d56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d5a:	f7f6 fc4d 	bl	80005f8 <__aeabi_dmul>
 8009d5e:	e9cd 0100 	strd	r0, r1, [sp]
 8009d62:	e7c4      	b.n	8009cee <_dtoa_r+0x4e6>
 8009d64:	462a      	mov	r2, r5
 8009d66:	4633      	mov	r3, r6
 8009d68:	f7f6 fc46 	bl	80005f8 <__aeabi_dmul>
 8009d6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009d70:	eb0b 0507 	add.w	r5, fp, r7
 8009d74:	465e      	mov	r6, fp
 8009d76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d7a:	f7f6 feed 	bl	8000b58 <__aeabi_d2iz>
 8009d7e:	4607      	mov	r7, r0
 8009d80:	f7f6 fbd0 	bl	8000524 <__aeabi_i2d>
 8009d84:	3730      	adds	r7, #48	; 0x30
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d8e:	f7f6 fa7b 	bl	8000288 <__aeabi_dsub>
 8009d92:	f806 7b01 	strb.w	r7, [r6], #1
 8009d96:	42ae      	cmp	r6, r5
 8009d98:	e9cd 0100 	strd	r0, r1, [sp]
 8009d9c:	f04f 0200 	mov.w	r2, #0
 8009da0:	d126      	bne.n	8009df0 <_dtoa_r+0x5e8>
 8009da2:	4b1c      	ldr	r3, [pc, #112]	; (8009e14 <_dtoa_r+0x60c>)
 8009da4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009da8:	f7f6 fa70 	bl	800028c <__adddf3>
 8009dac:	4602      	mov	r2, r0
 8009dae:	460b      	mov	r3, r1
 8009db0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009db4:	f7f6 feb0 	bl	8000b18 <__aeabi_dcmpgt>
 8009db8:	2800      	cmp	r0, #0
 8009dba:	d174      	bne.n	8009ea6 <_dtoa_r+0x69e>
 8009dbc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	4914      	ldr	r1, [pc, #80]	; (8009e14 <_dtoa_r+0x60c>)
 8009dc4:	f7f6 fa60 	bl	8000288 <__aeabi_dsub>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	460b      	mov	r3, r1
 8009dcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009dd0:	f7f6 fe84 	bl	8000adc <__aeabi_dcmplt>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	f43f af30 	beq.w	8009c3a <_dtoa_r+0x432>
 8009dda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009dde:	2b30      	cmp	r3, #48	; 0x30
 8009de0:	f105 32ff 	add.w	r2, r5, #4294967295
 8009de4:	d002      	beq.n	8009dec <_dtoa_r+0x5e4>
 8009de6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009dea:	e04a      	b.n	8009e82 <_dtoa_r+0x67a>
 8009dec:	4615      	mov	r5, r2
 8009dee:	e7f4      	b.n	8009dda <_dtoa_r+0x5d2>
 8009df0:	4b05      	ldr	r3, [pc, #20]	; (8009e08 <_dtoa_r+0x600>)
 8009df2:	f7f6 fc01 	bl	80005f8 <__aeabi_dmul>
 8009df6:	e9cd 0100 	strd	r0, r1, [sp]
 8009dfa:	e7bc      	b.n	8009d76 <_dtoa_r+0x56e>
 8009dfc:	0800cab8 	.word	0x0800cab8
 8009e00:	0800ca90 	.word	0x0800ca90
 8009e04:	3ff00000 	.word	0x3ff00000
 8009e08:	40240000 	.word	0x40240000
 8009e0c:	401c0000 	.word	0x401c0000
 8009e10:	40140000 	.word	0x40140000
 8009e14:	3fe00000 	.word	0x3fe00000
 8009e18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009e1c:	465d      	mov	r5, fp
 8009e1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e22:	4630      	mov	r0, r6
 8009e24:	4639      	mov	r1, r7
 8009e26:	f7f6 fd11 	bl	800084c <__aeabi_ddiv>
 8009e2a:	f7f6 fe95 	bl	8000b58 <__aeabi_d2iz>
 8009e2e:	4680      	mov	r8, r0
 8009e30:	f7f6 fb78 	bl	8000524 <__aeabi_i2d>
 8009e34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e38:	f7f6 fbde 	bl	80005f8 <__aeabi_dmul>
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	460b      	mov	r3, r1
 8009e40:	4630      	mov	r0, r6
 8009e42:	4639      	mov	r1, r7
 8009e44:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009e48:	f7f6 fa1e 	bl	8000288 <__aeabi_dsub>
 8009e4c:	f805 6b01 	strb.w	r6, [r5], #1
 8009e50:	eba5 060b 	sub.w	r6, r5, fp
 8009e54:	45b1      	cmp	r9, r6
 8009e56:	4602      	mov	r2, r0
 8009e58:	460b      	mov	r3, r1
 8009e5a:	d139      	bne.n	8009ed0 <_dtoa_r+0x6c8>
 8009e5c:	f7f6 fa16 	bl	800028c <__adddf3>
 8009e60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e64:	4606      	mov	r6, r0
 8009e66:	460f      	mov	r7, r1
 8009e68:	f7f6 fe56 	bl	8000b18 <__aeabi_dcmpgt>
 8009e6c:	b9c8      	cbnz	r0, 8009ea2 <_dtoa_r+0x69a>
 8009e6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e72:	4630      	mov	r0, r6
 8009e74:	4639      	mov	r1, r7
 8009e76:	f7f6 fe27 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e7a:	b110      	cbz	r0, 8009e82 <_dtoa_r+0x67a>
 8009e7c:	f018 0f01 	tst.w	r8, #1
 8009e80:	d10f      	bne.n	8009ea2 <_dtoa_r+0x69a>
 8009e82:	9904      	ldr	r1, [sp, #16]
 8009e84:	4620      	mov	r0, r4
 8009e86:	f000 fc32 	bl	800a6ee <_Bfree>
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e8e:	702b      	strb	r3, [r5, #0]
 8009e90:	f10a 0301 	add.w	r3, sl, #1
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 8241 	beq.w	800a320 <_dtoa_r+0xb18>
 8009e9e:	601d      	str	r5, [r3, #0]
 8009ea0:	e23e      	b.n	800a320 <_dtoa_r+0xb18>
 8009ea2:	f8cd a020 	str.w	sl, [sp, #32]
 8009ea6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009eaa:	2a39      	cmp	r2, #57	; 0x39
 8009eac:	f105 33ff 	add.w	r3, r5, #4294967295
 8009eb0:	d108      	bne.n	8009ec4 <_dtoa_r+0x6bc>
 8009eb2:	459b      	cmp	fp, r3
 8009eb4:	d10a      	bne.n	8009ecc <_dtoa_r+0x6c4>
 8009eb6:	9b08      	ldr	r3, [sp, #32]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	9308      	str	r3, [sp, #32]
 8009ebc:	2330      	movs	r3, #48	; 0x30
 8009ebe:	f88b 3000 	strb.w	r3, [fp]
 8009ec2:	465b      	mov	r3, fp
 8009ec4:	781a      	ldrb	r2, [r3, #0]
 8009ec6:	3201      	adds	r2, #1
 8009ec8:	701a      	strb	r2, [r3, #0]
 8009eca:	e78c      	b.n	8009de6 <_dtoa_r+0x5de>
 8009ecc:	461d      	mov	r5, r3
 8009ece:	e7ea      	b.n	8009ea6 <_dtoa_r+0x69e>
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	4b9b      	ldr	r3, [pc, #620]	; (800a140 <_dtoa_r+0x938>)
 8009ed4:	f7f6 fb90 	bl	80005f8 <__aeabi_dmul>
 8009ed8:	2200      	movs	r2, #0
 8009eda:	2300      	movs	r3, #0
 8009edc:	4606      	mov	r6, r0
 8009ede:	460f      	mov	r7, r1
 8009ee0:	f7f6 fdf2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	d09a      	beq.n	8009e1e <_dtoa_r+0x616>
 8009ee8:	e7cb      	b.n	8009e82 <_dtoa_r+0x67a>
 8009eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009eec:	2a00      	cmp	r2, #0
 8009eee:	f000 808b 	beq.w	800a008 <_dtoa_r+0x800>
 8009ef2:	9a06      	ldr	r2, [sp, #24]
 8009ef4:	2a01      	cmp	r2, #1
 8009ef6:	dc6e      	bgt.n	8009fd6 <_dtoa_r+0x7ce>
 8009ef8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009efa:	2a00      	cmp	r2, #0
 8009efc:	d067      	beq.n	8009fce <_dtoa_r+0x7c6>
 8009efe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009f02:	9f07      	ldr	r7, [sp, #28]
 8009f04:	9d05      	ldr	r5, [sp, #20]
 8009f06:	9a05      	ldr	r2, [sp, #20]
 8009f08:	2101      	movs	r1, #1
 8009f0a:	441a      	add	r2, r3
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	9205      	str	r2, [sp, #20]
 8009f10:	4498      	add	r8, r3
 8009f12:	f000 fc8c 	bl	800a82e <__i2b>
 8009f16:	4606      	mov	r6, r0
 8009f18:	2d00      	cmp	r5, #0
 8009f1a:	dd0c      	ble.n	8009f36 <_dtoa_r+0x72e>
 8009f1c:	f1b8 0f00 	cmp.w	r8, #0
 8009f20:	dd09      	ble.n	8009f36 <_dtoa_r+0x72e>
 8009f22:	4545      	cmp	r5, r8
 8009f24:	9a05      	ldr	r2, [sp, #20]
 8009f26:	462b      	mov	r3, r5
 8009f28:	bfa8      	it	ge
 8009f2a:	4643      	movge	r3, r8
 8009f2c:	1ad2      	subs	r2, r2, r3
 8009f2e:	9205      	str	r2, [sp, #20]
 8009f30:	1aed      	subs	r5, r5, r3
 8009f32:	eba8 0803 	sub.w	r8, r8, r3
 8009f36:	9b07      	ldr	r3, [sp, #28]
 8009f38:	b1eb      	cbz	r3, 8009f76 <_dtoa_r+0x76e>
 8009f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d067      	beq.n	800a010 <_dtoa_r+0x808>
 8009f40:	b18f      	cbz	r7, 8009f66 <_dtoa_r+0x75e>
 8009f42:	4631      	mov	r1, r6
 8009f44:	463a      	mov	r2, r7
 8009f46:	4620      	mov	r0, r4
 8009f48:	f000 fd10 	bl	800a96c <__pow5mult>
 8009f4c:	9a04      	ldr	r2, [sp, #16]
 8009f4e:	4601      	mov	r1, r0
 8009f50:	4606      	mov	r6, r0
 8009f52:	4620      	mov	r0, r4
 8009f54:	f000 fc74 	bl	800a840 <__multiply>
 8009f58:	9904      	ldr	r1, [sp, #16]
 8009f5a:	9008      	str	r0, [sp, #32]
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f000 fbc6 	bl	800a6ee <_Bfree>
 8009f62:	9b08      	ldr	r3, [sp, #32]
 8009f64:	9304      	str	r3, [sp, #16]
 8009f66:	9b07      	ldr	r3, [sp, #28]
 8009f68:	1bda      	subs	r2, r3, r7
 8009f6a:	d004      	beq.n	8009f76 <_dtoa_r+0x76e>
 8009f6c:	9904      	ldr	r1, [sp, #16]
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f000 fcfc 	bl	800a96c <__pow5mult>
 8009f74:	9004      	str	r0, [sp, #16]
 8009f76:	2101      	movs	r1, #1
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f000 fc58 	bl	800a82e <__i2b>
 8009f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f80:	4607      	mov	r7, r0
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 81d0 	beq.w	800a328 <_dtoa_r+0xb20>
 8009f88:	461a      	mov	r2, r3
 8009f8a:	4601      	mov	r1, r0
 8009f8c:	4620      	mov	r0, r4
 8009f8e:	f000 fced 	bl	800a96c <__pow5mult>
 8009f92:	9b06      	ldr	r3, [sp, #24]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	4607      	mov	r7, r0
 8009f98:	dc40      	bgt.n	800a01c <_dtoa_r+0x814>
 8009f9a:	9b00      	ldr	r3, [sp, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d139      	bne.n	800a014 <_dtoa_r+0x80c>
 8009fa0:	9b01      	ldr	r3, [sp, #4]
 8009fa2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d136      	bne.n	800a018 <_dtoa_r+0x810>
 8009faa:	9b01      	ldr	r3, [sp, #4]
 8009fac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009fb0:	0d1b      	lsrs	r3, r3, #20
 8009fb2:	051b      	lsls	r3, r3, #20
 8009fb4:	b12b      	cbz	r3, 8009fc2 <_dtoa_r+0x7ba>
 8009fb6:	9b05      	ldr	r3, [sp, #20]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	9305      	str	r3, [sp, #20]
 8009fbc:	f108 0801 	add.w	r8, r8, #1
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	9307      	str	r3, [sp, #28]
 8009fc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d12a      	bne.n	800a020 <_dtoa_r+0x818>
 8009fca:	2001      	movs	r0, #1
 8009fcc:	e030      	b.n	800a030 <_dtoa_r+0x828>
 8009fce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009fd0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009fd4:	e795      	b.n	8009f02 <_dtoa_r+0x6fa>
 8009fd6:	9b07      	ldr	r3, [sp, #28]
 8009fd8:	f109 37ff 	add.w	r7, r9, #4294967295
 8009fdc:	42bb      	cmp	r3, r7
 8009fde:	bfbf      	itttt	lt
 8009fe0:	9b07      	ldrlt	r3, [sp, #28]
 8009fe2:	9707      	strlt	r7, [sp, #28]
 8009fe4:	1afa      	sublt	r2, r7, r3
 8009fe6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009fe8:	bfbb      	ittet	lt
 8009fea:	189b      	addlt	r3, r3, r2
 8009fec:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009fee:	1bdf      	subge	r7, r3, r7
 8009ff0:	2700      	movlt	r7, #0
 8009ff2:	f1b9 0f00 	cmp.w	r9, #0
 8009ff6:	bfb5      	itete	lt
 8009ff8:	9b05      	ldrlt	r3, [sp, #20]
 8009ffa:	9d05      	ldrge	r5, [sp, #20]
 8009ffc:	eba3 0509 	sublt.w	r5, r3, r9
 800a000:	464b      	movge	r3, r9
 800a002:	bfb8      	it	lt
 800a004:	2300      	movlt	r3, #0
 800a006:	e77e      	b.n	8009f06 <_dtoa_r+0x6fe>
 800a008:	9f07      	ldr	r7, [sp, #28]
 800a00a:	9d05      	ldr	r5, [sp, #20]
 800a00c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a00e:	e783      	b.n	8009f18 <_dtoa_r+0x710>
 800a010:	9a07      	ldr	r2, [sp, #28]
 800a012:	e7ab      	b.n	8009f6c <_dtoa_r+0x764>
 800a014:	2300      	movs	r3, #0
 800a016:	e7d4      	b.n	8009fc2 <_dtoa_r+0x7ba>
 800a018:	9b00      	ldr	r3, [sp, #0]
 800a01a:	e7d2      	b.n	8009fc2 <_dtoa_r+0x7ba>
 800a01c:	2300      	movs	r3, #0
 800a01e:	9307      	str	r3, [sp, #28]
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a026:	6918      	ldr	r0, [r3, #16]
 800a028:	f000 fbb3 	bl	800a792 <__hi0bits>
 800a02c:	f1c0 0020 	rsb	r0, r0, #32
 800a030:	4440      	add	r0, r8
 800a032:	f010 001f 	ands.w	r0, r0, #31
 800a036:	d047      	beq.n	800a0c8 <_dtoa_r+0x8c0>
 800a038:	f1c0 0320 	rsb	r3, r0, #32
 800a03c:	2b04      	cmp	r3, #4
 800a03e:	dd3b      	ble.n	800a0b8 <_dtoa_r+0x8b0>
 800a040:	9b05      	ldr	r3, [sp, #20]
 800a042:	f1c0 001c 	rsb	r0, r0, #28
 800a046:	4403      	add	r3, r0
 800a048:	9305      	str	r3, [sp, #20]
 800a04a:	4405      	add	r5, r0
 800a04c:	4480      	add	r8, r0
 800a04e:	9b05      	ldr	r3, [sp, #20]
 800a050:	2b00      	cmp	r3, #0
 800a052:	dd05      	ble.n	800a060 <_dtoa_r+0x858>
 800a054:	461a      	mov	r2, r3
 800a056:	9904      	ldr	r1, [sp, #16]
 800a058:	4620      	mov	r0, r4
 800a05a:	f000 fcd5 	bl	800aa08 <__lshift>
 800a05e:	9004      	str	r0, [sp, #16]
 800a060:	f1b8 0f00 	cmp.w	r8, #0
 800a064:	dd05      	ble.n	800a072 <_dtoa_r+0x86a>
 800a066:	4639      	mov	r1, r7
 800a068:	4642      	mov	r2, r8
 800a06a:	4620      	mov	r0, r4
 800a06c:	f000 fccc 	bl	800aa08 <__lshift>
 800a070:	4607      	mov	r7, r0
 800a072:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a074:	b353      	cbz	r3, 800a0cc <_dtoa_r+0x8c4>
 800a076:	4639      	mov	r1, r7
 800a078:	9804      	ldr	r0, [sp, #16]
 800a07a:	f000 fd19 	bl	800aab0 <__mcmp>
 800a07e:	2800      	cmp	r0, #0
 800a080:	da24      	bge.n	800a0cc <_dtoa_r+0x8c4>
 800a082:	2300      	movs	r3, #0
 800a084:	220a      	movs	r2, #10
 800a086:	9904      	ldr	r1, [sp, #16]
 800a088:	4620      	mov	r0, r4
 800a08a:	f000 fb47 	bl	800a71c <__multadd>
 800a08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a090:	9004      	str	r0, [sp, #16]
 800a092:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a096:	2b00      	cmp	r3, #0
 800a098:	f000 814d 	beq.w	800a336 <_dtoa_r+0xb2e>
 800a09c:	2300      	movs	r3, #0
 800a09e:	4631      	mov	r1, r6
 800a0a0:	220a      	movs	r2, #10
 800a0a2:	4620      	mov	r0, r4
 800a0a4:	f000 fb3a 	bl	800a71c <__multadd>
 800a0a8:	9b02      	ldr	r3, [sp, #8]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	4606      	mov	r6, r0
 800a0ae:	dc4f      	bgt.n	800a150 <_dtoa_r+0x948>
 800a0b0:	9b06      	ldr	r3, [sp, #24]
 800a0b2:	2b02      	cmp	r3, #2
 800a0b4:	dd4c      	ble.n	800a150 <_dtoa_r+0x948>
 800a0b6:	e011      	b.n	800a0dc <_dtoa_r+0x8d4>
 800a0b8:	d0c9      	beq.n	800a04e <_dtoa_r+0x846>
 800a0ba:	9a05      	ldr	r2, [sp, #20]
 800a0bc:	331c      	adds	r3, #28
 800a0be:	441a      	add	r2, r3
 800a0c0:	9205      	str	r2, [sp, #20]
 800a0c2:	441d      	add	r5, r3
 800a0c4:	4498      	add	r8, r3
 800a0c6:	e7c2      	b.n	800a04e <_dtoa_r+0x846>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	e7f6      	b.n	800a0ba <_dtoa_r+0x8b2>
 800a0cc:	f1b9 0f00 	cmp.w	r9, #0
 800a0d0:	dc38      	bgt.n	800a144 <_dtoa_r+0x93c>
 800a0d2:	9b06      	ldr	r3, [sp, #24]
 800a0d4:	2b02      	cmp	r3, #2
 800a0d6:	dd35      	ble.n	800a144 <_dtoa_r+0x93c>
 800a0d8:	f8cd 9008 	str.w	r9, [sp, #8]
 800a0dc:	9b02      	ldr	r3, [sp, #8]
 800a0de:	b963      	cbnz	r3, 800a0fa <_dtoa_r+0x8f2>
 800a0e0:	4639      	mov	r1, r7
 800a0e2:	2205      	movs	r2, #5
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	f000 fb19 	bl	800a71c <__multadd>
 800a0ea:	4601      	mov	r1, r0
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	9804      	ldr	r0, [sp, #16]
 800a0f0:	f000 fcde 	bl	800aab0 <__mcmp>
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	f73f adcc 	bgt.w	8009c92 <_dtoa_r+0x48a>
 800a0fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0fc:	465d      	mov	r5, fp
 800a0fe:	ea6f 0a03 	mvn.w	sl, r3
 800a102:	f04f 0900 	mov.w	r9, #0
 800a106:	4639      	mov	r1, r7
 800a108:	4620      	mov	r0, r4
 800a10a:	f000 faf0 	bl	800a6ee <_Bfree>
 800a10e:	2e00      	cmp	r6, #0
 800a110:	f43f aeb7 	beq.w	8009e82 <_dtoa_r+0x67a>
 800a114:	f1b9 0f00 	cmp.w	r9, #0
 800a118:	d005      	beq.n	800a126 <_dtoa_r+0x91e>
 800a11a:	45b1      	cmp	r9, r6
 800a11c:	d003      	beq.n	800a126 <_dtoa_r+0x91e>
 800a11e:	4649      	mov	r1, r9
 800a120:	4620      	mov	r0, r4
 800a122:	f000 fae4 	bl	800a6ee <_Bfree>
 800a126:	4631      	mov	r1, r6
 800a128:	4620      	mov	r0, r4
 800a12a:	f000 fae0 	bl	800a6ee <_Bfree>
 800a12e:	e6a8      	b.n	8009e82 <_dtoa_r+0x67a>
 800a130:	2700      	movs	r7, #0
 800a132:	463e      	mov	r6, r7
 800a134:	e7e1      	b.n	800a0fa <_dtoa_r+0x8f2>
 800a136:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a13a:	463e      	mov	r6, r7
 800a13c:	e5a9      	b.n	8009c92 <_dtoa_r+0x48a>
 800a13e:	bf00      	nop
 800a140:	40240000 	.word	0x40240000
 800a144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a146:	f8cd 9008 	str.w	r9, [sp, #8]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 80fa 	beq.w	800a344 <_dtoa_r+0xb3c>
 800a150:	2d00      	cmp	r5, #0
 800a152:	dd05      	ble.n	800a160 <_dtoa_r+0x958>
 800a154:	4631      	mov	r1, r6
 800a156:	462a      	mov	r2, r5
 800a158:	4620      	mov	r0, r4
 800a15a:	f000 fc55 	bl	800aa08 <__lshift>
 800a15e:	4606      	mov	r6, r0
 800a160:	9b07      	ldr	r3, [sp, #28]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d04c      	beq.n	800a200 <_dtoa_r+0x9f8>
 800a166:	6871      	ldr	r1, [r6, #4]
 800a168:	4620      	mov	r0, r4
 800a16a:	f000 fa8c 	bl	800a686 <_Balloc>
 800a16e:	6932      	ldr	r2, [r6, #16]
 800a170:	3202      	adds	r2, #2
 800a172:	4605      	mov	r5, r0
 800a174:	0092      	lsls	r2, r2, #2
 800a176:	f106 010c 	add.w	r1, r6, #12
 800a17a:	300c      	adds	r0, #12
 800a17c:	f000 fa76 	bl	800a66c <memcpy>
 800a180:	2201      	movs	r2, #1
 800a182:	4629      	mov	r1, r5
 800a184:	4620      	mov	r0, r4
 800a186:	f000 fc3f 	bl	800aa08 <__lshift>
 800a18a:	9b00      	ldr	r3, [sp, #0]
 800a18c:	f8cd b014 	str.w	fp, [sp, #20]
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	46b1      	mov	r9, r6
 800a196:	9307      	str	r3, [sp, #28]
 800a198:	4606      	mov	r6, r0
 800a19a:	4639      	mov	r1, r7
 800a19c:	9804      	ldr	r0, [sp, #16]
 800a19e:	f7ff faa7 	bl	80096f0 <quorem>
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	4605      	mov	r5, r0
 800a1a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a1aa:	9804      	ldr	r0, [sp, #16]
 800a1ac:	f000 fc80 	bl	800aab0 <__mcmp>
 800a1b0:	4632      	mov	r2, r6
 800a1b2:	9000      	str	r0, [sp, #0]
 800a1b4:	4639      	mov	r1, r7
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	f000 fc94 	bl	800aae4 <__mdiff>
 800a1bc:	68c3      	ldr	r3, [r0, #12]
 800a1be:	4602      	mov	r2, r0
 800a1c0:	bb03      	cbnz	r3, 800a204 <_dtoa_r+0x9fc>
 800a1c2:	4601      	mov	r1, r0
 800a1c4:	9008      	str	r0, [sp, #32]
 800a1c6:	9804      	ldr	r0, [sp, #16]
 800a1c8:	f000 fc72 	bl	800aab0 <__mcmp>
 800a1cc:	9a08      	ldr	r2, [sp, #32]
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	4611      	mov	r1, r2
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	9308      	str	r3, [sp, #32]
 800a1d6:	f000 fa8a 	bl	800a6ee <_Bfree>
 800a1da:	9b08      	ldr	r3, [sp, #32]
 800a1dc:	b9a3      	cbnz	r3, 800a208 <_dtoa_r+0xa00>
 800a1de:	9a06      	ldr	r2, [sp, #24]
 800a1e0:	b992      	cbnz	r2, 800a208 <_dtoa_r+0xa00>
 800a1e2:	9a07      	ldr	r2, [sp, #28]
 800a1e4:	b982      	cbnz	r2, 800a208 <_dtoa_r+0xa00>
 800a1e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a1ea:	d029      	beq.n	800a240 <_dtoa_r+0xa38>
 800a1ec:	9b00      	ldr	r3, [sp, #0]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	dd01      	ble.n	800a1f6 <_dtoa_r+0x9ee>
 800a1f2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a1f6:	9b05      	ldr	r3, [sp, #20]
 800a1f8:	1c5d      	adds	r5, r3, #1
 800a1fa:	f883 8000 	strb.w	r8, [r3]
 800a1fe:	e782      	b.n	800a106 <_dtoa_r+0x8fe>
 800a200:	4630      	mov	r0, r6
 800a202:	e7c2      	b.n	800a18a <_dtoa_r+0x982>
 800a204:	2301      	movs	r3, #1
 800a206:	e7e3      	b.n	800a1d0 <_dtoa_r+0x9c8>
 800a208:	9a00      	ldr	r2, [sp, #0]
 800a20a:	2a00      	cmp	r2, #0
 800a20c:	db04      	blt.n	800a218 <_dtoa_r+0xa10>
 800a20e:	d125      	bne.n	800a25c <_dtoa_r+0xa54>
 800a210:	9a06      	ldr	r2, [sp, #24]
 800a212:	bb1a      	cbnz	r2, 800a25c <_dtoa_r+0xa54>
 800a214:	9a07      	ldr	r2, [sp, #28]
 800a216:	bb0a      	cbnz	r2, 800a25c <_dtoa_r+0xa54>
 800a218:	2b00      	cmp	r3, #0
 800a21a:	ddec      	ble.n	800a1f6 <_dtoa_r+0x9ee>
 800a21c:	2201      	movs	r2, #1
 800a21e:	9904      	ldr	r1, [sp, #16]
 800a220:	4620      	mov	r0, r4
 800a222:	f000 fbf1 	bl	800aa08 <__lshift>
 800a226:	4639      	mov	r1, r7
 800a228:	9004      	str	r0, [sp, #16]
 800a22a:	f000 fc41 	bl	800aab0 <__mcmp>
 800a22e:	2800      	cmp	r0, #0
 800a230:	dc03      	bgt.n	800a23a <_dtoa_r+0xa32>
 800a232:	d1e0      	bne.n	800a1f6 <_dtoa_r+0x9ee>
 800a234:	f018 0f01 	tst.w	r8, #1
 800a238:	d0dd      	beq.n	800a1f6 <_dtoa_r+0x9ee>
 800a23a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a23e:	d1d8      	bne.n	800a1f2 <_dtoa_r+0x9ea>
 800a240:	9b05      	ldr	r3, [sp, #20]
 800a242:	9a05      	ldr	r2, [sp, #20]
 800a244:	1c5d      	adds	r5, r3, #1
 800a246:	2339      	movs	r3, #57	; 0x39
 800a248:	7013      	strb	r3, [r2, #0]
 800a24a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a24e:	2b39      	cmp	r3, #57	; 0x39
 800a250:	f105 32ff 	add.w	r2, r5, #4294967295
 800a254:	d04f      	beq.n	800a2f6 <_dtoa_r+0xaee>
 800a256:	3301      	adds	r3, #1
 800a258:	7013      	strb	r3, [r2, #0]
 800a25a:	e754      	b.n	800a106 <_dtoa_r+0x8fe>
 800a25c:	9a05      	ldr	r2, [sp, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f102 0501 	add.w	r5, r2, #1
 800a264:	dd06      	ble.n	800a274 <_dtoa_r+0xa6c>
 800a266:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a26a:	d0e9      	beq.n	800a240 <_dtoa_r+0xa38>
 800a26c:	f108 0801 	add.w	r8, r8, #1
 800a270:	9b05      	ldr	r3, [sp, #20]
 800a272:	e7c2      	b.n	800a1fa <_dtoa_r+0x9f2>
 800a274:	9a02      	ldr	r2, [sp, #8]
 800a276:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a27a:	eba5 030b 	sub.w	r3, r5, fp
 800a27e:	4293      	cmp	r3, r2
 800a280:	d021      	beq.n	800a2c6 <_dtoa_r+0xabe>
 800a282:	2300      	movs	r3, #0
 800a284:	220a      	movs	r2, #10
 800a286:	9904      	ldr	r1, [sp, #16]
 800a288:	4620      	mov	r0, r4
 800a28a:	f000 fa47 	bl	800a71c <__multadd>
 800a28e:	45b1      	cmp	r9, r6
 800a290:	9004      	str	r0, [sp, #16]
 800a292:	f04f 0300 	mov.w	r3, #0
 800a296:	f04f 020a 	mov.w	r2, #10
 800a29a:	4649      	mov	r1, r9
 800a29c:	4620      	mov	r0, r4
 800a29e:	d105      	bne.n	800a2ac <_dtoa_r+0xaa4>
 800a2a0:	f000 fa3c 	bl	800a71c <__multadd>
 800a2a4:	4681      	mov	r9, r0
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	9505      	str	r5, [sp, #20]
 800a2aa:	e776      	b.n	800a19a <_dtoa_r+0x992>
 800a2ac:	f000 fa36 	bl	800a71c <__multadd>
 800a2b0:	4631      	mov	r1, r6
 800a2b2:	4681      	mov	r9, r0
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	220a      	movs	r2, #10
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	f000 fa2f 	bl	800a71c <__multadd>
 800a2be:	4606      	mov	r6, r0
 800a2c0:	e7f2      	b.n	800a2a8 <_dtoa_r+0xaa0>
 800a2c2:	f04f 0900 	mov.w	r9, #0
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	9904      	ldr	r1, [sp, #16]
 800a2ca:	4620      	mov	r0, r4
 800a2cc:	f000 fb9c 	bl	800aa08 <__lshift>
 800a2d0:	4639      	mov	r1, r7
 800a2d2:	9004      	str	r0, [sp, #16]
 800a2d4:	f000 fbec 	bl	800aab0 <__mcmp>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	dcb6      	bgt.n	800a24a <_dtoa_r+0xa42>
 800a2dc:	d102      	bne.n	800a2e4 <_dtoa_r+0xadc>
 800a2de:	f018 0f01 	tst.w	r8, #1
 800a2e2:	d1b2      	bne.n	800a24a <_dtoa_r+0xa42>
 800a2e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a2e8:	2b30      	cmp	r3, #48	; 0x30
 800a2ea:	f105 32ff 	add.w	r2, r5, #4294967295
 800a2ee:	f47f af0a 	bne.w	800a106 <_dtoa_r+0x8fe>
 800a2f2:	4615      	mov	r5, r2
 800a2f4:	e7f6      	b.n	800a2e4 <_dtoa_r+0xadc>
 800a2f6:	4593      	cmp	fp, r2
 800a2f8:	d105      	bne.n	800a306 <_dtoa_r+0xafe>
 800a2fa:	2331      	movs	r3, #49	; 0x31
 800a2fc:	f10a 0a01 	add.w	sl, sl, #1
 800a300:	f88b 3000 	strb.w	r3, [fp]
 800a304:	e6ff      	b.n	800a106 <_dtoa_r+0x8fe>
 800a306:	4615      	mov	r5, r2
 800a308:	e79f      	b.n	800a24a <_dtoa_r+0xa42>
 800a30a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a370 <_dtoa_r+0xb68>
 800a30e:	e007      	b.n	800a320 <_dtoa_r+0xb18>
 800a310:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a312:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a374 <_dtoa_r+0xb6c>
 800a316:	b11b      	cbz	r3, 800a320 <_dtoa_r+0xb18>
 800a318:	f10b 0308 	add.w	r3, fp, #8
 800a31c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a31e:	6013      	str	r3, [r2, #0]
 800a320:	4658      	mov	r0, fp
 800a322:	b017      	add	sp, #92	; 0x5c
 800a324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a328:	9b06      	ldr	r3, [sp, #24]
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	f77f ae35 	ble.w	8009f9a <_dtoa_r+0x792>
 800a330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a332:	9307      	str	r3, [sp, #28]
 800a334:	e649      	b.n	8009fca <_dtoa_r+0x7c2>
 800a336:	9b02      	ldr	r3, [sp, #8]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	dc03      	bgt.n	800a344 <_dtoa_r+0xb3c>
 800a33c:	9b06      	ldr	r3, [sp, #24]
 800a33e:	2b02      	cmp	r3, #2
 800a340:	f73f aecc 	bgt.w	800a0dc <_dtoa_r+0x8d4>
 800a344:	465d      	mov	r5, fp
 800a346:	4639      	mov	r1, r7
 800a348:	9804      	ldr	r0, [sp, #16]
 800a34a:	f7ff f9d1 	bl	80096f0 <quorem>
 800a34e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a352:	f805 8b01 	strb.w	r8, [r5], #1
 800a356:	9a02      	ldr	r2, [sp, #8]
 800a358:	eba5 030b 	sub.w	r3, r5, fp
 800a35c:	429a      	cmp	r2, r3
 800a35e:	ddb0      	ble.n	800a2c2 <_dtoa_r+0xaba>
 800a360:	2300      	movs	r3, #0
 800a362:	220a      	movs	r2, #10
 800a364:	9904      	ldr	r1, [sp, #16]
 800a366:	4620      	mov	r0, r4
 800a368:	f000 f9d8 	bl	800a71c <__multadd>
 800a36c:	9004      	str	r0, [sp, #16]
 800a36e:	e7ea      	b.n	800a346 <_dtoa_r+0xb3e>
 800a370:	0800ca58 	.word	0x0800ca58
 800a374:	0800ca7c 	.word	0x0800ca7c

0800a378 <__sflush_r>:
 800a378:	898a      	ldrh	r2, [r1, #12]
 800a37a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a37e:	4605      	mov	r5, r0
 800a380:	0710      	lsls	r0, r2, #28
 800a382:	460c      	mov	r4, r1
 800a384:	d458      	bmi.n	800a438 <__sflush_r+0xc0>
 800a386:	684b      	ldr	r3, [r1, #4]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	dc05      	bgt.n	800a398 <__sflush_r+0x20>
 800a38c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a38e:	2b00      	cmp	r3, #0
 800a390:	dc02      	bgt.n	800a398 <__sflush_r+0x20>
 800a392:	2000      	movs	r0, #0
 800a394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a398:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a39a:	2e00      	cmp	r6, #0
 800a39c:	d0f9      	beq.n	800a392 <__sflush_r+0x1a>
 800a39e:	2300      	movs	r3, #0
 800a3a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a3a4:	682f      	ldr	r7, [r5, #0]
 800a3a6:	6a21      	ldr	r1, [r4, #32]
 800a3a8:	602b      	str	r3, [r5, #0]
 800a3aa:	d032      	beq.n	800a412 <__sflush_r+0x9a>
 800a3ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a3ae:	89a3      	ldrh	r3, [r4, #12]
 800a3b0:	075a      	lsls	r2, r3, #29
 800a3b2:	d505      	bpl.n	800a3c0 <__sflush_r+0x48>
 800a3b4:	6863      	ldr	r3, [r4, #4]
 800a3b6:	1ac0      	subs	r0, r0, r3
 800a3b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a3ba:	b10b      	cbz	r3, 800a3c0 <__sflush_r+0x48>
 800a3bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a3be:	1ac0      	subs	r0, r0, r3
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a3c6:	6a21      	ldr	r1, [r4, #32]
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	47b0      	blx	r6
 800a3cc:	1c43      	adds	r3, r0, #1
 800a3ce:	89a3      	ldrh	r3, [r4, #12]
 800a3d0:	d106      	bne.n	800a3e0 <__sflush_r+0x68>
 800a3d2:	6829      	ldr	r1, [r5, #0]
 800a3d4:	291d      	cmp	r1, #29
 800a3d6:	d848      	bhi.n	800a46a <__sflush_r+0xf2>
 800a3d8:	4a29      	ldr	r2, [pc, #164]	; (800a480 <__sflush_r+0x108>)
 800a3da:	40ca      	lsrs	r2, r1
 800a3dc:	07d6      	lsls	r6, r2, #31
 800a3de:	d544      	bpl.n	800a46a <__sflush_r+0xf2>
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	6062      	str	r2, [r4, #4]
 800a3e4:	04d9      	lsls	r1, r3, #19
 800a3e6:	6922      	ldr	r2, [r4, #16]
 800a3e8:	6022      	str	r2, [r4, #0]
 800a3ea:	d504      	bpl.n	800a3f6 <__sflush_r+0x7e>
 800a3ec:	1c42      	adds	r2, r0, #1
 800a3ee:	d101      	bne.n	800a3f4 <__sflush_r+0x7c>
 800a3f0:	682b      	ldr	r3, [r5, #0]
 800a3f2:	b903      	cbnz	r3, 800a3f6 <__sflush_r+0x7e>
 800a3f4:	6560      	str	r0, [r4, #84]	; 0x54
 800a3f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3f8:	602f      	str	r7, [r5, #0]
 800a3fa:	2900      	cmp	r1, #0
 800a3fc:	d0c9      	beq.n	800a392 <__sflush_r+0x1a>
 800a3fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a402:	4299      	cmp	r1, r3
 800a404:	d002      	beq.n	800a40c <__sflush_r+0x94>
 800a406:	4628      	mov	r0, r5
 800a408:	f000 fc26 	bl	800ac58 <_free_r>
 800a40c:	2000      	movs	r0, #0
 800a40e:	6360      	str	r0, [r4, #52]	; 0x34
 800a410:	e7c0      	b.n	800a394 <__sflush_r+0x1c>
 800a412:	2301      	movs	r3, #1
 800a414:	4628      	mov	r0, r5
 800a416:	47b0      	blx	r6
 800a418:	1c41      	adds	r1, r0, #1
 800a41a:	d1c8      	bne.n	800a3ae <__sflush_r+0x36>
 800a41c:	682b      	ldr	r3, [r5, #0]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d0c5      	beq.n	800a3ae <__sflush_r+0x36>
 800a422:	2b1d      	cmp	r3, #29
 800a424:	d001      	beq.n	800a42a <__sflush_r+0xb2>
 800a426:	2b16      	cmp	r3, #22
 800a428:	d101      	bne.n	800a42e <__sflush_r+0xb6>
 800a42a:	602f      	str	r7, [r5, #0]
 800a42c:	e7b1      	b.n	800a392 <__sflush_r+0x1a>
 800a42e:	89a3      	ldrh	r3, [r4, #12]
 800a430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a434:	81a3      	strh	r3, [r4, #12]
 800a436:	e7ad      	b.n	800a394 <__sflush_r+0x1c>
 800a438:	690f      	ldr	r7, [r1, #16]
 800a43a:	2f00      	cmp	r7, #0
 800a43c:	d0a9      	beq.n	800a392 <__sflush_r+0x1a>
 800a43e:	0793      	lsls	r3, r2, #30
 800a440:	680e      	ldr	r6, [r1, #0]
 800a442:	bf08      	it	eq
 800a444:	694b      	ldreq	r3, [r1, #20]
 800a446:	600f      	str	r7, [r1, #0]
 800a448:	bf18      	it	ne
 800a44a:	2300      	movne	r3, #0
 800a44c:	eba6 0807 	sub.w	r8, r6, r7
 800a450:	608b      	str	r3, [r1, #8]
 800a452:	f1b8 0f00 	cmp.w	r8, #0
 800a456:	dd9c      	ble.n	800a392 <__sflush_r+0x1a>
 800a458:	4643      	mov	r3, r8
 800a45a:	463a      	mov	r2, r7
 800a45c:	6a21      	ldr	r1, [r4, #32]
 800a45e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a460:	4628      	mov	r0, r5
 800a462:	47b0      	blx	r6
 800a464:	2800      	cmp	r0, #0
 800a466:	dc06      	bgt.n	800a476 <__sflush_r+0xfe>
 800a468:	89a3      	ldrh	r3, [r4, #12]
 800a46a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a46e:	81a3      	strh	r3, [r4, #12]
 800a470:	f04f 30ff 	mov.w	r0, #4294967295
 800a474:	e78e      	b.n	800a394 <__sflush_r+0x1c>
 800a476:	4407      	add	r7, r0
 800a478:	eba8 0800 	sub.w	r8, r8, r0
 800a47c:	e7e9      	b.n	800a452 <__sflush_r+0xda>
 800a47e:	bf00      	nop
 800a480:	20400001 	.word	0x20400001

0800a484 <_fflush_r>:
 800a484:	b538      	push	{r3, r4, r5, lr}
 800a486:	690b      	ldr	r3, [r1, #16]
 800a488:	4605      	mov	r5, r0
 800a48a:	460c      	mov	r4, r1
 800a48c:	b1db      	cbz	r3, 800a4c6 <_fflush_r+0x42>
 800a48e:	b118      	cbz	r0, 800a498 <_fflush_r+0x14>
 800a490:	6983      	ldr	r3, [r0, #24]
 800a492:	b90b      	cbnz	r3, 800a498 <_fflush_r+0x14>
 800a494:	f7fe f9cc 	bl	8008830 <__sinit>
 800a498:	4b0c      	ldr	r3, [pc, #48]	; (800a4cc <_fflush_r+0x48>)
 800a49a:	429c      	cmp	r4, r3
 800a49c:	d109      	bne.n	800a4b2 <_fflush_r+0x2e>
 800a49e:	686c      	ldr	r4, [r5, #4]
 800a4a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4a4:	b17b      	cbz	r3, 800a4c6 <_fflush_r+0x42>
 800a4a6:	4621      	mov	r1, r4
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4ae:	f7ff bf63 	b.w	800a378 <__sflush_r>
 800a4b2:	4b07      	ldr	r3, [pc, #28]	; (800a4d0 <_fflush_r+0x4c>)
 800a4b4:	429c      	cmp	r4, r3
 800a4b6:	d101      	bne.n	800a4bc <_fflush_r+0x38>
 800a4b8:	68ac      	ldr	r4, [r5, #8]
 800a4ba:	e7f1      	b.n	800a4a0 <_fflush_r+0x1c>
 800a4bc:	4b05      	ldr	r3, [pc, #20]	; (800a4d4 <_fflush_r+0x50>)
 800a4be:	429c      	cmp	r4, r3
 800a4c0:	bf08      	it	eq
 800a4c2:	68ec      	ldreq	r4, [r5, #12]
 800a4c4:	e7ec      	b.n	800a4a0 <_fflush_r+0x1c>
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	bd38      	pop	{r3, r4, r5, pc}
 800a4ca:	bf00      	nop
 800a4cc:	0800ca04 	.word	0x0800ca04
 800a4d0:	0800ca24 	.word	0x0800ca24
 800a4d4:	0800c9e4 	.word	0x0800c9e4

0800a4d8 <fflush>:
 800a4d8:	4601      	mov	r1, r0
 800a4da:	b920      	cbnz	r0, 800a4e6 <fflush+0xe>
 800a4dc:	4b04      	ldr	r3, [pc, #16]	; (800a4f0 <fflush+0x18>)
 800a4de:	4905      	ldr	r1, [pc, #20]	; (800a4f4 <fflush+0x1c>)
 800a4e0:	6818      	ldr	r0, [r3, #0]
 800a4e2:	f7fe ba2d 	b.w	8008940 <_fwalk_reent>
 800a4e6:	4b04      	ldr	r3, [pc, #16]	; (800a4f8 <fflush+0x20>)
 800a4e8:	6818      	ldr	r0, [r3, #0]
 800a4ea:	f7ff bfcb 	b.w	800a484 <_fflush_r>
 800a4ee:	bf00      	nop
 800a4f0:	0800ca44 	.word	0x0800ca44
 800a4f4:	0800a485 	.word	0x0800a485
 800a4f8:	20000104 	.word	0x20000104

0800a4fc <_getc_r>:
 800a4fc:	b538      	push	{r3, r4, r5, lr}
 800a4fe:	460c      	mov	r4, r1
 800a500:	4605      	mov	r5, r0
 800a502:	b118      	cbz	r0, 800a50c <_getc_r+0x10>
 800a504:	6983      	ldr	r3, [r0, #24]
 800a506:	b90b      	cbnz	r3, 800a50c <_getc_r+0x10>
 800a508:	f7fe f992 	bl	8008830 <__sinit>
 800a50c:	4b0e      	ldr	r3, [pc, #56]	; (800a548 <_getc_r+0x4c>)
 800a50e:	429c      	cmp	r4, r3
 800a510:	d10b      	bne.n	800a52a <_getc_r+0x2e>
 800a512:	686c      	ldr	r4, [r5, #4]
 800a514:	6863      	ldr	r3, [r4, #4]
 800a516:	3b01      	subs	r3, #1
 800a518:	2b00      	cmp	r3, #0
 800a51a:	6063      	str	r3, [r4, #4]
 800a51c:	da0f      	bge.n	800a53e <_getc_r+0x42>
 800a51e:	4621      	mov	r1, r4
 800a520:	4628      	mov	r0, r5
 800a522:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a526:	f000 bd6d 	b.w	800b004 <__srget_r>
 800a52a:	4b08      	ldr	r3, [pc, #32]	; (800a54c <_getc_r+0x50>)
 800a52c:	429c      	cmp	r4, r3
 800a52e:	d101      	bne.n	800a534 <_getc_r+0x38>
 800a530:	68ac      	ldr	r4, [r5, #8]
 800a532:	e7ef      	b.n	800a514 <_getc_r+0x18>
 800a534:	4b06      	ldr	r3, [pc, #24]	; (800a550 <_getc_r+0x54>)
 800a536:	429c      	cmp	r4, r3
 800a538:	bf08      	it	eq
 800a53a:	68ec      	ldreq	r4, [r5, #12]
 800a53c:	e7ea      	b.n	800a514 <_getc_r+0x18>
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	1c5a      	adds	r2, r3, #1
 800a542:	6022      	str	r2, [r4, #0]
 800a544:	7818      	ldrb	r0, [r3, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	0800ca04 	.word	0x0800ca04
 800a54c:	0800ca24 	.word	0x0800ca24
 800a550:	0800c9e4 	.word	0x0800c9e4

0800a554 <_localeconv_r>:
 800a554:	4b04      	ldr	r3, [pc, #16]	; (800a568 <_localeconv_r+0x14>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	6a18      	ldr	r0, [r3, #32]
 800a55a:	4b04      	ldr	r3, [pc, #16]	; (800a56c <_localeconv_r+0x18>)
 800a55c:	2800      	cmp	r0, #0
 800a55e:	bf08      	it	eq
 800a560:	4618      	moveq	r0, r3
 800a562:	30f0      	adds	r0, #240	; 0xf0
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	20000104 	.word	0x20000104
 800a56c:	20000168 	.word	0x20000168

0800a570 <_lseek_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4c07      	ldr	r4, [pc, #28]	; (800a590 <_lseek_r+0x20>)
 800a574:	4605      	mov	r5, r0
 800a576:	4608      	mov	r0, r1
 800a578:	4611      	mov	r1, r2
 800a57a:	2200      	movs	r2, #0
 800a57c:	6022      	str	r2, [r4, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	f7f8 fe5f 	bl	8003242 <_lseek>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d102      	bne.n	800a58e <_lseek_r+0x1e>
 800a588:	6823      	ldr	r3, [r4, #0]
 800a58a:	b103      	cbz	r3, 800a58e <_lseek_r+0x1e>
 800a58c:	602b      	str	r3, [r5, #0]
 800a58e:	bd38      	pop	{r3, r4, r5, pc}
 800a590:	20000bdc 	.word	0x20000bdc

0800a594 <__swhatbuf_r>:
 800a594:	b570      	push	{r4, r5, r6, lr}
 800a596:	460e      	mov	r6, r1
 800a598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59c:	2900      	cmp	r1, #0
 800a59e:	b096      	sub	sp, #88	; 0x58
 800a5a0:	4614      	mov	r4, r2
 800a5a2:	461d      	mov	r5, r3
 800a5a4:	da07      	bge.n	800a5b6 <__swhatbuf_r+0x22>
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	602b      	str	r3, [r5, #0]
 800a5aa:	89b3      	ldrh	r3, [r6, #12]
 800a5ac:	061a      	lsls	r2, r3, #24
 800a5ae:	d410      	bmi.n	800a5d2 <__swhatbuf_r+0x3e>
 800a5b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5b4:	e00e      	b.n	800a5d4 <__swhatbuf_r+0x40>
 800a5b6:	466a      	mov	r2, sp
 800a5b8:	f000 fd50 	bl	800b05c <_fstat_r>
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	dbf2      	blt.n	800a5a6 <__swhatbuf_r+0x12>
 800a5c0:	9a01      	ldr	r2, [sp, #4]
 800a5c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a5c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a5ca:	425a      	negs	r2, r3
 800a5cc:	415a      	adcs	r2, r3
 800a5ce:	602a      	str	r2, [r5, #0]
 800a5d0:	e7ee      	b.n	800a5b0 <__swhatbuf_r+0x1c>
 800a5d2:	2340      	movs	r3, #64	; 0x40
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	6023      	str	r3, [r4, #0]
 800a5d8:	b016      	add	sp, #88	; 0x58
 800a5da:	bd70      	pop	{r4, r5, r6, pc}

0800a5dc <__smakebuf_r>:
 800a5dc:	898b      	ldrh	r3, [r1, #12]
 800a5de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a5e0:	079d      	lsls	r5, r3, #30
 800a5e2:	4606      	mov	r6, r0
 800a5e4:	460c      	mov	r4, r1
 800a5e6:	d507      	bpl.n	800a5f8 <__smakebuf_r+0x1c>
 800a5e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	6123      	str	r3, [r4, #16]
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	6163      	str	r3, [r4, #20]
 800a5f4:	b002      	add	sp, #8
 800a5f6:	bd70      	pop	{r4, r5, r6, pc}
 800a5f8:	ab01      	add	r3, sp, #4
 800a5fa:	466a      	mov	r2, sp
 800a5fc:	f7ff ffca 	bl	800a594 <__swhatbuf_r>
 800a600:	9900      	ldr	r1, [sp, #0]
 800a602:	4605      	mov	r5, r0
 800a604:	4630      	mov	r0, r6
 800a606:	f7fe f9f7 	bl	80089f8 <_malloc_r>
 800a60a:	b948      	cbnz	r0, 800a620 <__smakebuf_r+0x44>
 800a60c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a610:	059a      	lsls	r2, r3, #22
 800a612:	d4ef      	bmi.n	800a5f4 <__smakebuf_r+0x18>
 800a614:	f023 0303 	bic.w	r3, r3, #3
 800a618:	f043 0302 	orr.w	r3, r3, #2
 800a61c:	81a3      	strh	r3, [r4, #12]
 800a61e:	e7e3      	b.n	800a5e8 <__smakebuf_r+0xc>
 800a620:	4b0d      	ldr	r3, [pc, #52]	; (800a658 <__smakebuf_r+0x7c>)
 800a622:	62b3      	str	r3, [r6, #40]	; 0x28
 800a624:	89a3      	ldrh	r3, [r4, #12]
 800a626:	6020      	str	r0, [r4, #0]
 800a628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a62c:	81a3      	strh	r3, [r4, #12]
 800a62e:	9b00      	ldr	r3, [sp, #0]
 800a630:	6163      	str	r3, [r4, #20]
 800a632:	9b01      	ldr	r3, [sp, #4]
 800a634:	6120      	str	r0, [r4, #16]
 800a636:	b15b      	cbz	r3, 800a650 <__smakebuf_r+0x74>
 800a638:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a63c:	4630      	mov	r0, r6
 800a63e:	f000 fd1f 	bl	800b080 <_isatty_r>
 800a642:	b128      	cbz	r0, 800a650 <__smakebuf_r+0x74>
 800a644:	89a3      	ldrh	r3, [r4, #12]
 800a646:	f023 0303 	bic.w	r3, r3, #3
 800a64a:	f043 0301 	orr.w	r3, r3, #1
 800a64e:	81a3      	strh	r3, [r4, #12]
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	431d      	orrs	r5, r3
 800a654:	81a5      	strh	r5, [r4, #12]
 800a656:	e7cd      	b.n	800a5f4 <__smakebuf_r+0x18>
 800a658:	080087f9 	.word	0x080087f9

0800a65c <malloc>:
 800a65c:	4b02      	ldr	r3, [pc, #8]	; (800a668 <malloc+0xc>)
 800a65e:	4601      	mov	r1, r0
 800a660:	6818      	ldr	r0, [r3, #0]
 800a662:	f7fe b9c9 	b.w	80089f8 <_malloc_r>
 800a666:	bf00      	nop
 800a668:	20000104 	.word	0x20000104

0800a66c <memcpy>:
 800a66c:	b510      	push	{r4, lr}
 800a66e:	1e43      	subs	r3, r0, #1
 800a670:	440a      	add	r2, r1
 800a672:	4291      	cmp	r1, r2
 800a674:	d100      	bne.n	800a678 <memcpy+0xc>
 800a676:	bd10      	pop	{r4, pc}
 800a678:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a67c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a680:	e7f7      	b.n	800a672 <memcpy+0x6>

0800a682 <__malloc_lock>:
 800a682:	4770      	bx	lr

0800a684 <__malloc_unlock>:
 800a684:	4770      	bx	lr

0800a686 <_Balloc>:
 800a686:	b570      	push	{r4, r5, r6, lr}
 800a688:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a68a:	4604      	mov	r4, r0
 800a68c:	460e      	mov	r6, r1
 800a68e:	b93d      	cbnz	r5, 800a6a0 <_Balloc+0x1a>
 800a690:	2010      	movs	r0, #16
 800a692:	f7ff ffe3 	bl	800a65c <malloc>
 800a696:	6260      	str	r0, [r4, #36]	; 0x24
 800a698:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a69c:	6005      	str	r5, [r0, #0]
 800a69e:	60c5      	str	r5, [r0, #12]
 800a6a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a6a2:	68eb      	ldr	r3, [r5, #12]
 800a6a4:	b183      	cbz	r3, 800a6c8 <_Balloc+0x42>
 800a6a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a6ae:	b9b8      	cbnz	r0, 800a6e0 <_Balloc+0x5a>
 800a6b0:	2101      	movs	r1, #1
 800a6b2:	fa01 f506 	lsl.w	r5, r1, r6
 800a6b6:	1d6a      	adds	r2, r5, #5
 800a6b8:	0092      	lsls	r2, r2, #2
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	f000 fabe 	bl	800ac3c <_calloc_r>
 800a6c0:	b160      	cbz	r0, 800a6dc <_Balloc+0x56>
 800a6c2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a6c6:	e00e      	b.n	800a6e6 <_Balloc+0x60>
 800a6c8:	2221      	movs	r2, #33	; 0x21
 800a6ca:	2104      	movs	r1, #4
 800a6cc:	4620      	mov	r0, r4
 800a6ce:	f000 fab5 	bl	800ac3c <_calloc_r>
 800a6d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6d4:	60e8      	str	r0, [r5, #12]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d1e4      	bne.n	800a6a6 <_Balloc+0x20>
 800a6dc:	2000      	movs	r0, #0
 800a6de:	bd70      	pop	{r4, r5, r6, pc}
 800a6e0:	6802      	ldr	r2, [r0, #0]
 800a6e2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6ec:	e7f7      	b.n	800a6de <_Balloc+0x58>

0800a6ee <_Bfree>:
 800a6ee:	b570      	push	{r4, r5, r6, lr}
 800a6f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a6f2:	4606      	mov	r6, r0
 800a6f4:	460d      	mov	r5, r1
 800a6f6:	b93c      	cbnz	r4, 800a708 <_Bfree+0x1a>
 800a6f8:	2010      	movs	r0, #16
 800a6fa:	f7ff ffaf 	bl	800a65c <malloc>
 800a6fe:	6270      	str	r0, [r6, #36]	; 0x24
 800a700:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a704:	6004      	str	r4, [r0, #0]
 800a706:	60c4      	str	r4, [r0, #12]
 800a708:	b13d      	cbz	r5, 800a71a <_Bfree+0x2c>
 800a70a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a70c:	686a      	ldr	r2, [r5, #4]
 800a70e:	68db      	ldr	r3, [r3, #12]
 800a710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a714:	6029      	str	r1, [r5, #0]
 800a716:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a71a:	bd70      	pop	{r4, r5, r6, pc}

0800a71c <__multadd>:
 800a71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a720:	690d      	ldr	r5, [r1, #16]
 800a722:	461f      	mov	r7, r3
 800a724:	4606      	mov	r6, r0
 800a726:	460c      	mov	r4, r1
 800a728:	f101 0c14 	add.w	ip, r1, #20
 800a72c:	2300      	movs	r3, #0
 800a72e:	f8dc 0000 	ldr.w	r0, [ip]
 800a732:	b281      	uxth	r1, r0
 800a734:	fb02 7101 	mla	r1, r2, r1, r7
 800a738:	0c0f      	lsrs	r7, r1, #16
 800a73a:	0c00      	lsrs	r0, r0, #16
 800a73c:	fb02 7000 	mla	r0, r2, r0, r7
 800a740:	b289      	uxth	r1, r1
 800a742:	3301      	adds	r3, #1
 800a744:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a748:	429d      	cmp	r5, r3
 800a74a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a74e:	f84c 1b04 	str.w	r1, [ip], #4
 800a752:	dcec      	bgt.n	800a72e <__multadd+0x12>
 800a754:	b1d7      	cbz	r7, 800a78c <__multadd+0x70>
 800a756:	68a3      	ldr	r3, [r4, #8]
 800a758:	42ab      	cmp	r3, r5
 800a75a:	dc12      	bgt.n	800a782 <__multadd+0x66>
 800a75c:	6861      	ldr	r1, [r4, #4]
 800a75e:	4630      	mov	r0, r6
 800a760:	3101      	adds	r1, #1
 800a762:	f7ff ff90 	bl	800a686 <_Balloc>
 800a766:	6922      	ldr	r2, [r4, #16]
 800a768:	3202      	adds	r2, #2
 800a76a:	f104 010c 	add.w	r1, r4, #12
 800a76e:	4680      	mov	r8, r0
 800a770:	0092      	lsls	r2, r2, #2
 800a772:	300c      	adds	r0, #12
 800a774:	f7ff ff7a 	bl	800a66c <memcpy>
 800a778:	4621      	mov	r1, r4
 800a77a:	4630      	mov	r0, r6
 800a77c:	f7ff ffb7 	bl	800a6ee <_Bfree>
 800a780:	4644      	mov	r4, r8
 800a782:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a786:	3501      	adds	r5, #1
 800a788:	615f      	str	r7, [r3, #20]
 800a78a:	6125      	str	r5, [r4, #16]
 800a78c:	4620      	mov	r0, r4
 800a78e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a792 <__hi0bits>:
 800a792:	0c02      	lsrs	r2, r0, #16
 800a794:	0412      	lsls	r2, r2, #16
 800a796:	4603      	mov	r3, r0
 800a798:	b9b2      	cbnz	r2, 800a7c8 <__hi0bits+0x36>
 800a79a:	0403      	lsls	r3, r0, #16
 800a79c:	2010      	movs	r0, #16
 800a79e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a7a2:	bf04      	itt	eq
 800a7a4:	021b      	lsleq	r3, r3, #8
 800a7a6:	3008      	addeq	r0, #8
 800a7a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a7ac:	bf04      	itt	eq
 800a7ae:	011b      	lsleq	r3, r3, #4
 800a7b0:	3004      	addeq	r0, #4
 800a7b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a7b6:	bf04      	itt	eq
 800a7b8:	009b      	lsleq	r3, r3, #2
 800a7ba:	3002      	addeq	r0, #2
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	db06      	blt.n	800a7ce <__hi0bits+0x3c>
 800a7c0:	005b      	lsls	r3, r3, #1
 800a7c2:	d503      	bpl.n	800a7cc <__hi0bits+0x3a>
 800a7c4:	3001      	adds	r0, #1
 800a7c6:	4770      	bx	lr
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	e7e8      	b.n	800a79e <__hi0bits+0xc>
 800a7cc:	2020      	movs	r0, #32
 800a7ce:	4770      	bx	lr

0800a7d0 <__lo0bits>:
 800a7d0:	6803      	ldr	r3, [r0, #0]
 800a7d2:	f013 0207 	ands.w	r2, r3, #7
 800a7d6:	4601      	mov	r1, r0
 800a7d8:	d00b      	beq.n	800a7f2 <__lo0bits+0x22>
 800a7da:	07da      	lsls	r2, r3, #31
 800a7dc:	d423      	bmi.n	800a826 <__lo0bits+0x56>
 800a7de:	0798      	lsls	r0, r3, #30
 800a7e0:	bf49      	itett	mi
 800a7e2:	085b      	lsrmi	r3, r3, #1
 800a7e4:	089b      	lsrpl	r3, r3, #2
 800a7e6:	2001      	movmi	r0, #1
 800a7e8:	600b      	strmi	r3, [r1, #0]
 800a7ea:	bf5c      	itt	pl
 800a7ec:	600b      	strpl	r3, [r1, #0]
 800a7ee:	2002      	movpl	r0, #2
 800a7f0:	4770      	bx	lr
 800a7f2:	b298      	uxth	r0, r3
 800a7f4:	b9a8      	cbnz	r0, 800a822 <__lo0bits+0x52>
 800a7f6:	0c1b      	lsrs	r3, r3, #16
 800a7f8:	2010      	movs	r0, #16
 800a7fa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a7fe:	bf04      	itt	eq
 800a800:	0a1b      	lsreq	r3, r3, #8
 800a802:	3008      	addeq	r0, #8
 800a804:	071a      	lsls	r2, r3, #28
 800a806:	bf04      	itt	eq
 800a808:	091b      	lsreq	r3, r3, #4
 800a80a:	3004      	addeq	r0, #4
 800a80c:	079a      	lsls	r2, r3, #30
 800a80e:	bf04      	itt	eq
 800a810:	089b      	lsreq	r3, r3, #2
 800a812:	3002      	addeq	r0, #2
 800a814:	07da      	lsls	r2, r3, #31
 800a816:	d402      	bmi.n	800a81e <__lo0bits+0x4e>
 800a818:	085b      	lsrs	r3, r3, #1
 800a81a:	d006      	beq.n	800a82a <__lo0bits+0x5a>
 800a81c:	3001      	adds	r0, #1
 800a81e:	600b      	str	r3, [r1, #0]
 800a820:	4770      	bx	lr
 800a822:	4610      	mov	r0, r2
 800a824:	e7e9      	b.n	800a7fa <__lo0bits+0x2a>
 800a826:	2000      	movs	r0, #0
 800a828:	4770      	bx	lr
 800a82a:	2020      	movs	r0, #32
 800a82c:	4770      	bx	lr

0800a82e <__i2b>:
 800a82e:	b510      	push	{r4, lr}
 800a830:	460c      	mov	r4, r1
 800a832:	2101      	movs	r1, #1
 800a834:	f7ff ff27 	bl	800a686 <_Balloc>
 800a838:	2201      	movs	r2, #1
 800a83a:	6144      	str	r4, [r0, #20]
 800a83c:	6102      	str	r2, [r0, #16]
 800a83e:	bd10      	pop	{r4, pc}

0800a840 <__multiply>:
 800a840:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a844:	4614      	mov	r4, r2
 800a846:	690a      	ldr	r2, [r1, #16]
 800a848:	6923      	ldr	r3, [r4, #16]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	bfb8      	it	lt
 800a84e:	460b      	movlt	r3, r1
 800a850:	4688      	mov	r8, r1
 800a852:	bfbc      	itt	lt
 800a854:	46a0      	movlt	r8, r4
 800a856:	461c      	movlt	r4, r3
 800a858:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a85c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a860:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a864:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a868:	eb07 0609 	add.w	r6, r7, r9
 800a86c:	42b3      	cmp	r3, r6
 800a86e:	bfb8      	it	lt
 800a870:	3101      	addlt	r1, #1
 800a872:	f7ff ff08 	bl	800a686 <_Balloc>
 800a876:	f100 0514 	add.w	r5, r0, #20
 800a87a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a87e:	462b      	mov	r3, r5
 800a880:	2200      	movs	r2, #0
 800a882:	4573      	cmp	r3, lr
 800a884:	d316      	bcc.n	800a8b4 <__multiply+0x74>
 800a886:	f104 0214 	add.w	r2, r4, #20
 800a88a:	f108 0114 	add.w	r1, r8, #20
 800a88e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a892:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a896:	9300      	str	r3, [sp, #0]
 800a898:	9b00      	ldr	r3, [sp, #0]
 800a89a:	9201      	str	r2, [sp, #4]
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d80c      	bhi.n	800a8ba <__multiply+0x7a>
 800a8a0:	2e00      	cmp	r6, #0
 800a8a2:	dd03      	ble.n	800a8ac <__multiply+0x6c>
 800a8a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d05d      	beq.n	800a968 <__multiply+0x128>
 800a8ac:	6106      	str	r6, [r0, #16]
 800a8ae:	b003      	add	sp, #12
 800a8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b4:	f843 2b04 	str.w	r2, [r3], #4
 800a8b8:	e7e3      	b.n	800a882 <__multiply+0x42>
 800a8ba:	f8b2 b000 	ldrh.w	fp, [r2]
 800a8be:	f1bb 0f00 	cmp.w	fp, #0
 800a8c2:	d023      	beq.n	800a90c <__multiply+0xcc>
 800a8c4:	4689      	mov	r9, r1
 800a8c6:	46ac      	mov	ip, r5
 800a8c8:	f04f 0800 	mov.w	r8, #0
 800a8cc:	f859 4b04 	ldr.w	r4, [r9], #4
 800a8d0:	f8dc a000 	ldr.w	sl, [ip]
 800a8d4:	b2a3      	uxth	r3, r4
 800a8d6:	fa1f fa8a 	uxth.w	sl, sl
 800a8da:	fb0b a303 	mla	r3, fp, r3, sl
 800a8de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a8e2:	f8dc 4000 	ldr.w	r4, [ip]
 800a8e6:	4443      	add	r3, r8
 800a8e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a8ec:	fb0b 840a 	mla	r4, fp, sl, r8
 800a8f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a8f4:	46e2      	mov	sl, ip
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a8fc:	454f      	cmp	r7, r9
 800a8fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a902:	f84a 3b04 	str.w	r3, [sl], #4
 800a906:	d82b      	bhi.n	800a960 <__multiply+0x120>
 800a908:	f8cc 8004 	str.w	r8, [ip, #4]
 800a90c:	9b01      	ldr	r3, [sp, #4]
 800a90e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a912:	3204      	adds	r2, #4
 800a914:	f1ba 0f00 	cmp.w	sl, #0
 800a918:	d020      	beq.n	800a95c <__multiply+0x11c>
 800a91a:	682b      	ldr	r3, [r5, #0]
 800a91c:	4689      	mov	r9, r1
 800a91e:	46a8      	mov	r8, r5
 800a920:	f04f 0b00 	mov.w	fp, #0
 800a924:	f8b9 c000 	ldrh.w	ip, [r9]
 800a928:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a92c:	fb0a 440c 	mla	r4, sl, ip, r4
 800a930:	445c      	add	r4, fp
 800a932:	46c4      	mov	ip, r8
 800a934:	b29b      	uxth	r3, r3
 800a936:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a93a:	f84c 3b04 	str.w	r3, [ip], #4
 800a93e:	f859 3b04 	ldr.w	r3, [r9], #4
 800a942:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a946:	0c1b      	lsrs	r3, r3, #16
 800a948:	fb0a b303 	mla	r3, sl, r3, fp
 800a94c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a950:	454f      	cmp	r7, r9
 800a952:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a956:	d805      	bhi.n	800a964 <__multiply+0x124>
 800a958:	f8c8 3004 	str.w	r3, [r8, #4]
 800a95c:	3504      	adds	r5, #4
 800a95e:	e79b      	b.n	800a898 <__multiply+0x58>
 800a960:	46d4      	mov	ip, sl
 800a962:	e7b3      	b.n	800a8cc <__multiply+0x8c>
 800a964:	46e0      	mov	r8, ip
 800a966:	e7dd      	b.n	800a924 <__multiply+0xe4>
 800a968:	3e01      	subs	r6, #1
 800a96a:	e799      	b.n	800a8a0 <__multiply+0x60>

0800a96c <__pow5mult>:
 800a96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a970:	4615      	mov	r5, r2
 800a972:	f012 0203 	ands.w	r2, r2, #3
 800a976:	4606      	mov	r6, r0
 800a978:	460f      	mov	r7, r1
 800a97a:	d007      	beq.n	800a98c <__pow5mult+0x20>
 800a97c:	3a01      	subs	r2, #1
 800a97e:	4c21      	ldr	r4, [pc, #132]	; (800aa04 <__pow5mult+0x98>)
 800a980:	2300      	movs	r3, #0
 800a982:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a986:	f7ff fec9 	bl	800a71c <__multadd>
 800a98a:	4607      	mov	r7, r0
 800a98c:	10ad      	asrs	r5, r5, #2
 800a98e:	d035      	beq.n	800a9fc <__pow5mult+0x90>
 800a990:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a992:	b93c      	cbnz	r4, 800a9a4 <__pow5mult+0x38>
 800a994:	2010      	movs	r0, #16
 800a996:	f7ff fe61 	bl	800a65c <malloc>
 800a99a:	6270      	str	r0, [r6, #36]	; 0x24
 800a99c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a9a0:	6004      	str	r4, [r0, #0]
 800a9a2:	60c4      	str	r4, [r0, #12]
 800a9a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a9a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a9ac:	b94c      	cbnz	r4, 800a9c2 <__pow5mult+0x56>
 800a9ae:	f240 2171 	movw	r1, #625	; 0x271
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7ff ff3b 	bl	800a82e <__i2b>
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800a9be:	4604      	mov	r4, r0
 800a9c0:	6003      	str	r3, [r0, #0]
 800a9c2:	f04f 0800 	mov.w	r8, #0
 800a9c6:	07eb      	lsls	r3, r5, #31
 800a9c8:	d50a      	bpl.n	800a9e0 <__pow5mult+0x74>
 800a9ca:	4639      	mov	r1, r7
 800a9cc:	4622      	mov	r2, r4
 800a9ce:	4630      	mov	r0, r6
 800a9d0:	f7ff ff36 	bl	800a840 <__multiply>
 800a9d4:	4639      	mov	r1, r7
 800a9d6:	4681      	mov	r9, r0
 800a9d8:	4630      	mov	r0, r6
 800a9da:	f7ff fe88 	bl	800a6ee <_Bfree>
 800a9de:	464f      	mov	r7, r9
 800a9e0:	106d      	asrs	r5, r5, #1
 800a9e2:	d00b      	beq.n	800a9fc <__pow5mult+0x90>
 800a9e4:	6820      	ldr	r0, [r4, #0]
 800a9e6:	b938      	cbnz	r0, 800a9f8 <__pow5mult+0x8c>
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	4621      	mov	r1, r4
 800a9ec:	4630      	mov	r0, r6
 800a9ee:	f7ff ff27 	bl	800a840 <__multiply>
 800a9f2:	6020      	str	r0, [r4, #0]
 800a9f4:	f8c0 8000 	str.w	r8, [r0]
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	e7e4      	b.n	800a9c6 <__pow5mult+0x5a>
 800a9fc:	4638      	mov	r0, r7
 800a9fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa02:	bf00      	nop
 800aa04:	0800cb80 	.word	0x0800cb80

0800aa08 <__lshift>:
 800aa08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa0c:	460c      	mov	r4, r1
 800aa0e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa12:	6923      	ldr	r3, [r4, #16]
 800aa14:	6849      	ldr	r1, [r1, #4]
 800aa16:	eb0a 0903 	add.w	r9, sl, r3
 800aa1a:	68a3      	ldr	r3, [r4, #8]
 800aa1c:	4607      	mov	r7, r0
 800aa1e:	4616      	mov	r6, r2
 800aa20:	f109 0501 	add.w	r5, r9, #1
 800aa24:	42ab      	cmp	r3, r5
 800aa26:	db32      	blt.n	800aa8e <__lshift+0x86>
 800aa28:	4638      	mov	r0, r7
 800aa2a:	f7ff fe2c 	bl	800a686 <_Balloc>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	4680      	mov	r8, r0
 800aa32:	f100 0114 	add.w	r1, r0, #20
 800aa36:	461a      	mov	r2, r3
 800aa38:	4553      	cmp	r3, sl
 800aa3a:	db2b      	blt.n	800aa94 <__lshift+0x8c>
 800aa3c:	6920      	ldr	r0, [r4, #16]
 800aa3e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa42:	f104 0314 	add.w	r3, r4, #20
 800aa46:	f016 021f 	ands.w	r2, r6, #31
 800aa4a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa4e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa52:	d025      	beq.n	800aaa0 <__lshift+0x98>
 800aa54:	f1c2 0e20 	rsb	lr, r2, #32
 800aa58:	2000      	movs	r0, #0
 800aa5a:	681e      	ldr	r6, [r3, #0]
 800aa5c:	468a      	mov	sl, r1
 800aa5e:	4096      	lsls	r6, r2
 800aa60:	4330      	orrs	r0, r6
 800aa62:	f84a 0b04 	str.w	r0, [sl], #4
 800aa66:	f853 0b04 	ldr.w	r0, [r3], #4
 800aa6a:	459c      	cmp	ip, r3
 800aa6c:	fa20 f00e 	lsr.w	r0, r0, lr
 800aa70:	d814      	bhi.n	800aa9c <__lshift+0x94>
 800aa72:	6048      	str	r0, [r1, #4]
 800aa74:	b108      	cbz	r0, 800aa7a <__lshift+0x72>
 800aa76:	f109 0502 	add.w	r5, r9, #2
 800aa7a:	3d01      	subs	r5, #1
 800aa7c:	4638      	mov	r0, r7
 800aa7e:	f8c8 5010 	str.w	r5, [r8, #16]
 800aa82:	4621      	mov	r1, r4
 800aa84:	f7ff fe33 	bl	800a6ee <_Bfree>
 800aa88:	4640      	mov	r0, r8
 800aa8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa8e:	3101      	adds	r1, #1
 800aa90:	005b      	lsls	r3, r3, #1
 800aa92:	e7c7      	b.n	800aa24 <__lshift+0x1c>
 800aa94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	e7cd      	b.n	800aa38 <__lshift+0x30>
 800aa9c:	4651      	mov	r1, sl
 800aa9e:	e7dc      	b.n	800aa5a <__lshift+0x52>
 800aaa0:	3904      	subs	r1, #4
 800aaa2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaa6:	f841 2f04 	str.w	r2, [r1, #4]!
 800aaaa:	459c      	cmp	ip, r3
 800aaac:	d8f9      	bhi.n	800aaa2 <__lshift+0x9a>
 800aaae:	e7e4      	b.n	800aa7a <__lshift+0x72>

0800aab0 <__mcmp>:
 800aab0:	6903      	ldr	r3, [r0, #16]
 800aab2:	690a      	ldr	r2, [r1, #16]
 800aab4:	1a9b      	subs	r3, r3, r2
 800aab6:	b530      	push	{r4, r5, lr}
 800aab8:	d10c      	bne.n	800aad4 <__mcmp+0x24>
 800aaba:	0092      	lsls	r2, r2, #2
 800aabc:	3014      	adds	r0, #20
 800aabe:	3114      	adds	r1, #20
 800aac0:	1884      	adds	r4, r0, r2
 800aac2:	4411      	add	r1, r2
 800aac4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aac8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aacc:	4295      	cmp	r5, r2
 800aace:	d003      	beq.n	800aad8 <__mcmp+0x28>
 800aad0:	d305      	bcc.n	800aade <__mcmp+0x2e>
 800aad2:	2301      	movs	r3, #1
 800aad4:	4618      	mov	r0, r3
 800aad6:	bd30      	pop	{r4, r5, pc}
 800aad8:	42a0      	cmp	r0, r4
 800aada:	d3f3      	bcc.n	800aac4 <__mcmp+0x14>
 800aadc:	e7fa      	b.n	800aad4 <__mcmp+0x24>
 800aade:	f04f 33ff 	mov.w	r3, #4294967295
 800aae2:	e7f7      	b.n	800aad4 <__mcmp+0x24>

0800aae4 <__mdiff>:
 800aae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aae8:	460d      	mov	r5, r1
 800aaea:	4607      	mov	r7, r0
 800aaec:	4611      	mov	r1, r2
 800aaee:	4628      	mov	r0, r5
 800aaf0:	4614      	mov	r4, r2
 800aaf2:	f7ff ffdd 	bl	800aab0 <__mcmp>
 800aaf6:	1e06      	subs	r6, r0, #0
 800aaf8:	d108      	bne.n	800ab0c <__mdiff+0x28>
 800aafa:	4631      	mov	r1, r6
 800aafc:	4638      	mov	r0, r7
 800aafe:	f7ff fdc2 	bl	800a686 <_Balloc>
 800ab02:	2301      	movs	r3, #1
 800ab04:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ab08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab0c:	bfa4      	itt	ge
 800ab0e:	4623      	movge	r3, r4
 800ab10:	462c      	movge	r4, r5
 800ab12:	4638      	mov	r0, r7
 800ab14:	6861      	ldr	r1, [r4, #4]
 800ab16:	bfa6      	itte	ge
 800ab18:	461d      	movge	r5, r3
 800ab1a:	2600      	movge	r6, #0
 800ab1c:	2601      	movlt	r6, #1
 800ab1e:	f7ff fdb2 	bl	800a686 <_Balloc>
 800ab22:	692b      	ldr	r3, [r5, #16]
 800ab24:	60c6      	str	r6, [r0, #12]
 800ab26:	6926      	ldr	r6, [r4, #16]
 800ab28:	f105 0914 	add.w	r9, r5, #20
 800ab2c:	f104 0214 	add.w	r2, r4, #20
 800ab30:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ab34:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ab38:	f100 0514 	add.w	r5, r0, #20
 800ab3c:	f04f 0e00 	mov.w	lr, #0
 800ab40:	f852 ab04 	ldr.w	sl, [r2], #4
 800ab44:	f859 4b04 	ldr.w	r4, [r9], #4
 800ab48:	fa1e f18a 	uxtah	r1, lr, sl
 800ab4c:	b2a3      	uxth	r3, r4
 800ab4e:	1ac9      	subs	r1, r1, r3
 800ab50:	0c23      	lsrs	r3, r4, #16
 800ab52:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ab56:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ab5a:	b289      	uxth	r1, r1
 800ab5c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ab60:	45c8      	cmp	r8, r9
 800ab62:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ab66:	4694      	mov	ip, r2
 800ab68:	f845 3b04 	str.w	r3, [r5], #4
 800ab6c:	d8e8      	bhi.n	800ab40 <__mdiff+0x5c>
 800ab6e:	45bc      	cmp	ip, r7
 800ab70:	d304      	bcc.n	800ab7c <__mdiff+0x98>
 800ab72:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ab76:	b183      	cbz	r3, 800ab9a <__mdiff+0xb6>
 800ab78:	6106      	str	r6, [r0, #16]
 800ab7a:	e7c5      	b.n	800ab08 <__mdiff+0x24>
 800ab7c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ab80:	fa1e f381 	uxtah	r3, lr, r1
 800ab84:	141a      	asrs	r2, r3, #16
 800ab86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab90:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ab94:	f845 3b04 	str.w	r3, [r5], #4
 800ab98:	e7e9      	b.n	800ab6e <__mdiff+0x8a>
 800ab9a:	3e01      	subs	r6, #1
 800ab9c:	e7e9      	b.n	800ab72 <__mdiff+0x8e>

0800ab9e <__d2b>:
 800ab9e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aba2:	460e      	mov	r6, r1
 800aba4:	2101      	movs	r1, #1
 800aba6:	ec59 8b10 	vmov	r8, r9, d0
 800abaa:	4615      	mov	r5, r2
 800abac:	f7ff fd6b 	bl	800a686 <_Balloc>
 800abb0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800abb4:	4607      	mov	r7, r0
 800abb6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800abba:	bb34      	cbnz	r4, 800ac0a <__d2b+0x6c>
 800abbc:	9301      	str	r3, [sp, #4]
 800abbe:	f1b8 0300 	subs.w	r3, r8, #0
 800abc2:	d027      	beq.n	800ac14 <__d2b+0x76>
 800abc4:	a802      	add	r0, sp, #8
 800abc6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800abca:	f7ff fe01 	bl	800a7d0 <__lo0bits>
 800abce:	9900      	ldr	r1, [sp, #0]
 800abd0:	b1f0      	cbz	r0, 800ac10 <__d2b+0x72>
 800abd2:	9a01      	ldr	r2, [sp, #4]
 800abd4:	f1c0 0320 	rsb	r3, r0, #32
 800abd8:	fa02 f303 	lsl.w	r3, r2, r3
 800abdc:	430b      	orrs	r3, r1
 800abde:	40c2      	lsrs	r2, r0
 800abe0:	617b      	str	r3, [r7, #20]
 800abe2:	9201      	str	r2, [sp, #4]
 800abe4:	9b01      	ldr	r3, [sp, #4]
 800abe6:	61bb      	str	r3, [r7, #24]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	bf14      	ite	ne
 800abec:	2102      	movne	r1, #2
 800abee:	2101      	moveq	r1, #1
 800abf0:	6139      	str	r1, [r7, #16]
 800abf2:	b1c4      	cbz	r4, 800ac26 <__d2b+0x88>
 800abf4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800abf8:	4404      	add	r4, r0
 800abfa:	6034      	str	r4, [r6, #0]
 800abfc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac00:	6028      	str	r0, [r5, #0]
 800ac02:	4638      	mov	r0, r7
 800ac04:	b003      	add	sp, #12
 800ac06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac0e:	e7d5      	b.n	800abbc <__d2b+0x1e>
 800ac10:	6179      	str	r1, [r7, #20]
 800ac12:	e7e7      	b.n	800abe4 <__d2b+0x46>
 800ac14:	a801      	add	r0, sp, #4
 800ac16:	f7ff fddb 	bl	800a7d0 <__lo0bits>
 800ac1a:	9b01      	ldr	r3, [sp, #4]
 800ac1c:	617b      	str	r3, [r7, #20]
 800ac1e:	2101      	movs	r1, #1
 800ac20:	6139      	str	r1, [r7, #16]
 800ac22:	3020      	adds	r0, #32
 800ac24:	e7e5      	b.n	800abf2 <__d2b+0x54>
 800ac26:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ac2a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ac2e:	6030      	str	r0, [r6, #0]
 800ac30:	6918      	ldr	r0, [r3, #16]
 800ac32:	f7ff fdae 	bl	800a792 <__hi0bits>
 800ac36:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ac3a:	e7e1      	b.n	800ac00 <__d2b+0x62>

0800ac3c <_calloc_r>:
 800ac3c:	b538      	push	{r3, r4, r5, lr}
 800ac3e:	fb02 f401 	mul.w	r4, r2, r1
 800ac42:	4621      	mov	r1, r4
 800ac44:	f7fd fed8 	bl	80089f8 <_malloc_r>
 800ac48:	4605      	mov	r5, r0
 800ac4a:	b118      	cbz	r0, 800ac54 <_calloc_r+0x18>
 800ac4c:	4622      	mov	r2, r4
 800ac4e:	2100      	movs	r1, #0
 800ac50:	f7fd feca 	bl	80089e8 <memset>
 800ac54:	4628      	mov	r0, r5
 800ac56:	bd38      	pop	{r3, r4, r5, pc}

0800ac58 <_free_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4605      	mov	r5, r0
 800ac5c:	2900      	cmp	r1, #0
 800ac5e:	d045      	beq.n	800acec <_free_r+0x94>
 800ac60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac64:	1f0c      	subs	r4, r1, #4
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	bfb8      	it	lt
 800ac6a:	18e4      	addlt	r4, r4, r3
 800ac6c:	f7ff fd09 	bl	800a682 <__malloc_lock>
 800ac70:	4a1f      	ldr	r2, [pc, #124]	; (800acf0 <_free_r+0x98>)
 800ac72:	6813      	ldr	r3, [r2, #0]
 800ac74:	4610      	mov	r0, r2
 800ac76:	b933      	cbnz	r3, 800ac86 <_free_r+0x2e>
 800ac78:	6063      	str	r3, [r4, #4]
 800ac7a:	6014      	str	r4, [r2, #0]
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac82:	f7ff bcff 	b.w	800a684 <__malloc_unlock>
 800ac86:	42a3      	cmp	r3, r4
 800ac88:	d90c      	bls.n	800aca4 <_free_r+0x4c>
 800ac8a:	6821      	ldr	r1, [r4, #0]
 800ac8c:	1862      	adds	r2, r4, r1
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	bf04      	itt	eq
 800ac92:	681a      	ldreq	r2, [r3, #0]
 800ac94:	685b      	ldreq	r3, [r3, #4]
 800ac96:	6063      	str	r3, [r4, #4]
 800ac98:	bf04      	itt	eq
 800ac9a:	1852      	addeq	r2, r2, r1
 800ac9c:	6022      	streq	r2, [r4, #0]
 800ac9e:	6004      	str	r4, [r0, #0]
 800aca0:	e7ec      	b.n	800ac7c <_free_r+0x24>
 800aca2:	4613      	mov	r3, r2
 800aca4:	685a      	ldr	r2, [r3, #4]
 800aca6:	b10a      	cbz	r2, 800acac <_free_r+0x54>
 800aca8:	42a2      	cmp	r2, r4
 800acaa:	d9fa      	bls.n	800aca2 <_free_r+0x4a>
 800acac:	6819      	ldr	r1, [r3, #0]
 800acae:	1858      	adds	r0, r3, r1
 800acb0:	42a0      	cmp	r0, r4
 800acb2:	d10b      	bne.n	800accc <_free_r+0x74>
 800acb4:	6820      	ldr	r0, [r4, #0]
 800acb6:	4401      	add	r1, r0
 800acb8:	1858      	adds	r0, r3, r1
 800acba:	4282      	cmp	r2, r0
 800acbc:	6019      	str	r1, [r3, #0]
 800acbe:	d1dd      	bne.n	800ac7c <_free_r+0x24>
 800acc0:	6810      	ldr	r0, [r2, #0]
 800acc2:	6852      	ldr	r2, [r2, #4]
 800acc4:	605a      	str	r2, [r3, #4]
 800acc6:	4401      	add	r1, r0
 800acc8:	6019      	str	r1, [r3, #0]
 800acca:	e7d7      	b.n	800ac7c <_free_r+0x24>
 800accc:	d902      	bls.n	800acd4 <_free_r+0x7c>
 800acce:	230c      	movs	r3, #12
 800acd0:	602b      	str	r3, [r5, #0]
 800acd2:	e7d3      	b.n	800ac7c <_free_r+0x24>
 800acd4:	6820      	ldr	r0, [r4, #0]
 800acd6:	1821      	adds	r1, r4, r0
 800acd8:	428a      	cmp	r2, r1
 800acda:	bf04      	itt	eq
 800acdc:	6811      	ldreq	r1, [r2, #0]
 800acde:	6852      	ldreq	r2, [r2, #4]
 800ace0:	6062      	str	r2, [r4, #4]
 800ace2:	bf04      	itt	eq
 800ace4:	1809      	addeq	r1, r1, r0
 800ace6:	6021      	streq	r1, [r4, #0]
 800ace8:	605c      	str	r4, [r3, #4]
 800acea:	e7c7      	b.n	800ac7c <_free_r+0x24>
 800acec:	bd38      	pop	{r3, r4, r5, pc}
 800acee:	bf00      	nop
 800acf0:	20000784 	.word	0x20000784

0800acf4 <__sfputc_r>:
 800acf4:	6893      	ldr	r3, [r2, #8]
 800acf6:	3b01      	subs	r3, #1
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	b410      	push	{r4}
 800acfc:	6093      	str	r3, [r2, #8]
 800acfe:	da08      	bge.n	800ad12 <__sfputc_r+0x1e>
 800ad00:	6994      	ldr	r4, [r2, #24]
 800ad02:	42a3      	cmp	r3, r4
 800ad04:	db01      	blt.n	800ad0a <__sfputc_r+0x16>
 800ad06:	290a      	cmp	r1, #10
 800ad08:	d103      	bne.n	800ad12 <__sfputc_r+0x1e>
 800ad0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad0e:	f7fe bc0d 	b.w	800952c <__swbuf_r>
 800ad12:	6813      	ldr	r3, [r2, #0]
 800ad14:	1c58      	adds	r0, r3, #1
 800ad16:	6010      	str	r0, [r2, #0]
 800ad18:	7019      	strb	r1, [r3, #0]
 800ad1a:	4608      	mov	r0, r1
 800ad1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad20:	4770      	bx	lr

0800ad22 <__sfputs_r>:
 800ad22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad24:	4606      	mov	r6, r0
 800ad26:	460f      	mov	r7, r1
 800ad28:	4614      	mov	r4, r2
 800ad2a:	18d5      	adds	r5, r2, r3
 800ad2c:	42ac      	cmp	r4, r5
 800ad2e:	d101      	bne.n	800ad34 <__sfputs_r+0x12>
 800ad30:	2000      	movs	r0, #0
 800ad32:	e007      	b.n	800ad44 <__sfputs_r+0x22>
 800ad34:	463a      	mov	r2, r7
 800ad36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ffda 	bl	800acf4 <__sfputc_r>
 800ad40:	1c43      	adds	r3, r0, #1
 800ad42:	d1f3      	bne.n	800ad2c <__sfputs_r+0xa>
 800ad44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad48 <_vfiprintf_r>:
 800ad48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	b09d      	sub	sp, #116	; 0x74
 800ad50:	4617      	mov	r7, r2
 800ad52:	461d      	mov	r5, r3
 800ad54:	4606      	mov	r6, r0
 800ad56:	b118      	cbz	r0, 800ad60 <_vfiprintf_r+0x18>
 800ad58:	6983      	ldr	r3, [r0, #24]
 800ad5a:	b90b      	cbnz	r3, 800ad60 <_vfiprintf_r+0x18>
 800ad5c:	f7fd fd68 	bl	8008830 <__sinit>
 800ad60:	4b7c      	ldr	r3, [pc, #496]	; (800af54 <_vfiprintf_r+0x20c>)
 800ad62:	429c      	cmp	r4, r3
 800ad64:	d158      	bne.n	800ae18 <_vfiprintf_r+0xd0>
 800ad66:	6874      	ldr	r4, [r6, #4]
 800ad68:	89a3      	ldrh	r3, [r4, #12]
 800ad6a:	0718      	lsls	r0, r3, #28
 800ad6c:	d55e      	bpl.n	800ae2c <_vfiprintf_r+0xe4>
 800ad6e:	6923      	ldr	r3, [r4, #16]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d05b      	beq.n	800ae2c <_vfiprintf_r+0xe4>
 800ad74:	2300      	movs	r3, #0
 800ad76:	9309      	str	r3, [sp, #36]	; 0x24
 800ad78:	2320      	movs	r3, #32
 800ad7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad7e:	2330      	movs	r3, #48	; 0x30
 800ad80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad84:	9503      	str	r5, [sp, #12]
 800ad86:	f04f 0b01 	mov.w	fp, #1
 800ad8a:	46b8      	mov	r8, r7
 800ad8c:	4645      	mov	r5, r8
 800ad8e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ad92:	b10b      	cbz	r3, 800ad98 <_vfiprintf_r+0x50>
 800ad94:	2b25      	cmp	r3, #37	; 0x25
 800ad96:	d154      	bne.n	800ae42 <_vfiprintf_r+0xfa>
 800ad98:	ebb8 0a07 	subs.w	sl, r8, r7
 800ad9c:	d00b      	beq.n	800adb6 <_vfiprintf_r+0x6e>
 800ad9e:	4653      	mov	r3, sl
 800ada0:	463a      	mov	r2, r7
 800ada2:	4621      	mov	r1, r4
 800ada4:	4630      	mov	r0, r6
 800ada6:	f7ff ffbc 	bl	800ad22 <__sfputs_r>
 800adaa:	3001      	adds	r0, #1
 800adac:	f000 80c2 	beq.w	800af34 <_vfiprintf_r+0x1ec>
 800adb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adb2:	4453      	add	r3, sl
 800adb4:	9309      	str	r3, [sp, #36]	; 0x24
 800adb6:	f898 3000 	ldrb.w	r3, [r8]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f000 80ba 	beq.w	800af34 <_vfiprintf_r+0x1ec>
 800adc0:	2300      	movs	r3, #0
 800adc2:	f04f 32ff 	mov.w	r2, #4294967295
 800adc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	9307      	str	r3, [sp, #28]
 800adce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800add2:	931a      	str	r3, [sp, #104]	; 0x68
 800add4:	46a8      	mov	r8, r5
 800add6:	2205      	movs	r2, #5
 800add8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800addc:	485e      	ldr	r0, [pc, #376]	; (800af58 <_vfiprintf_r+0x210>)
 800adde:	f7f5 f9ff 	bl	80001e0 <memchr>
 800ade2:	9b04      	ldr	r3, [sp, #16]
 800ade4:	bb78      	cbnz	r0, 800ae46 <_vfiprintf_r+0xfe>
 800ade6:	06d9      	lsls	r1, r3, #27
 800ade8:	bf44      	itt	mi
 800adea:	2220      	movmi	r2, #32
 800adec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800adf0:	071a      	lsls	r2, r3, #28
 800adf2:	bf44      	itt	mi
 800adf4:	222b      	movmi	r2, #43	; 0x2b
 800adf6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800adfa:	782a      	ldrb	r2, [r5, #0]
 800adfc:	2a2a      	cmp	r2, #42	; 0x2a
 800adfe:	d02a      	beq.n	800ae56 <_vfiprintf_r+0x10e>
 800ae00:	9a07      	ldr	r2, [sp, #28]
 800ae02:	46a8      	mov	r8, r5
 800ae04:	2000      	movs	r0, #0
 800ae06:	250a      	movs	r5, #10
 800ae08:	4641      	mov	r1, r8
 800ae0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae0e:	3b30      	subs	r3, #48	; 0x30
 800ae10:	2b09      	cmp	r3, #9
 800ae12:	d969      	bls.n	800aee8 <_vfiprintf_r+0x1a0>
 800ae14:	b360      	cbz	r0, 800ae70 <_vfiprintf_r+0x128>
 800ae16:	e024      	b.n	800ae62 <_vfiprintf_r+0x11a>
 800ae18:	4b50      	ldr	r3, [pc, #320]	; (800af5c <_vfiprintf_r+0x214>)
 800ae1a:	429c      	cmp	r4, r3
 800ae1c:	d101      	bne.n	800ae22 <_vfiprintf_r+0xda>
 800ae1e:	68b4      	ldr	r4, [r6, #8]
 800ae20:	e7a2      	b.n	800ad68 <_vfiprintf_r+0x20>
 800ae22:	4b4f      	ldr	r3, [pc, #316]	; (800af60 <_vfiprintf_r+0x218>)
 800ae24:	429c      	cmp	r4, r3
 800ae26:	bf08      	it	eq
 800ae28:	68f4      	ldreq	r4, [r6, #12]
 800ae2a:	e79d      	b.n	800ad68 <_vfiprintf_r+0x20>
 800ae2c:	4621      	mov	r1, r4
 800ae2e:	4630      	mov	r0, r6
 800ae30:	f7fe fbe0 	bl	80095f4 <__swsetup_r>
 800ae34:	2800      	cmp	r0, #0
 800ae36:	d09d      	beq.n	800ad74 <_vfiprintf_r+0x2c>
 800ae38:	f04f 30ff 	mov.w	r0, #4294967295
 800ae3c:	b01d      	add	sp, #116	; 0x74
 800ae3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae42:	46a8      	mov	r8, r5
 800ae44:	e7a2      	b.n	800ad8c <_vfiprintf_r+0x44>
 800ae46:	4a44      	ldr	r2, [pc, #272]	; (800af58 <_vfiprintf_r+0x210>)
 800ae48:	1a80      	subs	r0, r0, r2
 800ae4a:	fa0b f000 	lsl.w	r0, fp, r0
 800ae4e:	4318      	orrs	r0, r3
 800ae50:	9004      	str	r0, [sp, #16]
 800ae52:	4645      	mov	r5, r8
 800ae54:	e7be      	b.n	800add4 <_vfiprintf_r+0x8c>
 800ae56:	9a03      	ldr	r2, [sp, #12]
 800ae58:	1d11      	adds	r1, r2, #4
 800ae5a:	6812      	ldr	r2, [r2, #0]
 800ae5c:	9103      	str	r1, [sp, #12]
 800ae5e:	2a00      	cmp	r2, #0
 800ae60:	db01      	blt.n	800ae66 <_vfiprintf_r+0x11e>
 800ae62:	9207      	str	r2, [sp, #28]
 800ae64:	e004      	b.n	800ae70 <_vfiprintf_r+0x128>
 800ae66:	4252      	negs	r2, r2
 800ae68:	f043 0302 	orr.w	r3, r3, #2
 800ae6c:	9207      	str	r2, [sp, #28]
 800ae6e:	9304      	str	r3, [sp, #16]
 800ae70:	f898 3000 	ldrb.w	r3, [r8]
 800ae74:	2b2e      	cmp	r3, #46	; 0x2e
 800ae76:	d10e      	bne.n	800ae96 <_vfiprintf_r+0x14e>
 800ae78:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ae7c:	2b2a      	cmp	r3, #42	; 0x2a
 800ae7e:	d138      	bne.n	800aef2 <_vfiprintf_r+0x1aa>
 800ae80:	9b03      	ldr	r3, [sp, #12]
 800ae82:	1d1a      	adds	r2, r3, #4
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	9203      	str	r2, [sp, #12]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	bfb8      	it	lt
 800ae8c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae90:	f108 0802 	add.w	r8, r8, #2
 800ae94:	9305      	str	r3, [sp, #20]
 800ae96:	4d33      	ldr	r5, [pc, #204]	; (800af64 <_vfiprintf_r+0x21c>)
 800ae98:	f898 1000 	ldrb.w	r1, [r8]
 800ae9c:	2203      	movs	r2, #3
 800ae9e:	4628      	mov	r0, r5
 800aea0:	f7f5 f99e 	bl	80001e0 <memchr>
 800aea4:	b140      	cbz	r0, 800aeb8 <_vfiprintf_r+0x170>
 800aea6:	2340      	movs	r3, #64	; 0x40
 800aea8:	1b40      	subs	r0, r0, r5
 800aeaa:	fa03 f000 	lsl.w	r0, r3, r0
 800aeae:	9b04      	ldr	r3, [sp, #16]
 800aeb0:	4303      	orrs	r3, r0
 800aeb2:	f108 0801 	add.w	r8, r8, #1
 800aeb6:	9304      	str	r3, [sp, #16]
 800aeb8:	f898 1000 	ldrb.w	r1, [r8]
 800aebc:	482a      	ldr	r0, [pc, #168]	; (800af68 <_vfiprintf_r+0x220>)
 800aebe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aec2:	2206      	movs	r2, #6
 800aec4:	f108 0701 	add.w	r7, r8, #1
 800aec8:	f7f5 f98a 	bl	80001e0 <memchr>
 800aecc:	2800      	cmp	r0, #0
 800aece:	d037      	beq.n	800af40 <_vfiprintf_r+0x1f8>
 800aed0:	4b26      	ldr	r3, [pc, #152]	; (800af6c <_vfiprintf_r+0x224>)
 800aed2:	bb1b      	cbnz	r3, 800af1c <_vfiprintf_r+0x1d4>
 800aed4:	9b03      	ldr	r3, [sp, #12]
 800aed6:	3307      	adds	r3, #7
 800aed8:	f023 0307 	bic.w	r3, r3, #7
 800aedc:	3308      	adds	r3, #8
 800aede:	9303      	str	r3, [sp, #12]
 800aee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aee2:	444b      	add	r3, r9
 800aee4:	9309      	str	r3, [sp, #36]	; 0x24
 800aee6:	e750      	b.n	800ad8a <_vfiprintf_r+0x42>
 800aee8:	fb05 3202 	mla	r2, r5, r2, r3
 800aeec:	2001      	movs	r0, #1
 800aeee:	4688      	mov	r8, r1
 800aef0:	e78a      	b.n	800ae08 <_vfiprintf_r+0xc0>
 800aef2:	2300      	movs	r3, #0
 800aef4:	f108 0801 	add.w	r8, r8, #1
 800aef8:	9305      	str	r3, [sp, #20]
 800aefa:	4619      	mov	r1, r3
 800aefc:	250a      	movs	r5, #10
 800aefe:	4640      	mov	r0, r8
 800af00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af04:	3a30      	subs	r2, #48	; 0x30
 800af06:	2a09      	cmp	r2, #9
 800af08:	d903      	bls.n	800af12 <_vfiprintf_r+0x1ca>
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d0c3      	beq.n	800ae96 <_vfiprintf_r+0x14e>
 800af0e:	9105      	str	r1, [sp, #20]
 800af10:	e7c1      	b.n	800ae96 <_vfiprintf_r+0x14e>
 800af12:	fb05 2101 	mla	r1, r5, r1, r2
 800af16:	2301      	movs	r3, #1
 800af18:	4680      	mov	r8, r0
 800af1a:	e7f0      	b.n	800aefe <_vfiprintf_r+0x1b6>
 800af1c:	ab03      	add	r3, sp, #12
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	4622      	mov	r2, r4
 800af22:	4b13      	ldr	r3, [pc, #76]	; (800af70 <_vfiprintf_r+0x228>)
 800af24:	a904      	add	r1, sp, #16
 800af26:	4630      	mov	r0, r6
 800af28:	f7fd fe54 	bl	8008bd4 <_printf_float>
 800af2c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800af30:	4681      	mov	r9, r0
 800af32:	d1d5      	bne.n	800aee0 <_vfiprintf_r+0x198>
 800af34:	89a3      	ldrh	r3, [r4, #12]
 800af36:	065b      	lsls	r3, r3, #25
 800af38:	f53f af7e 	bmi.w	800ae38 <_vfiprintf_r+0xf0>
 800af3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af3e:	e77d      	b.n	800ae3c <_vfiprintf_r+0xf4>
 800af40:	ab03      	add	r3, sp, #12
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	4622      	mov	r2, r4
 800af46:	4b0a      	ldr	r3, [pc, #40]	; (800af70 <_vfiprintf_r+0x228>)
 800af48:	a904      	add	r1, sp, #16
 800af4a:	4630      	mov	r0, r6
 800af4c:	f7fe f8f8 	bl	8009140 <_printf_i>
 800af50:	e7ec      	b.n	800af2c <_vfiprintf_r+0x1e4>
 800af52:	bf00      	nop
 800af54:	0800ca04 	.word	0x0800ca04
 800af58:	0800cb8c 	.word	0x0800cb8c
 800af5c:	0800ca24 	.word	0x0800ca24
 800af60:	0800c9e4 	.word	0x0800c9e4
 800af64:	0800cb92 	.word	0x0800cb92
 800af68:	0800cb96 	.word	0x0800cb96
 800af6c:	08008bd5 	.word	0x08008bd5
 800af70:	0800ad23 	.word	0x0800ad23

0800af74 <_putc_r>:
 800af74:	b570      	push	{r4, r5, r6, lr}
 800af76:	460d      	mov	r5, r1
 800af78:	4614      	mov	r4, r2
 800af7a:	4606      	mov	r6, r0
 800af7c:	b118      	cbz	r0, 800af86 <_putc_r+0x12>
 800af7e:	6983      	ldr	r3, [r0, #24]
 800af80:	b90b      	cbnz	r3, 800af86 <_putc_r+0x12>
 800af82:	f7fd fc55 	bl	8008830 <__sinit>
 800af86:	4b13      	ldr	r3, [pc, #76]	; (800afd4 <_putc_r+0x60>)
 800af88:	429c      	cmp	r4, r3
 800af8a:	d112      	bne.n	800afb2 <_putc_r+0x3e>
 800af8c:	6874      	ldr	r4, [r6, #4]
 800af8e:	68a3      	ldr	r3, [r4, #8]
 800af90:	3b01      	subs	r3, #1
 800af92:	2b00      	cmp	r3, #0
 800af94:	60a3      	str	r3, [r4, #8]
 800af96:	da16      	bge.n	800afc6 <_putc_r+0x52>
 800af98:	69a2      	ldr	r2, [r4, #24]
 800af9a:	4293      	cmp	r3, r2
 800af9c:	db02      	blt.n	800afa4 <_putc_r+0x30>
 800af9e:	b2eb      	uxtb	r3, r5
 800afa0:	2b0a      	cmp	r3, #10
 800afa2:	d110      	bne.n	800afc6 <_putc_r+0x52>
 800afa4:	4622      	mov	r2, r4
 800afa6:	4629      	mov	r1, r5
 800afa8:	4630      	mov	r0, r6
 800afaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800afae:	f7fe babd 	b.w	800952c <__swbuf_r>
 800afb2:	4b09      	ldr	r3, [pc, #36]	; (800afd8 <_putc_r+0x64>)
 800afb4:	429c      	cmp	r4, r3
 800afb6:	d101      	bne.n	800afbc <_putc_r+0x48>
 800afb8:	68b4      	ldr	r4, [r6, #8]
 800afba:	e7e8      	b.n	800af8e <_putc_r+0x1a>
 800afbc:	4b07      	ldr	r3, [pc, #28]	; (800afdc <_putc_r+0x68>)
 800afbe:	429c      	cmp	r4, r3
 800afc0:	bf08      	it	eq
 800afc2:	68f4      	ldreq	r4, [r6, #12]
 800afc4:	e7e3      	b.n	800af8e <_putc_r+0x1a>
 800afc6:	6823      	ldr	r3, [r4, #0]
 800afc8:	1c5a      	adds	r2, r3, #1
 800afca:	6022      	str	r2, [r4, #0]
 800afcc:	701d      	strb	r5, [r3, #0]
 800afce:	b2e8      	uxtb	r0, r5
 800afd0:	bd70      	pop	{r4, r5, r6, pc}
 800afd2:	bf00      	nop
 800afd4:	0800ca04 	.word	0x0800ca04
 800afd8:	0800ca24 	.word	0x0800ca24
 800afdc:	0800c9e4 	.word	0x0800c9e4

0800afe0 <_read_r>:
 800afe0:	b538      	push	{r3, r4, r5, lr}
 800afe2:	4c07      	ldr	r4, [pc, #28]	; (800b000 <_read_r+0x20>)
 800afe4:	4605      	mov	r5, r0
 800afe6:	4608      	mov	r0, r1
 800afe8:	4611      	mov	r1, r2
 800afea:	2200      	movs	r2, #0
 800afec:	6022      	str	r2, [r4, #0]
 800afee:	461a      	mov	r2, r3
 800aff0:	f7f7 ff5c 	bl	8002eac <_read>
 800aff4:	1c43      	adds	r3, r0, #1
 800aff6:	d102      	bne.n	800affe <_read_r+0x1e>
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	b103      	cbz	r3, 800affe <_read_r+0x1e>
 800affc:	602b      	str	r3, [r5, #0]
 800affe:	bd38      	pop	{r3, r4, r5, pc}
 800b000:	20000bdc 	.word	0x20000bdc

0800b004 <__srget_r>:
 800b004:	b538      	push	{r3, r4, r5, lr}
 800b006:	460c      	mov	r4, r1
 800b008:	4605      	mov	r5, r0
 800b00a:	b118      	cbz	r0, 800b014 <__srget_r+0x10>
 800b00c:	6983      	ldr	r3, [r0, #24]
 800b00e:	b90b      	cbnz	r3, 800b014 <__srget_r+0x10>
 800b010:	f7fd fc0e 	bl	8008830 <__sinit>
 800b014:	4b0e      	ldr	r3, [pc, #56]	; (800b050 <__srget_r+0x4c>)
 800b016:	429c      	cmp	r4, r3
 800b018:	d10d      	bne.n	800b036 <__srget_r+0x32>
 800b01a:	686c      	ldr	r4, [r5, #4]
 800b01c:	4621      	mov	r1, r4
 800b01e:	4628      	mov	r0, r5
 800b020:	f000 f85a 	bl	800b0d8 <__srefill_r>
 800b024:	b988      	cbnz	r0, 800b04a <__srget_r+0x46>
 800b026:	6863      	ldr	r3, [r4, #4]
 800b028:	3b01      	subs	r3, #1
 800b02a:	6063      	str	r3, [r4, #4]
 800b02c:	6823      	ldr	r3, [r4, #0]
 800b02e:	1c5a      	adds	r2, r3, #1
 800b030:	6022      	str	r2, [r4, #0]
 800b032:	7818      	ldrb	r0, [r3, #0]
 800b034:	bd38      	pop	{r3, r4, r5, pc}
 800b036:	4b07      	ldr	r3, [pc, #28]	; (800b054 <__srget_r+0x50>)
 800b038:	429c      	cmp	r4, r3
 800b03a:	d101      	bne.n	800b040 <__srget_r+0x3c>
 800b03c:	68ac      	ldr	r4, [r5, #8]
 800b03e:	e7ed      	b.n	800b01c <__srget_r+0x18>
 800b040:	4b05      	ldr	r3, [pc, #20]	; (800b058 <__srget_r+0x54>)
 800b042:	429c      	cmp	r4, r3
 800b044:	bf08      	it	eq
 800b046:	68ec      	ldreq	r4, [r5, #12]
 800b048:	e7e8      	b.n	800b01c <__srget_r+0x18>
 800b04a:	f04f 30ff 	mov.w	r0, #4294967295
 800b04e:	e7f1      	b.n	800b034 <__srget_r+0x30>
 800b050:	0800ca04 	.word	0x0800ca04
 800b054:	0800ca24 	.word	0x0800ca24
 800b058:	0800c9e4 	.word	0x0800c9e4

0800b05c <_fstat_r>:
 800b05c:	b538      	push	{r3, r4, r5, lr}
 800b05e:	4c07      	ldr	r4, [pc, #28]	; (800b07c <_fstat_r+0x20>)
 800b060:	2300      	movs	r3, #0
 800b062:	4605      	mov	r5, r0
 800b064:	4608      	mov	r0, r1
 800b066:	4611      	mov	r1, r2
 800b068:	6023      	str	r3, [r4, #0]
 800b06a:	f7f8 f8cf 	bl	800320c <_fstat>
 800b06e:	1c43      	adds	r3, r0, #1
 800b070:	d102      	bne.n	800b078 <_fstat_r+0x1c>
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	b103      	cbz	r3, 800b078 <_fstat_r+0x1c>
 800b076:	602b      	str	r3, [r5, #0]
 800b078:	bd38      	pop	{r3, r4, r5, pc}
 800b07a:	bf00      	nop
 800b07c:	20000bdc 	.word	0x20000bdc

0800b080 <_isatty_r>:
 800b080:	b538      	push	{r3, r4, r5, lr}
 800b082:	4c06      	ldr	r4, [pc, #24]	; (800b09c <_isatty_r+0x1c>)
 800b084:	2300      	movs	r3, #0
 800b086:	4605      	mov	r5, r0
 800b088:	4608      	mov	r0, r1
 800b08a:	6023      	str	r3, [r4, #0]
 800b08c:	f7f8 f8ce 	bl	800322c <_isatty>
 800b090:	1c43      	adds	r3, r0, #1
 800b092:	d102      	bne.n	800b09a <_isatty_r+0x1a>
 800b094:	6823      	ldr	r3, [r4, #0]
 800b096:	b103      	cbz	r3, 800b09a <_isatty_r+0x1a>
 800b098:	602b      	str	r3, [r5, #0]
 800b09a:	bd38      	pop	{r3, r4, r5, pc}
 800b09c:	20000bdc 	.word	0x20000bdc

0800b0a0 <__ascii_mbtowc>:
 800b0a0:	b082      	sub	sp, #8
 800b0a2:	b901      	cbnz	r1, 800b0a6 <__ascii_mbtowc+0x6>
 800b0a4:	a901      	add	r1, sp, #4
 800b0a6:	b142      	cbz	r2, 800b0ba <__ascii_mbtowc+0x1a>
 800b0a8:	b14b      	cbz	r3, 800b0be <__ascii_mbtowc+0x1e>
 800b0aa:	7813      	ldrb	r3, [r2, #0]
 800b0ac:	600b      	str	r3, [r1, #0]
 800b0ae:	7812      	ldrb	r2, [r2, #0]
 800b0b0:	1c10      	adds	r0, r2, #0
 800b0b2:	bf18      	it	ne
 800b0b4:	2001      	movne	r0, #1
 800b0b6:	b002      	add	sp, #8
 800b0b8:	4770      	bx	lr
 800b0ba:	4610      	mov	r0, r2
 800b0bc:	e7fb      	b.n	800b0b6 <__ascii_mbtowc+0x16>
 800b0be:	f06f 0001 	mvn.w	r0, #1
 800b0c2:	e7f8      	b.n	800b0b6 <__ascii_mbtowc+0x16>

0800b0c4 <lflush>:
 800b0c4:	8983      	ldrh	r3, [r0, #12]
 800b0c6:	f003 0309 	and.w	r3, r3, #9
 800b0ca:	2b09      	cmp	r3, #9
 800b0cc:	d101      	bne.n	800b0d2 <lflush+0xe>
 800b0ce:	f7ff ba03 	b.w	800a4d8 <fflush>
 800b0d2:	2000      	movs	r0, #0
 800b0d4:	4770      	bx	lr
	...

0800b0d8 <__srefill_r>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	460c      	mov	r4, r1
 800b0dc:	4605      	mov	r5, r0
 800b0de:	b118      	cbz	r0, 800b0e8 <__srefill_r+0x10>
 800b0e0:	6983      	ldr	r3, [r0, #24]
 800b0e2:	b90b      	cbnz	r3, 800b0e8 <__srefill_r+0x10>
 800b0e4:	f7fd fba4 	bl	8008830 <__sinit>
 800b0e8:	4b3c      	ldr	r3, [pc, #240]	; (800b1dc <__srefill_r+0x104>)
 800b0ea:	429c      	cmp	r4, r3
 800b0ec:	d10a      	bne.n	800b104 <__srefill_r+0x2c>
 800b0ee:	686c      	ldr	r4, [r5, #4]
 800b0f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	6063      	str	r3, [r4, #4]
 800b0f8:	b293      	uxth	r3, r2
 800b0fa:	069e      	lsls	r6, r3, #26
 800b0fc:	d50c      	bpl.n	800b118 <__srefill_r+0x40>
 800b0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b102:	e067      	b.n	800b1d4 <__srefill_r+0xfc>
 800b104:	4b36      	ldr	r3, [pc, #216]	; (800b1e0 <__srefill_r+0x108>)
 800b106:	429c      	cmp	r4, r3
 800b108:	d101      	bne.n	800b10e <__srefill_r+0x36>
 800b10a:	68ac      	ldr	r4, [r5, #8]
 800b10c:	e7f0      	b.n	800b0f0 <__srefill_r+0x18>
 800b10e:	4b35      	ldr	r3, [pc, #212]	; (800b1e4 <__srefill_r+0x10c>)
 800b110:	429c      	cmp	r4, r3
 800b112:	bf08      	it	eq
 800b114:	68ec      	ldreq	r4, [r5, #12]
 800b116:	e7eb      	b.n	800b0f0 <__srefill_r+0x18>
 800b118:	0758      	lsls	r0, r3, #29
 800b11a:	d449      	bmi.n	800b1b0 <__srefill_r+0xd8>
 800b11c:	06d9      	lsls	r1, r3, #27
 800b11e:	d405      	bmi.n	800b12c <__srefill_r+0x54>
 800b120:	2309      	movs	r3, #9
 800b122:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b126:	602b      	str	r3, [r5, #0]
 800b128:	81a2      	strh	r2, [r4, #12]
 800b12a:	e7e8      	b.n	800b0fe <__srefill_r+0x26>
 800b12c:	071a      	lsls	r2, r3, #28
 800b12e:	d50b      	bpl.n	800b148 <__srefill_r+0x70>
 800b130:	4621      	mov	r1, r4
 800b132:	4628      	mov	r0, r5
 800b134:	f7ff f9a6 	bl	800a484 <_fflush_r>
 800b138:	2800      	cmp	r0, #0
 800b13a:	d1e0      	bne.n	800b0fe <__srefill_r+0x26>
 800b13c:	89a3      	ldrh	r3, [r4, #12]
 800b13e:	60a0      	str	r0, [r4, #8]
 800b140:	f023 0308 	bic.w	r3, r3, #8
 800b144:	81a3      	strh	r3, [r4, #12]
 800b146:	61a0      	str	r0, [r4, #24]
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f043 0304 	orr.w	r3, r3, #4
 800b14e:	81a3      	strh	r3, [r4, #12]
 800b150:	6923      	ldr	r3, [r4, #16]
 800b152:	b91b      	cbnz	r3, 800b15c <__srefill_r+0x84>
 800b154:	4621      	mov	r1, r4
 800b156:	4628      	mov	r0, r5
 800b158:	f7ff fa40 	bl	800a5dc <__smakebuf_r>
 800b15c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800b160:	b2be      	uxth	r6, r7
 800b162:	07b3      	lsls	r3, r6, #30
 800b164:	d00f      	beq.n	800b186 <__srefill_r+0xae>
 800b166:	2301      	movs	r3, #1
 800b168:	81a3      	strh	r3, [r4, #12]
 800b16a:	4b1f      	ldr	r3, [pc, #124]	; (800b1e8 <__srefill_r+0x110>)
 800b16c:	491f      	ldr	r1, [pc, #124]	; (800b1ec <__srefill_r+0x114>)
 800b16e:	6818      	ldr	r0, [r3, #0]
 800b170:	f006 0609 	and.w	r6, r6, #9
 800b174:	f7fd fbc8 	bl	8008908 <_fwalk>
 800b178:	2e09      	cmp	r6, #9
 800b17a:	81a7      	strh	r7, [r4, #12]
 800b17c:	d103      	bne.n	800b186 <__srefill_r+0xae>
 800b17e:	4621      	mov	r1, r4
 800b180:	4628      	mov	r0, r5
 800b182:	f7ff f8f9 	bl	800a378 <__sflush_r>
 800b186:	6922      	ldr	r2, [r4, #16]
 800b188:	6022      	str	r2, [r4, #0]
 800b18a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b18c:	6963      	ldr	r3, [r4, #20]
 800b18e:	6a21      	ldr	r1, [r4, #32]
 800b190:	4628      	mov	r0, r5
 800b192:	47b0      	blx	r6
 800b194:	2800      	cmp	r0, #0
 800b196:	6060      	str	r0, [r4, #4]
 800b198:	dc1d      	bgt.n	800b1d6 <__srefill_r+0xfe>
 800b19a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b19e:	bf17      	itett	ne
 800b1a0:	2200      	movne	r2, #0
 800b1a2:	f043 0320 	orreq.w	r3, r3, #32
 800b1a6:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800b1aa:	6062      	strne	r2, [r4, #4]
 800b1ac:	81a3      	strh	r3, [r4, #12]
 800b1ae:	e7a6      	b.n	800b0fe <__srefill_r+0x26>
 800b1b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1b2:	2900      	cmp	r1, #0
 800b1b4:	d0cc      	beq.n	800b150 <__srefill_r+0x78>
 800b1b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1ba:	4299      	cmp	r1, r3
 800b1bc:	d002      	beq.n	800b1c4 <__srefill_r+0xec>
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f7ff fd4a 	bl	800ac58 <_free_r>
 800b1c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b1c6:	6063      	str	r3, [r4, #4]
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	6360      	str	r0, [r4, #52]	; 0x34
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d0bf      	beq.n	800b150 <__srefill_r+0x78>
 800b1d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b1d2:	6023      	str	r3, [r4, #0]
 800b1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1d6:	2000      	movs	r0, #0
 800b1d8:	e7fc      	b.n	800b1d4 <__srefill_r+0xfc>
 800b1da:	bf00      	nop
 800b1dc:	0800ca04 	.word	0x0800ca04
 800b1e0:	0800ca24 	.word	0x0800ca24
 800b1e4:	0800c9e4 	.word	0x0800c9e4
 800b1e8:	0800ca44 	.word	0x0800ca44
 800b1ec:	0800b0c5 	.word	0x0800b0c5

0800b1f0 <__ascii_wctomb>:
 800b1f0:	b149      	cbz	r1, 800b206 <__ascii_wctomb+0x16>
 800b1f2:	2aff      	cmp	r2, #255	; 0xff
 800b1f4:	bf85      	ittet	hi
 800b1f6:	238a      	movhi	r3, #138	; 0x8a
 800b1f8:	6003      	strhi	r3, [r0, #0]
 800b1fa:	700a      	strbls	r2, [r1, #0]
 800b1fc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b200:	bf98      	it	ls
 800b202:	2001      	movls	r0, #1
 800b204:	4770      	bx	lr
 800b206:	4608      	mov	r0, r1
 800b208:	4770      	bx	lr
	...

0800b20c <cosf>:
 800b20c:	ee10 3a10 	vmov	r3, s0
 800b210:	b507      	push	{r0, r1, r2, lr}
 800b212:	4a1c      	ldr	r2, [pc, #112]	; (800b284 <cosf+0x78>)
 800b214:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b218:	4293      	cmp	r3, r2
 800b21a:	dc04      	bgt.n	800b226 <cosf+0x1a>
 800b21c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800b288 <cosf+0x7c>
 800b220:	f000 f9a2 	bl	800b568 <__kernel_cosf>
 800b224:	e004      	b.n	800b230 <cosf+0x24>
 800b226:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b22a:	db04      	blt.n	800b236 <cosf+0x2a>
 800b22c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b230:	b003      	add	sp, #12
 800b232:	f85d fb04 	ldr.w	pc, [sp], #4
 800b236:	4668      	mov	r0, sp
 800b238:	f000 f86a 	bl	800b310 <__ieee754_rem_pio2f>
 800b23c:	f000 0003 	and.w	r0, r0, #3
 800b240:	2801      	cmp	r0, #1
 800b242:	d007      	beq.n	800b254 <cosf+0x48>
 800b244:	2802      	cmp	r0, #2
 800b246:	d00e      	beq.n	800b266 <cosf+0x5a>
 800b248:	b9a0      	cbnz	r0, 800b274 <cosf+0x68>
 800b24a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b24e:	ed9d 0a00 	vldr	s0, [sp]
 800b252:	e7e5      	b.n	800b220 <cosf+0x14>
 800b254:	eddd 0a01 	vldr	s1, [sp, #4]
 800b258:	ed9d 0a00 	vldr	s0, [sp]
 800b25c:	f000 fc64 	bl	800bb28 <__kernel_sinf>
 800b260:	eeb1 0a40 	vneg.f32	s0, s0
 800b264:	e7e4      	b.n	800b230 <cosf+0x24>
 800b266:	eddd 0a01 	vldr	s1, [sp, #4]
 800b26a:	ed9d 0a00 	vldr	s0, [sp]
 800b26e:	f000 f97b 	bl	800b568 <__kernel_cosf>
 800b272:	e7f5      	b.n	800b260 <cosf+0x54>
 800b274:	2001      	movs	r0, #1
 800b276:	eddd 0a01 	vldr	s1, [sp, #4]
 800b27a:	ed9d 0a00 	vldr	s0, [sp]
 800b27e:	f000 fc53 	bl	800bb28 <__kernel_sinf>
 800b282:	e7d5      	b.n	800b230 <cosf+0x24>
 800b284:	3f490fd8 	.word	0x3f490fd8
 800b288:	00000000 	.word	0x00000000

0800b28c <sinf>:
 800b28c:	ee10 3a10 	vmov	r3, s0
 800b290:	b507      	push	{r0, r1, r2, lr}
 800b292:	4a1d      	ldr	r2, [pc, #116]	; (800b308 <sinf+0x7c>)
 800b294:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b298:	4293      	cmp	r3, r2
 800b29a:	dc05      	bgt.n	800b2a8 <sinf+0x1c>
 800b29c:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800b30c <sinf+0x80>
 800b2a0:	2000      	movs	r0, #0
 800b2a2:	f000 fc41 	bl	800bb28 <__kernel_sinf>
 800b2a6:	e004      	b.n	800b2b2 <sinf+0x26>
 800b2a8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b2ac:	db04      	blt.n	800b2b8 <sinf+0x2c>
 800b2ae:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b2b2:	b003      	add	sp, #12
 800b2b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b2b8:	4668      	mov	r0, sp
 800b2ba:	f000 f829 	bl	800b310 <__ieee754_rem_pio2f>
 800b2be:	f000 0003 	and.w	r0, r0, #3
 800b2c2:	2801      	cmp	r0, #1
 800b2c4:	d008      	beq.n	800b2d8 <sinf+0x4c>
 800b2c6:	2802      	cmp	r0, #2
 800b2c8:	d00d      	beq.n	800b2e6 <sinf+0x5a>
 800b2ca:	b9b0      	cbnz	r0, 800b2fa <sinf+0x6e>
 800b2cc:	2001      	movs	r0, #1
 800b2ce:	eddd 0a01 	vldr	s1, [sp, #4]
 800b2d2:	ed9d 0a00 	vldr	s0, [sp]
 800b2d6:	e7e4      	b.n	800b2a2 <sinf+0x16>
 800b2d8:	eddd 0a01 	vldr	s1, [sp, #4]
 800b2dc:	ed9d 0a00 	vldr	s0, [sp]
 800b2e0:	f000 f942 	bl	800b568 <__kernel_cosf>
 800b2e4:	e7e5      	b.n	800b2b2 <sinf+0x26>
 800b2e6:	2001      	movs	r0, #1
 800b2e8:	eddd 0a01 	vldr	s1, [sp, #4]
 800b2ec:	ed9d 0a00 	vldr	s0, [sp]
 800b2f0:	f000 fc1a 	bl	800bb28 <__kernel_sinf>
 800b2f4:	eeb1 0a40 	vneg.f32	s0, s0
 800b2f8:	e7db      	b.n	800b2b2 <sinf+0x26>
 800b2fa:	eddd 0a01 	vldr	s1, [sp, #4]
 800b2fe:	ed9d 0a00 	vldr	s0, [sp]
 800b302:	f000 f931 	bl	800b568 <__kernel_cosf>
 800b306:	e7f5      	b.n	800b2f4 <sinf+0x68>
 800b308:	3f490fd8 	.word	0x3f490fd8
 800b30c:	00000000 	.word	0x00000000

0800b310 <__ieee754_rem_pio2f>:
 800b310:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b312:	ee10 6a10 	vmov	r6, s0
 800b316:	4b86      	ldr	r3, [pc, #536]	; (800b530 <__ieee754_rem_pio2f+0x220>)
 800b318:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800b31c:	429c      	cmp	r4, r3
 800b31e:	b087      	sub	sp, #28
 800b320:	4605      	mov	r5, r0
 800b322:	dc05      	bgt.n	800b330 <__ieee754_rem_pio2f+0x20>
 800b324:	2300      	movs	r3, #0
 800b326:	ed85 0a00 	vstr	s0, [r5]
 800b32a:	6043      	str	r3, [r0, #4]
 800b32c:	2000      	movs	r0, #0
 800b32e:	e020      	b.n	800b372 <__ieee754_rem_pio2f+0x62>
 800b330:	4b80      	ldr	r3, [pc, #512]	; (800b534 <__ieee754_rem_pio2f+0x224>)
 800b332:	429c      	cmp	r4, r3
 800b334:	dc38      	bgt.n	800b3a8 <__ieee754_rem_pio2f+0x98>
 800b336:	2e00      	cmp	r6, #0
 800b338:	f024 040f 	bic.w	r4, r4, #15
 800b33c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800b538 <__ieee754_rem_pio2f+0x228>
 800b340:	4b7e      	ldr	r3, [pc, #504]	; (800b53c <__ieee754_rem_pio2f+0x22c>)
 800b342:	dd18      	ble.n	800b376 <__ieee754_rem_pio2f+0x66>
 800b344:	429c      	cmp	r4, r3
 800b346:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b34a:	bf09      	itett	eq
 800b34c:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800b540 <__ieee754_rem_pio2f+0x230>
 800b350:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800b544 <__ieee754_rem_pio2f+0x234>
 800b354:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b358:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800b548 <__ieee754_rem_pio2f+0x238>
 800b35c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800b360:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b364:	edc0 6a00 	vstr	s13, [r0]
 800b368:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b36c:	edc0 7a01 	vstr	s15, [r0, #4]
 800b370:	2001      	movs	r0, #1
 800b372:	b007      	add	sp, #28
 800b374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b376:	429c      	cmp	r4, r3
 800b378:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b37c:	bf09      	itett	eq
 800b37e:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800b540 <__ieee754_rem_pio2f+0x230>
 800b382:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800b544 <__ieee754_rem_pio2f+0x234>
 800b386:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b38a:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800b548 <__ieee754_rem_pio2f+0x238>
 800b38e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b392:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b396:	edc0 6a00 	vstr	s13, [r0]
 800b39a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b39e:	edc0 7a01 	vstr	s15, [r0, #4]
 800b3a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3a6:	e7e4      	b.n	800b372 <__ieee754_rem_pio2f+0x62>
 800b3a8:	4b68      	ldr	r3, [pc, #416]	; (800b54c <__ieee754_rem_pio2f+0x23c>)
 800b3aa:	429c      	cmp	r4, r3
 800b3ac:	dc71      	bgt.n	800b492 <__ieee754_rem_pio2f+0x182>
 800b3ae:	f000 fc03 	bl	800bbb8 <fabsf>
 800b3b2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800b550 <__ieee754_rem_pio2f+0x240>
 800b3b6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b3ba:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b3be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b3c2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800b3c6:	ee17 0a90 	vmov	r0, s15
 800b3ca:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800b538 <__ieee754_rem_pio2f+0x228>
 800b3ce:	eeb1 7a46 	vneg.f32	s14, s12
 800b3d2:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b3d6:	281f      	cmp	r0, #31
 800b3d8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800b544 <__ieee754_rem_pio2f+0x234>
 800b3dc:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b3e0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b3e4:	ee16 3a90 	vmov	r3, s13
 800b3e8:	dc1c      	bgt.n	800b424 <__ieee754_rem_pio2f+0x114>
 800b3ea:	1e47      	subs	r7, r0, #1
 800b3ec:	4959      	ldr	r1, [pc, #356]	; (800b554 <__ieee754_rem_pio2f+0x244>)
 800b3ee:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800b3f2:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800b3f6:	428a      	cmp	r2, r1
 800b3f8:	d014      	beq.n	800b424 <__ieee754_rem_pio2f+0x114>
 800b3fa:	602b      	str	r3, [r5, #0]
 800b3fc:	ed95 7a00 	vldr	s14, [r5]
 800b400:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b404:	2e00      	cmp	r6, #0
 800b406:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b40a:	ed85 0a01 	vstr	s0, [r5, #4]
 800b40e:	dab0      	bge.n	800b372 <__ieee754_rem_pio2f+0x62>
 800b410:	eeb1 7a47 	vneg.f32	s14, s14
 800b414:	eeb1 0a40 	vneg.f32	s0, s0
 800b418:	ed85 7a00 	vstr	s14, [r5]
 800b41c:	ed85 0a01 	vstr	s0, [r5, #4]
 800b420:	4240      	negs	r0, r0
 800b422:	e7a6      	b.n	800b372 <__ieee754_rem_pio2f+0x62>
 800b424:	15e4      	asrs	r4, r4, #23
 800b426:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b42a:	1aa2      	subs	r2, r4, r2
 800b42c:	2a08      	cmp	r2, #8
 800b42e:	dde4      	ble.n	800b3fa <__ieee754_rem_pio2f+0xea>
 800b430:	eddf 7a43 	vldr	s15, [pc, #268]	; 800b540 <__ieee754_rem_pio2f+0x230>
 800b434:	eef0 6a40 	vmov.f32	s13, s0
 800b438:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b43c:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b440:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b444:	eddf 7a40 	vldr	s15, [pc, #256]	; 800b548 <__ieee754_rem_pio2f+0x238>
 800b448:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800b44c:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800b450:	eef0 7a40 	vmov.f32	s15, s0
 800b454:	ee15 3a90 	vmov	r3, s11
 800b458:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b45c:	1aa4      	subs	r4, r4, r2
 800b45e:	2c19      	cmp	r4, #25
 800b460:	dc04      	bgt.n	800b46c <__ieee754_rem_pio2f+0x15c>
 800b462:	edc5 5a00 	vstr	s11, [r5]
 800b466:	eeb0 0a66 	vmov.f32	s0, s13
 800b46a:	e7c7      	b.n	800b3fc <__ieee754_rem_pio2f+0xec>
 800b46c:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800b558 <__ieee754_rem_pio2f+0x248>
 800b470:	eeb0 0a66 	vmov.f32	s0, s13
 800b474:	eea7 0a25 	vfma.f32	s0, s14, s11
 800b478:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b47c:	eee7 7a25 	vfma.f32	s15, s14, s11
 800b480:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b55c <__ieee754_rem_pio2f+0x24c>
 800b484:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800b488:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b48c:	ed85 7a00 	vstr	s14, [r5]
 800b490:	e7b4      	b.n	800b3fc <__ieee754_rem_pio2f+0xec>
 800b492:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b496:	db06      	blt.n	800b4a6 <__ieee754_rem_pio2f+0x196>
 800b498:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b49c:	edc0 7a01 	vstr	s15, [r0, #4]
 800b4a0:	edc0 7a00 	vstr	s15, [r0]
 800b4a4:	e742      	b.n	800b32c <__ieee754_rem_pio2f+0x1c>
 800b4a6:	15e2      	asrs	r2, r4, #23
 800b4a8:	3a86      	subs	r2, #134	; 0x86
 800b4aa:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800b4ae:	ee07 3a90 	vmov	s15, r3
 800b4b2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b4b6:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800b560 <__ieee754_rem_pio2f+0x250>
 800b4ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b4be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b4c2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b4c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4ca:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b4ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b4d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b4d6:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b4da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4de:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4e6:	edcd 7a05 	vstr	s15, [sp, #20]
 800b4ea:	d11e      	bne.n	800b52a <__ieee754_rem_pio2f+0x21a>
 800b4ec:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b4f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4f4:	bf0c      	ite	eq
 800b4f6:	2301      	moveq	r3, #1
 800b4f8:	2302      	movne	r3, #2
 800b4fa:	491a      	ldr	r1, [pc, #104]	; (800b564 <__ieee754_rem_pio2f+0x254>)
 800b4fc:	9101      	str	r1, [sp, #4]
 800b4fe:	2102      	movs	r1, #2
 800b500:	9100      	str	r1, [sp, #0]
 800b502:	a803      	add	r0, sp, #12
 800b504:	4629      	mov	r1, r5
 800b506:	f000 f88d 	bl	800b624 <__kernel_rem_pio2f>
 800b50a:	2e00      	cmp	r6, #0
 800b50c:	f6bf af31 	bge.w	800b372 <__ieee754_rem_pio2f+0x62>
 800b510:	edd5 7a00 	vldr	s15, [r5]
 800b514:	eef1 7a67 	vneg.f32	s15, s15
 800b518:	edc5 7a00 	vstr	s15, [r5]
 800b51c:	edd5 7a01 	vldr	s15, [r5, #4]
 800b520:	eef1 7a67 	vneg.f32	s15, s15
 800b524:	edc5 7a01 	vstr	s15, [r5, #4]
 800b528:	e77a      	b.n	800b420 <__ieee754_rem_pio2f+0x110>
 800b52a:	2303      	movs	r3, #3
 800b52c:	e7e5      	b.n	800b4fa <__ieee754_rem_pio2f+0x1ea>
 800b52e:	bf00      	nop
 800b530:	3f490fd8 	.word	0x3f490fd8
 800b534:	4016cbe3 	.word	0x4016cbe3
 800b538:	3fc90f80 	.word	0x3fc90f80
 800b53c:	3fc90fd0 	.word	0x3fc90fd0
 800b540:	37354400 	.word	0x37354400
 800b544:	37354443 	.word	0x37354443
 800b548:	2e85a308 	.word	0x2e85a308
 800b54c:	43490f80 	.word	0x43490f80
 800b550:	3f22f984 	.word	0x3f22f984
 800b554:	0800cca8 	.word	0x0800cca8
 800b558:	2e85a300 	.word	0x2e85a300
 800b55c:	248d3132 	.word	0x248d3132
 800b560:	43800000 	.word	0x43800000
 800b564:	0800cd28 	.word	0x0800cd28

0800b568 <__kernel_cosf>:
 800b568:	ee10 3a10 	vmov	r3, s0
 800b56c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b570:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b574:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b578:	da05      	bge.n	800b586 <__kernel_cosf+0x1e>
 800b57a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b57e:	ee17 2a90 	vmov	r2, s15
 800b582:	2a00      	cmp	r2, #0
 800b584:	d03b      	beq.n	800b5fe <__kernel_cosf+0x96>
 800b586:	ee20 6a00 	vmul.f32	s12, s0, s0
 800b58a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b58e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b604 <__kernel_cosf+0x9c>
 800b592:	4a1d      	ldr	r2, [pc, #116]	; (800b608 <__kernel_cosf+0xa0>)
 800b594:	ee66 7a07 	vmul.f32	s15, s12, s14
 800b598:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800b60c <__kernel_cosf+0xa4>
 800b59c:	eea6 7a25 	vfma.f32	s14, s12, s11
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800b610 <__kernel_cosf+0xa8>
 800b5a6:	eee7 5a06 	vfma.f32	s11, s14, s12
 800b5aa:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800b614 <__kernel_cosf+0xac>
 800b5ae:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b5b2:	eddf 5a19 	vldr	s11, [pc, #100]	; 800b618 <__kernel_cosf+0xb0>
 800b5b6:	eee7 5a06 	vfma.f32	s11, s14, s12
 800b5ba:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800b61c <__kernel_cosf+0xb4>
 800b5be:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b5c2:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800b5c6:	ee27 7a06 	vmul.f32	s14, s14, s12
 800b5ca:	eee6 0a07 	vfma.f32	s1, s12, s14
 800b5ce:	dc04      	bgt.n	800b5da <__kernel_cosf+0x72>
 800b5d0:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800b5d4:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800b5d8:	4770      	bx	lr
 800b5da:	4a11      	ldr	r2, [pc, #68]	; (800b620 <__kernel_cosf+0xb8>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	bfda      	itte	le
 800b5e0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800b5e4:	ee07 3a10 	vmovle	s14, r3
 800b5e8:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800b5ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b5f0:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800b5f4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b5f8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b5fc:	4770      	bx	lr
 800b5fe:	eeb0 0a66 	vmov.f32	s0, s13
 800b602:	4770      	bx	lr
 800b604:	ad47d74e 	.word	0xad47d74e
 800b608:	3e999999 	.word	0x3e999999
 800b60c:	310f74f6 	.word	0x310f74f6
 800b610:	b493f27c 	.word	0xb493f27c
 800b614:	37d00d01 	.word	0x37d00d01
 800b618:	bab60b61 	.word	0xbab60b61
 800b61c:	3d2aaaab 	.word	0x3d2aaaab
 800b620:	3f480000 	.word	0x3f480000

0800b624 <__kernel_rem_pio2f>:
 800b624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b628:	ed2d 8b04 	vpush	{d8-d9}
 800b62c:	b0d7      	sub	sp, #348	; 0x15c
 800b62e:	469b      	mov	fp, r3
 800b630:	460e      	mov	r6, r1
 800b632:	4bbe      	ldr	r3, [pc, #760]	; (800b92c <__kernel_rem_pio2f+0x308>)
 800b634:	9964      	ldr	r1, [sp, #400]	; 0x190
 800b636:	9002      	str	r0, [sp, #8]
 800b638:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800b63c:	9865      	ldr	r0, [sp, #404]	; 0x194
 800b63e:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800b93c <__kernel_rem_pio2f+0x318>
 800b642:	1ed1      	subs	r1, r2, #3
 800b644:	2308      	movs	r3, #8
 800b646:	fb91 f1f3 	sdiv	r1, r1, r3
 800b64a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800b64e:	f10b 3aff 	add.w	sl, fp, #4294967295
 800b652:	1c4c      	adds	r4, r1, #1
 800b654:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800b658:	eba1 050a 	sub.w	r5, r1, sl
 800b65c:	aa1a      	add	r2, sp, #104	; 0x68
 800b65e:	eb09 070a 	add.w	r7, r9, sl
 800b662:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800b666:	4696      	mov	lr, r2
 800b668:	2300      	movs	r3, #0
 800b66a:	42bb      	cmp	r3, r7
 800b66c:	dd0f      	ble.n	800b68e <__kernel_rem_pio2f+0x6a>
 800b66e:	af42      	add	r7, sp, #264	; 0x108
 800b670:	2200      	movs	r2, #0
 800b672:	454a      	cmp	r2, r9
 800b674:	dc27      	bgt.n	800b6c6 <__kernel_rem_pio2f+0xa2>
 800b676:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800b67a:	eb0b 0302 	add.w	r3, fp, r2
 800b67e:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800b682:	9d02      	ldr	r5, [sp, #8]
 800b684:	eddf 7aad 	vldr	s15, [pc, #692]	; 800b93c <__kernel_rem_pio2f+0x318>
 800b688:	f04f 0c00 	mov.w	ip, #0
 800b68c:	e015      	b.n	800b6ba <__kernel_rem_pio2f+0x96>
 800b68e:	42dd      	cmn	r5, r3
 800b690:	bf5d      	ittte	pl
 800b692:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800b696:	ee07 2a90 	vmovpl	s15, r2
 800b69a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b69e:	eef0 7a47 	vmovmi.f32	s15, s14
 800b6a2:	ecee 7a01 	vstmia	lr!, {s15}
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	e7df      	b.n	800b66a <__kernel_rem_pio2f+0x46>
 800b6aa:	ecf5 6a01 	vldmia	r5!, {s13}
 800b6ae:	ed33 7a01 	vldmdb	r3!, {s14}
 800b6b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b6b6:	f10c 0c01 	add.w	ip, ip, #1
 800b6ba:	45d4      	cmp	ip, sl
 800b6bc:	ddf5      	ble.n	800b6aa <__kernel_rem_pio2f+0x86>
 800b6be:	ece7 7a01 	vstmia	r7!, {s15}
 800b6c2:	3201      	adds	r2, #1
 800b6c4:	e7d5      	b.n	800b672 <__kernel_rem_pio2f+0x4e>
 800b6c6:	ab06      	add	r3, sp, #24
 800b6c8:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800b938 <__kernel_rem_pio2f+0x314>
 800b6d2:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800b934 <__kernel_rem_pio2f+0x310>
 800b6d6:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800b6da:	9303      	str	r3, [sp, #12]
 800b6dc:	464d      	mov	r5, r9
 800b6de:	ab56      	add	r3, sp, #344	; 0x158
 800b6e0:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800b6e4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800b6e8:	3f01      	subs	r7, #1
 800b6ea:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800b6ee:	00bf      	lsls	r7, r7, #2
 800b6f0:	ab56      	add	r3, sp, #344	; 0x158
 800b6f2:	19da      	adds	r2, r3, r7
 800b6f4:	3a4c      	subs	r2, #76	; 0x4c
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	1ae9      	subs	r1, r5, r3
 800b6fa:	2900      	cmp	r1, #0
 800b6fc:	dc4c      	bgt.n	800b798 <__kernel_rem_pio2f+0x174>
 800b6fe:	4620      	mov	r0, r4
 800b700:	f000 faa4 	bl	800bc4c <scalbnf>
 800b704:	eeb0 8a40 	vmov.f32	s16, s0
 800b708:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800b70c:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b710:	f000 fa5a 	bl	800bbc8 <floorf>
 800b714:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800b718:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b71c:	2c00      	cmp	r4, #0
 800b71e:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b722:	edcd 7a01 	vstr	s15, [sp, #4]
 800b726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b72a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b72e:	dd48      	ble.n	800b7c2 <__kernel_rem_pio2f+0x19e>
 800b730:	1e69      	subs	r1, r5, #1
 800b732:	ab06      	add	r3, sp, #24
 800b734:	f1c4 0008 	rsb	r0, r4, #8
 800b738:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800b73c:	9a01      	ldr	r2, [sp, #4]
 800b73e:	fa4c f300 	asr.w	r3, ip, r0
 800b742:	441a      	add	r2, r3
 800b744:	4083      	lsls	r3, r0
 800b746:	9201      	str	r2, [sp, #4]
 800b748:	ebac 0203 	sub.w	r2, ip, r3
 800b74c:	ab06      	add	r3, sp, #24
 800b74e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800b752:	f1c4 0307 	rsb	r3, r4, #7
 800b756:	fa42 f803 	asr.w	r8, r2, r3
 800b75a:	f1b8 0f00 	cmp.w	r8, #0
 800b75e:	dd41      	ble.n	800b7e4 <__kernel_rem_pio2f+0x1c0>
 800b760:	9b01      	ldr	r3, [sp, #4]
 800b762:	2000      	movs	r0, #0
 800b764:	3301      	adds	r3, #1
 800b766:	9301      	str	r3, [sp, #4]
 800b768:	4601      	mov	r1, r0
 800b76a:	4285      	cmp	r5, r0
 800b76c:	dc6d      	bgt.n	800b84a <__kernel_rem_pio2f+0x226>
 800b76e:	2c00      	cmp	r4, #0
 800b770:	dd04      	ble.n	800b77c <__kernel_rem_pio2f+0x158>
 800b772:	2c01      	cmp	r4, #1
 800b774:	d07e      	beq.n	800b874 <__kernel_rem_pio2f+0x250>
 800b776:	2c02      	cmp	r4, #2
 800b778:	f000 8086 	beq.w	800b888 <__kernel_rem_pio2f+0x264>
 800b77c:	f1b8 0f02 	cmp.w	r8, #2
 800b780:	d130      	bne.n	800b7e4 <__kernel_rem_pio2f+0x1c0>
 800b782:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b786:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b78a:	b359      	cbz	r1, 800b7e4 <__kernel_rem_pio2f+0x1c0>
 800b78c:	4620      	mov	r0, r4
 800b78e:	f000 fa5d 	bl	800bc4c <scalbnf>
 800b792:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b796:	e025      	b.n	800b7e4 <__kernel_rem_pio2f+0x1c0>
 800b798:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b79c:	a806      	add	r0, sp, #24
 800b79e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b7a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7a6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b7aa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b7ae:	ee10 1a10 	vmov	r1, s0
 800b7b2:	ed32 0a01 	vldmdb	r2!, {s0}
 800b7b6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800b7ba:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b7be:	3301      	adds	r3, #1
 800b7c0:	e79a      	b.n	800b6f8 <__kernel_rem_pio2f+0xd4>
 800b7c2:	d106      	bne.n	800b7d2 <__kernel_rem_pio2f+0x1ae>
 800b7c4:	1e6b      	subs	r3, r5, #1
 800b7c6:	aa06      	add	r2, sp, #24
 800b7c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b7cc:	ea4f 2822 	mov.w	r8, r2, asr #8
 800b7d0:	e7c3      	b.n	800b75a <__kernel_rem_pio2f+0x136>
 800b7d2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b7d6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b7da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7de:	da31      	bge.n	800b844 <__kernel_rem_pio2f+0x220>
 800b7e0:	f04f 0800 	mov.w	r8, #0
 800b7e4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ec:	f040 80a8 	bne.w	800b940 <__kernel_rem_pio2f+0x31c>
 800b7f0:	1e6b      	subs	r3, r5, #1
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	4548      	cmp	r0, r9
 800b7f8:	da4d      	bge.n	800b896 <__kernel_rem_pio2f+0x272>
 800b7fa:	2a00      	cmp	r2, #0
 800b7fc:	f000 8087 	beq.w	800b90e <__kernel_rem_pio2f+0x2ea>
 800b800:	aa06      	add	r2, sp, #24
 800b802:	3c08      	subs	r4, #8
 800b804:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b808:	2900      	cmp	r1, #0
 800b80a:	f000 808d 	beq.w	800b928 <__kernel_rem_pio2f+0x304>
 800b80e:	4620      	mov	r0, r4
 800b810:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b814:	9302      	str	r3, [sp, #8]
 800b816:	f000 fa19 	bl	800bc4c <scalbnf>
 800b81a:	9b02      	ldr	r3, [sp, #8]
 800b81c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800b938 <__kernel_rem_pio2f+0x314>
 800b820:	0099      	lsls	r1, r3, #2
 800b822:	aa42      	add	r2, sp, #264	; 0x108
 800b824:	1850      	adds	r0, r2, r1
 800b826:	1d05      	adds	r5, r0, #4
 800b828:	461c      	mov	r4, r3
 800b82a:	2c00      	cmp	r4, #0
 800b82c:	f280 80b8 	bge.w	800b9a0 <__kernel_rem_pio2f+0x37c>
 800b830:	2500      	movs	r5, #0
 800b832:	1b5c      	subs	r4, r3, r5
 800b834:	2c00      	cmp	r4, #0
 800b836:	f2c0 80d8 	blt.w	800b9ea <__kernel_rem_pio2f+0x3c6>
 800b83a:	4f3d      	ldr	r7, [pc, #244]	; (800b930 <__kernel_rem_pio2f+0x30c>)
 800b83c:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800b93c <__kernel_rem_pio2f+0x318>
 800b840:	2400      	movs	r4, #0
 800b842:	e0c6      	b.n	800b9d2 <__kernel_rem_pio2f+0x3ae>
 800b844:	f04f 0802 	mov.w	r8, #2
 800b848:	e78a      	b.n	800b760 <__kernel_rem_pio2f+0x13c>
 800b84a:	ab06      	add	r3, sp, #24
 800b84c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b850:	b949      	cbnz	r1, 800b866 <__kernel_rem_pio2f+0x242>
 800b852:	b12b      	cbz	r3, 800b860 <__kernel_rem_pio2f+0x23c>
 800b854:	aa06      	add	r2, sp, #24
 800b856:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800b85a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800b85e:	2301      	movs	r3, #1
 800b860:	3001      	adds	r0, #1
 800b862:	4619      	mov	r1, r3
 800b864:	e781      	b.n	800b76a <__kernel_rem_pio2f+0x146>
 800b866:	aa06      	add	r2, sp, #24
 800b868:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800b86c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800b870:	460b      	mov	r3, r1
 800b872:	e7f5      	b.n	800b860 <__kernel_rem_pio2f+0x23c>
 800b874:	1e68      	subs	r0, r5, #1
 800b876:	ab06      	add	r3, sp, #24
 800b878:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b87c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b880:	aa06      	add	r2, sp, #24
 800b882:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800b886:	e779      	b.n	800b77c <__kernel_rem_pio2f+0x158>
 800b888:	1e68      	subs	r0, r5, #1
 800b88a:	ab06      	add	r3, sp, #24
 800b88c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800b890:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b894:	e7f4      	b.n	800b880 <__kernel_rem_pio2f+0x25c>
 800b896:	a906      	add	r1, sp, #24
 800b898:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b89c:	3801      	subs	r0, #1
 800b89e:	430a      	orrs	r2, r1
 800b8a0:	e7a9      	b.n	800b7f6 <__kernel_rem_pio2f+0x1d2>
 800b8a2:	f10c 0c01 	add.w	ip, ip, #1
 800b8a6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b8aa:	2a00      	cmp	r2, #0
 800b8ac:	d0f9      	beq.n	800b8a2 <__kernel_rem_pio2f+0x27e>
 800b8ae:	eb0b 0305 	add.w	r3, fp, r5
 800b8b2:	aa1a      	add	r2, sp, #104	; 0x68
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	1898      	adds	r0, r3, r2
 800b8b8:	3004      	adds	r0, #4
 800b8ba:	1c69      	adds	r1, r5, #1
 800b8bc:	3704      	adds	r7, #4
 800b8be:	2200      	movs	r2, #0
 800b8c0:	4465      	add	r5, ip
 800b8c2:	9005      	str	r0, [sp, #20]
 800b8c4:	428d      	cmp	r5, r1
 800b8c6:	f6ff af0a 	blt.w	800b6de <__kernel_rem_pio2f+0xba>
 800b8ca:	a81a      	add	r0, sp, #104	; 0x68
 800b8cc:	eb02 0c03 	add.w	ip, r2, r3
 800b8d0:	4484      	add	ip, r0
 800b8d2:	9803      	ldr	r0, [sp, #12]
 800b8d4:	f8dd e008 	ldr.w	lr, [sp, #8]
 800b8d8:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800b8dc:	9001      	str	r0, [sp, #4]
 800b8de:	ee07 0a90 	vmov	s15, r0
 800b8e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b8e6:	9805      	ldr	r0, [sp, #20]
 800b8e8:	edcc 7a00 	vstr	s15, [ip]
 800b8ec:	eddf 7a13 	vldr	s15, [pc, #76]	; 800b93c <__kernel_rem_pio2f+0x318>
 800b8f0:	eb00 0802 	add.w	r8, r0, r2
 800b8f4:	f04f 0c00 	mov.w	ip, #0
 800b8f8:	45d4      	cmp	ip, sl
 800b8fa:	dd0c      	ble.n	800b916 <__kernel_rem_pio2f+0x2f2>
 800b8fc:	eb02 0c07 	add.w	ip, r2, r7
 800b900:	a842      	add	r0, sp, #264	; 0x108
 800b902:	4484      	add	ip, r0
 800b904:	edcc 7a01 	vstr	s15, [ip, #4]
 800b908:	3101      	adds	r1, #1
 800b90a:	3204      	adds	r2, #4
 800b90c:	e7da      	b.n	800b8c4 <__kernel_rem_pio2f+0x2a0>
 800b90e:	9b04      	ldr	r3, [sp, #16]
 800b910:	f04f 0c01 	mov.w	ip, #1
 800b914:	e7c7      	b.n	800b8a6 <__kernel_rem_pio2f+0x282>
 800b916:	ecfe 6a01 	vldmia	lr!, {s13}
 800b91a:	ed38 7a01 	vldmdb	r8!, {s14}
 800b91e:	f10c 0c01 	add.w	ip, ip, #1
 800b922:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b926:	e7e7      	b.n	800b8f8 <__kernel_rem_pio2f+0x2d4>
 800b928:	3b01      	subs	r3, #1
 800b92a:	e769      	b.n	800b800 <__kernel_rem_pio2f+0x1dc>
 800b92c:	0800d06c 	.word	0x0800d06c
 800b930:	0800d040 	.word	0x0800d040
 800b934:	43800000 	.word	0x43800000
 800b938:	3b800000 	.word	0x3b800000
 800b93c:	00000000 	.word	0x00000000
 800b940:	4260      	negs	r0, r4
 800b942:	eeb0 0a48 	vmov.f32	s0, s16
 800b946:	f000 f981 	bl	800bc4c <scalbnf>
 800b94a:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800b934 <__kernel_rem_pio2f+0x310>
 800b94e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b956:	db1a      	blt.n	800b98e <__kernel_rem_pio2f+0x36a>
 800b958:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800b938 <__kernel_rem_pio2f+0x314>
 800b95c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b960:	aa06      	add	r2, sp, #24
 800b962:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b966:	a906      	add	r1, sp, #24
 800b968:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b96c:	3408      	adds	r4, #8
 800b96e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b972:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b976:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b97a:	ee10 3a10 	vmov	r3, s0
 800b97e:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800b982:	1c6b      	adds	r3, r5, #1
 800b984:	ee17 2a90 	vmov	r2, s15
 800b988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b98c:	e73f      	b.n	800b80e <__kernel_rem_pio2f+0x1ea>
 800b98e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b992:	aa06      	add	r2, sp, #24
 800b994:	ee10 3a10 	vmov	r3, s0
 800b998:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800b99c:	462b      	mov	r3, r5
 800b99e:	e736      	b.n	800b80e <__kernel_rem_pio2f+0x1ea>
 800b9a0:	aa06      	add	r2, sp, #24
 800b9a2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800b9a6:	9202      	str	r2, [sp, #8]
 800b9a8:	ee07 2a90 	vmov	s15, r2
 800b9ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b9b0:	3c01      	subs	r4, #1
 800b9b2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b9b6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b9ba:	ed65 7a01 	vstmdb	r5!, {s15}
 800b9be:	e734      	b.n	800b82a <__kernel_rem_pio2f+0x206>
 800b9c0:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800b9c4:	ecf7 6a01 	vldmia	r7!, {s13}
 800b9c8:	ed9c 7a00 	vldr	s14, [ip]
 800b9cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b9d0:	3401      	adds	r4, #1
 800b9d2:	454c      	cmp	r4, r9
 800b9d4:	dc01      	bgt.n	800b9da <__kernel_rem_pio2f+0x3b6>
 800b9d6:	42a5      	cmp	r5, r4
 800b9d8:	daf2      	bge.n	800b9c0 <__kernel_rem_pio2f+0x39c>
 800b9da:	aa56      	add	r2, sp, #344	; 0x158
 800b9dc:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800b9e0:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800b9e4:	3501      	adds	r5, #1
 800b9e6:	3804      	subs	r0, #4
 800b9e8:	e723      	b.n	800b832 <__kernel_rem_pio2f+0x20e>
 800b9ea:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800b9ec:	2a03      	cmp	r2, #3
 800b9ee:	d84d      	bhi.n	800ba8c <__kernel_rem_pio2f+0x468>
 800b9f0:	e8df f002 	tbb	[pc, r2]
 800b9f4:	021f1f3e 	.word	0x021f1f3e
 800b9f8:	aa56      	add	r2, sp, #344	; 0x158
 800b9fa:	4411      	add	r1, r2
 800b9fc:	399c      	subs	r1, #156	; 0x9c
 800b9fe:	4608      	mov	r0, r1
 800ba00:	461c      	mov	r4, r3
 800ba02:	2c00      	cmp	r4, #0
 800ba04:	dc5f      	bgt.n	800bac6 <__kernel_rem_pio2f+0x4a2>
 800ba06:	4608      	mov	r0, r1
 800ba08:	461c      	mov	r4, r3
 800ba0a:	2c01      	cmp	r4, #1
 800ba0c:	dc6b      	bgt.n	800bae6 <__kernel_rem_pio2f+0x4c2>
 800ba0e:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800b93c <__kernel_rem_pio2f+0x318>
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	dc77      	bgt.n	800bb06 <__kernel_rem_pio2f+0x4e2>
 800ba16:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800ba1a:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800ba1e:	f1b8 0f00 	cmp.w	r8, #0
 800ba22:	d176      	bne.n	800bb12 <__kernel_rem_pio2f+0x4ee>
 800ba24:	edc6 6a00 	vstr	s13, [r6]
 800ba28:	ed86 7a01 	vstr	s14, [r6, #4]
 800ba2c:	edc6 7a02 	vstr	s15, [r6, #8]
 800ba30:	e02c      	b.n	800ba8c <__kernel_rem_pio2f+0x468>
 800ba32:	aa56      	add	r2, sp, #344	; 0x158
 800ba34:	4411      	add	r1, r2
 800ba36:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800b93c <__kernel_rem_pio2f+0x318>
 800ba3a:	399c      	subs	r1, #156	; 0x9c
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	da32      	bge.n	800baa8 <__kernel_rem_pio2f+0x484>
 800ba42:	f1b8 0f00 	cmp.w	r8, #0
 800ba46:	d035      	beq.n	800bab4 <__kernel_rem_pio2f+0x490>
 800ba48:	eef1 7a47 	vneg.f32	s15, s14
 800ba4c:	edc6 7a00 	vstr	s15, [r6]
 800ba50:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800ba54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba58:	a82f      	add	r0, sp, #188	; 0xbc
 800ba5a:	2101      	movs	r1, #1
 800ba5c:	428b      	cmp	r3, r1
 800ba5e:	da2c      	bge.n	800baba <__kernel_rem_pio2f+0x496>
 800ba60:	f1b8 0f00 	cmp.w	r8, #0
 800ba64:	d001      	beq.n	800ba6a <__kernel_rem_pio2f+0x446>
 800ba66:	eef1 7a67 	vneg.f32	s15, s15
 800ba6a:	edc6 7a01 	vstr	s15, [r6, #4]
 800ba6e:	e00d      	b.n	800ba8c <__kernel_rem_pio2f+0x468>
 800ba70:	aa56      	add	r2, sp, #344	; 0x158
 800ba72:	4411      	add	r1, r2
 800ba74:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800b93c <__kernel_rem_pio2f+0x318>
 800ba78:	399c      	subs	r1, #156	; 0x9c
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	da0e      	bge.n	800ba9c <__kernel_rem_pio2f+0x478>
 800ba7e:	f1b8 0f00 	cmp.w	r8, #0
 800ba82:	d001      	beq.n	800ba88 <__kernel_rem_pio2f+0x464>
 800ba84:	eef1 7a67 	vneg.f32	s15, s15
 800ba88:	edc6 7a00 	vstr	s15, [r6]
 800ba8c:	9b01      	ldr	r3, [sp, #4]
 800ba8e:	f003 0007 	and.w	r0, r3, #7
 800ba92:	b057      	add	sp, #348	; 0x15c
 800ba94:	ecbd 8b04 	vpop	{d8-d9}
 800ba98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba9c:	ed31 7a01 	vldmdb	r1!, {s14}
 800baa0:	3b01      	subs	r3, #1
 800baa2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800baa6:	e7e8      	b.n	800ba7a <__kernel_rem_pio2f+0x456>
 800baa8:	ed71 7a01 	vldmdb	r1!, {s15}
 800baac:	3801      	subs	r0, #1
 800baae:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bab2:	e7c4      	b.n	800ba3e <__kernel_rem_pio2f+0x41a>
 800bab4:	eef0 7a47 	vmov.f32	s15, s14
 800bab8:	e7c8      	b.n	800ba4c <__kernel_rem_pio2f+0x428>
 800baba:	ecb0 7a01 	vldmia	r0!, {s14}
 800babe:	3101      	adds	r1, #1
 800bac0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bac4:	e7ca      	b.n	800ba5c <__kernel_rem_pio2f+0x438>
 800bac6:	ed50 7a02 	vldr	s15, [r0, #-8]
 800baca:	ed70 6a01 	vldmdb	r0!, {s13}
 800bace:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bad2:	3c01      	subs	r4, #1
 800bad4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bad8:	ed00 7a01 	vstr	s14, [r0, #-4]
 800badc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bae0:	edc0 7a00 	vstr	s15, [r0]
 800bae4:	e78d      	b.n	800ba02 <__kernel_rem_pio2f+0x3de>
 800bae6:	ed50 7a02 	vldr	s15, [r0, #-8]
 800baea:	ed70 6a01 	vldmdb	r0!, {s13}
 800baee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800baf2:	3c01      	subs	r4, #1
 800baf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800baf8:	ed00 7a01 	vstr	s14, [r0, #-4]
 800bafc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb00:	edc0 7a00 	vstr	s15, [r0]
 800bb04:	e781      	b.n	800ba0a <__kernel_rem_pio2f+0x3e6>
 800bb06:	ed31 7a01 	vldmdb	r1!, {s14}
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb10:	e77f      	b.n	800ba12 <__kernel_rem_pio2f+0x3ee>
 800bb12:	eef1 6a66 	vneg.f32	s13, s13
 800bb16:	eeb1 7a47 	vneg.f32	s14, s14
 800bb1a:	edc6 6a00 	vstr	s13, [r6]
 800bb1e:	ed86 7a01 	vstr	s14, [r6, #4]
 800bb22:	eef1 7a67 	vneg.f32	s15, s15
 800bb26:	e781      	b.n	800ba2c <__kernel_rem_pio2f+0x408>

0800bb28 <__kernel_sinf>:
 800bb28:	ee10 3a10 	vmov	r3, s0
 800bb2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb30:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800bb34:	da04      	bge.n	800bb40 <__kernel_sinf+0x18>
 800bb36:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bb3a:	ee17 3a90 	vmov	r3, s15
 800bb3e:	b35b      	cbz	r3, 800bb98 <__kernel_sinf+0x70>
 800bb40:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bb44:	eddf 7a15 	vldr	s15, [pc, #84]	; 800bb9c <__kernel_sinf+0x74>
 800bb48:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800bba0 <__kernel_sinf+0x78>
 800bb4c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bb50:	eddf 7a14 	vldr	s15, [pc, #80]	; 800bba4 <__kernel_sinf+0x7c>
 800bb54:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bb58:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800bba8 <__kernel_sinf+0x80>
 800bb5c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bb60:	eddf 7a12 	vldr	s15, [pc, #72]	; 800bbac <__kernel_sinf+0x84>
 800bb64:	ee60 6a07 	vmul.f32	s13, s0, s14
 800bb68:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bb6c:	b930      	cbnz	r0, 800bb7c <__kernel_sinf+0x54>
 800bb6e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800bbb0 <__kernel_sinf+0x88>
 800bb72:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bb76:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bb7a:	4770      	bx	lr
 800bb7c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bb80:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800bb84:	eee0 7a86 	vfma.f32	s15, s1, s12
 800bb88:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800bb8c:	eddf 7a09 	vldr	s15, [pc, #36]	; 800bbb4 <__kernel_sinf+0x8c>
 800bb90:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800bb94:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bb98:	4770      	bx	lr
 800bb9a:	bf00      	nop
 800bb9c:	2f2ec9d3 	.word	0x2f2ec9d3
 800bba0:	b2d72f34 	.word	0xb2d72f34
 800bba4:	3638ef1b 	.word	0x3638ef1b
 800bba8:	b9500d01 	.word	0xb9500d01
 800bbac:	3c088889 	.word	0x3c088889
 800bbb0:	be2aaaab 	.word	0xbe2aaaab
 800bbb4:	3e2aaaab 	.word	0x3e2aaaab

0800bbb8 <fabsf>:
 800bbb8:	ee10 3a10 	vmov	r3, s0
 800bbbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bbc0:	ee00 3a10 	vmov	s0, r3
 800bbc4:	4770      	bx	lr
	...

0800bbc8 <floorf>:
 800bbc8:	ee10 3a10 	vmov	r3, s0
 800bbcc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bbd0:	0dca      	lsrs	r2, r1, #23
 800bbd2:	3a7f      	subs	r2, #127	; 0x7f
 800bbd4:	2a16      	cmp	r2, #22
 800bbd6:	dc2a      	bgt.n	800bc2e <floorf+0x66>
 800bbd8:	2a00      	cmp	r2, #0
 800bbda:	da11      	bge.n	800bc00 <floorf+0x38>
 800bbdc:	eddf 7a18 	vldr	s15, [pc, #96]	; 800bc40 <floorf+0x78>
 800bbe0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bbe4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bbe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbec:	dd05      	ble.n	800bbfa <floorf+0x32>
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	da23      	bge.n	800bc3a <floorf+0x72>
 800bbf2:	4a14      	ldr	r2, [pc, #80]	; (800bc44 <floorf+0x7c>)
 800bbf4:	2900      	cmp	r1, #0
 800bbf6:	bf18      	it	ne
 800bbf8:	4613      	movne	r3, r2
 800bbfa:	ee00 3a10 	vmov	s0, r3
 800bbfe:	4770      	bx	lr
 800bc00:	4911      	ldr	r1, [pc, #68]	; (800bc48 <floorf+0x80>)
 800bc02:	4111      	asrs	r1, r2
 800bc04:	420b      	tst	r3, r1
 800bc06:	d0fa      	beq.n	800bbfe <floorf+0x36>
 800bc08:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800bc40 <floorf+0x78>
 800bc0c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bc10:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bc14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc18:	ddef      	ble.n	800bbfa <floorf+0x32>
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	bfbe      	ittt	lt
 800bc1e:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800bc22:	fa40 f202 	asrlt.w	r2, r0, r2
 800bc26:	189b      	addlt	r3, r3, r2
 800bc28:	ea23 0301 	bic.w	r3, r3, r1
 800bc2c:	e7e5      	b.n	800bbfa <floorf+0x32>
 800bc2e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800bc32:	d3e4      	bcc.n	800bbfe <floorf+0x36>
 800bc34:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bc38:	4770      	bx	lr
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	e7dd      	b.n	800bbfa <floorf+0x32>
 800bc3e:	bf00      	nop
 800bc40:	7149f2ca 	.word	0x7149f2ca
 800bc44:	bf800000 	.word	0xbf800000
 800bc48:	007fffff 	.word	0x007fffff

0800bc4c <scalbnf>:
 800bc4c:	b508      	push	{r3, lr}
 800bc4e:	ee10 2a10 	vmov	r2, s0
 800bc52:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800bc56:	ed2d 8b02 	vpush	{d8}
 800bc5a:	eef0 0a40 	vmov.f32	s1, s0
 800bc5e:	d004      	beq.n	800bc6a <scalbnf+0x1e>
 800bc60:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bc64:	d306      	bcc.n	800bc74 <scalbnf+0x28>
 800bc66:	ee70 0a00 	vadd.f32	s1, s0, s0
 800bc6a:	ecbd 8b02 	vpop	{d8}
 800bc6e:	eeb0 0a60 	vmov.f32	s0, s1
 800bc72:	bd08      	pop	{r3, pc}
 800bc74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bc78:	d21c      	bcs.n	800bcb4 <scalbnf+0x68>
 800bc7a:	4b1f      	ldr	r3, [pc, #124]	; (800bcf8 <scalbnf+0xac>)
 800bc7c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800bcfc <scalbnf+0xb0>
 800bc80:	4298      	cmp	r0, r3
 800bc82:	ee60 0a27 	vmul.f32	s1, s0, s15
 800bc86:	db10      	blt.n	800bcaa <scalbnf+0x5e>
 800bc88:	ee10 2a90 	vmov	r2, s1
 800bc8c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800bc90:	3b19      	subs	r3, #25
 800bc92:	4403      	add	r3, r0
 800bc94:	2bfe      	cmp	r3, #254	; 0xfe
 800bc96:	dd0f      	ble.n	800bcb8 <scalbnf+0x6c>
 800bc98:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800bd00 <scalbnf+0xb4>
 800bc9c:	eeb0 0a48 	vmov.f32	s0, s16
 800bca0:	f000 f834 	bl	800bd0c <copysignf>
 800bca4:	ee60 0a08 	vmul.f32	s1, s0, s16
 800bca8:	e7df      	b.n	800bc6a <scalbnf+0x1e>
 800bcaa:	eddf 7a16 	vldr	s15, [pc, #88]	; 800bd04 <scalbnf+0xb8>
 800bcae:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800bcb2:	e7da      	b.n	800bc6a <scalbnf+0x1e>
 800bcb4:	0ddb      	lsrs	r3, r3, #23
 800bcb6:	e7ec      	b.n	800bc92 <scalbnf+0x46>
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	dd06      	ble.n	800bcca <scalbnf+0x7e>
 800bcbc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800bcc0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800bcc4:	ee00 3a90 	vmov	s1, r3
 800bcc8:	e7cf      	b.n	800bc6a <scalbnf+0x1e>
 800bcca:	f113 0f16 	cmn.w	r3, #22
 800bcce:	da06      	bge.n	800bcde <scalbnf+0x92>
 800bcd0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bcd4:	4298      	cmp	r0, r3
 800bcd6:	dcdf      	bgt.n	800bc98 <scalbnf+0x4c>
 800bcd8:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800bd04 <scalbnf+0xb8>
 800bcdc:	e7de      	b.n	800bc9c <scalbnf+0x50>
 800bcde:	3319      	adds	r3, #25
 800bce0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800bce4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800bce8:	eddf 7a07 	vldr	s15, [pc, #28]	; 800bd08 <scalbnf+0xbc>
 800bcec:	ee07 3a10 	vmov	s14, r3
 800bcf0:	ee67 0a27 	vmul.f32	s1, s14, s15
 800bcf4:	e7b9      	b.n	800bc6a <scalbnf+0x1e>
 800bcf6:	bf00      	nop
 800bcf8:	ffff3cb0 	.word	0xffff3cb0
 800bcfc:	4c000000 	.word	0x4c000000
 800bd00:	7149f2ca 	.word	0x7149f2ca
 800bd04:	0da24260 	.word	0x0da24260
 800bd08:	33000000 	.word	0x33000000

0800bd0c <copysignf>:
 800bd0c:	ee10 3a10 	vmov	r3, s0
 800bd10:	ee10 2a90 	vmov	r2, s1
 800bd14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bd18:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	ee00 3a10 	vmov	s0, r3
 800bd22:	4770      	bx	lr

0800bd24 <_init>:
 800bd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd26:	bf00      	nop
 800bd28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd2a:	bc08      	pop	{r3}
 800bd2c:	469e      	mov	lr, r3
 800bd2e:	4770      	bx	lr

0800bd30 <_fini>:
 800bd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd32:	bf00      	nop
 800bd34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd36:	bc08      	pop	{r3}
 800bd38:	469e      	mov	lr, r3
 800bd3a:	4770      	bx	lr
