Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 31 15:56:19 2024
| Host         : ERICPREBYS41E4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.501        0.000                      0                  127        0.170        0.000                      0                  127        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.501        0.000                      0                  127        0.170        0.000                      0                  127        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.431ns (48.461%)  route 2.585ns (51.539%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.901    10.214    sc/sel
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[28]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.431ns (48.461%)  route 2.585ns (51.539%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.901    10.214    sc/sel
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[29]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.431ns (48.461%)  route 2.585ns (51.539%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.901    10.214    sc/sel
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[30]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.431ns (48.461%)  route 2.585ns (51.539%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.901    10.214    sc/sel
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y86         FDRE                                         r  sc/delay_reg[31]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.431ns (48.568%)  route 2.574ns (51.432%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.890    10.203    sc/sel
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[24]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.431ns (48.568%)  route 2.574ns (51.432%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.890    10.203    sc/sel
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[25]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.431ns (48.568%)  route 2.574ns (51.432%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.890    10.203    sc/sel
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[26]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.431ns (48.568%)  route 2.574ns (51.432%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.890    10.203    sc/sel
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.504    14.908    sc/clk
    SLICE_X63Y85         FDRE                                         r  sc/delay_reg[27]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    14.716    sc/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 2.431ns (49.381%)  route 2.492ns (50.619%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.808    10.121    sc/sel
    SLICE_X63Y79         FDRE                                         r  sc/delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.498    14.902    sc/clk
    SLICE_X63Y79         FDRE                                         r  sc/delay_reg[0]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429    14.710    sc/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 sc/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 2.431ns (49.381%)  route 2.492ns (50.619%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    sc/clk
    SLICE_X63Y80         FDRE                                         r  sc/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sc/delay_reg[5]/Q
                         net (fo=2, routed)           0.618     6.272    sc/delay_reg[5]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.909 r  sc/delay_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.909    sc/delay_reg[0]_i_13_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  sc/delay_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    sc/delay_reg[0]_i_14_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  sc/delay_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    sc/delay_reg[0]_i_16_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  sc/delay_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.260    sc/delay_reg[0]_i_15_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  sc/delay_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.377    sc/delay_reg[0]_i_11_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  sc/delay_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    sc/delay_reg[0]_i_10_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.817 f  sc/delay_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     8.397    sc/p_0_in[30]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.306     8.703 f  sc/delay[0]_i_7/O
                         net (fo=1, routed)           0.487     9.189    sc/delay[0]_i_7_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.313 r  sc/delay[0]_i_1/O
                         net (fo=48, routed)          0.808    10.121    sc/sel
    SLICE_X63Y79         FDRE                                         r  sc/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.498    14.902    sc/clk
    SLICE_X63Y79         FDRE                                         r  sc/delay_reg[1]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429    14.710    sc/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  4.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 b2d/clocks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/clocks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.966%)  route 0.119ns (39.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    b2d/CLK
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  b2d/clocks_reg[4]/Q
                         net (fo=4, routed)           0.119     1.791    b2d/clocks[4]
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  b2d/clocks[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    b2d/clocks[5]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  b2d/clocks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.044    b2d/CLK
    SLICE_X60Y83         FDRE                                         r  b2d/clocks_reg[5]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y83         FDRE (Hold_fdre_C_D)         0.121     1.666    b2d/clocks_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 b2d/clocks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/clocks_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    b2d/CLK
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  b2d/clocks_reg[2]/Q
                         net (fo=10, routed)          0.094     1.766    b2d/clocks[2]
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  b2d/clocks[8]_i_1/O
                         net (fo=1, routed)           0.000     1.811    b2d/clocks[8]_i_1_n_0
    SLICE_X58Y83         FDRE                                         r  b2d/clocks_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.044    b2d/CLK
    SLICE_X58Y83         FDRE                                         r  b2d/clocks_reg[8]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.091     1.635    b2d/clocks_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sc/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.684%)  route 0.126ns (40.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.530    sc/clk
    SLICE_X62Y81         FDRE                                         r  sc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sc/count_reg[3]/Q
                         net (fo=3, routed)           0.126     1.796    sc/io_led[3]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  sc/nibble[3]_i_2/O
                         net (fo=1, routed)           0.000     1.841    b2d/D[3]
    SLICE_X61Y81         FDRE                                         r  b2d/nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.853     2.042    b2d/CLK
    SLICE_X61Y81         FDRE                                         r  b2d/nibble_reg[3]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.091     1.654    b2d/nibble_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 b2d/clocks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/clocks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.163%)  route 0.127ns (37.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    b2d/CLK
    SLICE_X60Y83         FDRE                                         r  b2d/clocks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  b2d/clocks_reg[5]/Q
                         net (fo=5, routed)           0.127     1.822    b2d/clocks[5]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.867 r  b2d/clocks[6]_i_1/O
                         net (fo=1, routed)           0.000     1.867    b2d/clocks[6]_i_1_n_0
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.044    b2d/CLK
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[6]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.092     1.637    b2d/clocks_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.340%)  route 0.156ns (45.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.530    sc/clk
    SLICE_X62Y81         FDRE                                         r  sc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sc/count_reg[2]/Q
                         net (fo=3, routed)           0.156     1.827    sc/io_led[2]
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  sc/nibble[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    b2d/D[2]
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.044    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[2]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.092     1.636    b2d/nibble_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 b2d/clocks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    b2d/CLK
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  b2d/clocks_reg[2]/Q
                         net (fo=10, routed)          0.157     1.829    b2d/clocks[2]
    SLICE_X58Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.874 r  b2d/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    b2d/digit[1]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  b2d/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.043    b2d/CLK
    SLICE_X58Y82         FDRE                                         r  b2d/digit_reg[1]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.091     1.635    b2d/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 b2d/clocks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/clocks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.129%)  route 0.139ns (39.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    b2d/CLK
    SLICE_X60Y83         FDRE                                         r  b2d/clocks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  b2d/clocks_reg[1]/Q
                         net (fo=10, routed)          0.139     1.833    b2d/clocks[1]
    SLICE_X59Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  b2d/clocks[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    b2d/clocks[2]_i_1_n_0
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.044    b2d/CLK
    SLICE_X59Y83         FDRE                                         r  b2d/clocks_reg[2]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.092     1.637    b2d/clocks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sc/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d/nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.821%)  route 0.180ns (49.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    sc/clk
    SLICE_X62Y82         FDRE                                         r  sc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sc/count_reg[5]/Q
                         net (fo=3, routed)           0.180     1.852    sc/io_led[5]
    SLICE_X65Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  sc/nibble[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    b2d/D[1]
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.044    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[1]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.092     1.636    b2d/nibble_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sc/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    sc/clk
    SLICE_X63Y82         FDRE                                         r  sc/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sc/delay_reg[15]/Q
                         net (fo=2, routed)           0.120     1.792    sc/delay_reg[15]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  sc/delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    sc/delay_reg[12]_i_1_n_4
    SLICE_X63Y82         FDRE                                         r  sc/delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.045    sc/clk
    SLICE_X63Y82         FDRE                                         r  sc/delay_reg[15]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.105     1.636    sc/delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sc/delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.532    sc/clk
    SLICE_X63Y83         FDRE                                         r  sc/delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sc/delay_reg[19]/Q
                         net (fo=2, routed)           0.120     1.793    sc/delay_reg[19]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  sc/delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    sc/delay_reg[16]_i_1_n_4
    SLICE_X63Y83         FDRE                                         r  sc/delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.046    sc/clk
    SLICE_X63Y83         FDRE                                         r  sc/delay_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.637    sc/delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   b2d/clocks_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   b2d/clocks_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   b2d/clocks_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   b2d/clocks_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   b2d/clocks_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   b2d/clocks_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   b2d/clocks_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   b2d/clocks_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   b2d/clocks_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   b2d/clocks_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y83   b2d/clocks_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b2d/nibble_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.391ns  (logic 4.384ns (38.487%)  route 7.007ns (61.513%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.199    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  b2d/nibble_reg[1]/Q
                         net (fo=7, routed)           1.605     7.260    b2d/h2s/Q[1]
    SLICE_X62Y66         LUT4 (Prop_lut4_I3_O)        0.154     7.414 r  b2d/h2s/io_led_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           5.402    12.816    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.774    16.590 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.590    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.145ns  (logic 4.372ns (39.230%)  route 6.773ns (60.770%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.199    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  b2d/nibble_reg[2]/Q
                         net (fo=7, routed)           1.452     7.107    b2d/h2s/Q[2]
    SLICE_X62Y66         LUT4 (Prop_lut4_I1_O)        0.150     7.257 r  b2d/h2s/io_led_OBUF[17]_inst_i_1/O
                         net (fo=2, routed)           5.321    12.578    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.766    16.344 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.344    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.122ns  (logic 4.395ns (39.513%)  route 6.727ns (60.487%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.199    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  b2d/nibble_reg[2]/Q
                         net (fo=7, routed)           1.444     7.099    b2d/h2s/Q[2]
    SLICE_X62Y66         LUT4 (Prop_lut4_I1_O)        0.152     7.251 r  b2d/h2s/io_led_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           5.284    12.534    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    16.321 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.321    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.961ns  (logic 4.148ns (37.844%)  route 6.813ns (62.156%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.199    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  b2d/nibble_reg[2]/Q
                         net (fo=7, routed)           1.444     7.099    b2d/h2s/Q[2]
    SLICE_X62Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.223 r  b2d/h2s/io_led_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           5.369    12.592    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    16.160 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.160    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/nibble_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.943ns  (logic 4.159ns (38.001%)  route 6.785ns (61.999%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.199    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 f  b2d/nibble_reg[1]/Q
                         net (fo=7, routed)           1.605     7.260    b2d/h2s/Q[1]
    SLICE_X62Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.384 r  b2d/h2s/io_led_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           5.180    12.564    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.142 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.142    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.852ns  (logic 4.148ns (38.219%)  route 6.705ns (61.781%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.199    b2d/CLK
    SLICE_X65Y81         FDRE                                         r  b2d/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  b2d/nibble_reg[2]/Q
                         net (fo=7, routed)           1.452     7.107    b2d/h2s/Q[2]
    SLICE_X62Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.231 r  b2d/h2s/io_led_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           5.253    12.484    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    16.051 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.051    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.199ns  (logic 4.149ns (40.675%)  route 6.051ns (59.325%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    b2d/CLK
    SLICE_X61Y81         FDRE                                         r  b2d/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  b2d/nibble_reg[3]/Q
                         net (fo=7, routed)           1.443     7.097    b2d/h2s/Q[3]
    SLICE_X62Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.221 r  b2d/h2s/io_led_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           4.607    11.829    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    15.397 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.397    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/sel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.170ns (42.871%)  route 5.557ns (57.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    b2d/CLK
    SLICE_X58Y81         FDSE                                         r  b2d/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDSE (Prop_fdse_C_Q)         0.419     5.617 r  b2d/sel_reg[1]/Q
                         net (fo=1, routed)           5.557    11.174    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.751    14.925 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.925    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/sel_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.546ns  (logic 4.157ns (43.544%)  route 5.389ns (56.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    b2d/CLK
    SLICE_X58Y81         FDSE                                         r  b2d/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDSE (Prop_fdse_C_Q)         0.419     5.617 r  b2d/sel_reg[3]/Q
                         net (fo=1, routed)           5.389    11.006    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.738    14.744 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.744    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2d/sel_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.022ns (42.938%)  route 5.345ns (57.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.614     5.198    b2d/CLK
    SLICE_X58Y81         FDSE                                         r  b2d/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  b2d/sel_reg[2]/Q
                         net (fo=1, routed)           5.345    10.999    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    14.565 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.565    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.391ns (77.657%)  route 0.400ns (22.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.532    sc/clk
    SLICE_X62Y83         FDRE                                         r  sc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sc/count_reg[10]/Q
                         net (fo=3, routed)           0.400     2.073    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.324 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.324    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.390ns (75.519%)  route 0.451ns (24.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    sc/clk
    SLICE_X62Y82         FDRE                                         r  sc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sc/count_reg[5]/Q
                         net (fo=3, routed)           0.451     2.122    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.371 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.371    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.386ns (75.233%)  route 0.456ns (24.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.533    sc/clk
    SLICE_X62Y84         FDRE                                         r  sc/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sc/count_reg[12]/Q
                         net (fo=3, routed)           0.456     2.130    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.375 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.383ns (74.053%)  route 0.485ns (25.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    sc/clk
    SLICE_X62Y82         FDRE                                         r  sc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sc/count_reg[6]/Q
                         net (fo=3, routed)           0.485     2.156    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.398 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.398    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.392ns (74.399%)  route 0.479ns (25.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    sc/clk
    SLICE_X62Y82         FDRE                                         r  sc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sc/count_reg[4]/Q
                         net (fo=3, routed)           0.479     2.151    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.402 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.402    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.392ns (72.077%)  route 0.539ns (27.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.530    sc/clk
    SLICE_X62Y81         FDRE                                         r  sc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sc/count_reg[2]/Q
                         net (fo=3, routed)           0.539     2.210    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.462 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.462    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.345ns (69.424%)  route 0.592ns (30.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.533    sc/clk
    SLICE_X62Y84         FDRE                                         r  sc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sc/count_reg[14]/Q
                         net (fo=3, routed)           0.592     2.266    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.470 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.470    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.391ns (70.700%)  route 0.577ns (29.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.530    sc/clk
    SLICE_X62Y81         FDRE                                         r  sc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sc/count_reg[3]/Q
                         net (fo=3, routed)           0.577     2.247    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.497 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.497    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.387ns (70.197%)  route 0.589ns (29.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.530    sc/clk
    SLICE_X62Y81         FDRE                                         r  sc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sc/count_reg[0]/Q
                         net (fo=3, routed)           0.589     2.260    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.506 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.506    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.383ns (69.963%)  route 0.594ns (30.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.531    sc/clk
    SLICE_X62Y82         FDRE                                         r  sc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sc/count_reg[7]/Q
                         net (fo=3, routed)           0.594     2.266    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.508 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.508    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





