Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Feb  9 14:24:02 2018
| Host         : ensc-pit-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file design_1_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/audio_testbench_0/U0/slow5hz_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.552      -47.258                     21                  418        0.055        0.000                      0                  418        3.000        0.000                       0                   228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          
clk_fpga_0           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    4.612        0.000                      0                  176        0.114        0.000                      0                  176        3.000        0.000                       0                   102  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       14.051        0.000                      0                  241        0.076        0.000                      0                  241        9.437        0.000                       0                   123  
clk_fpga_0                                                                                                                                                             7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
zed_audio_clk_48M  clk_100                 -4.552       -4.552                      1                    1        0.677        0.000                      0                    1  
clk_100            zed_audio_clk_48M       -3.070      -42.706                     20                   20        0.055        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 design_1_i/audio_testbench_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_testbench_0/U0/volume_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.712ns (36.914%)  route 2.926ns (63.086%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.880     5.642    design_1_i/audio_testbench_0/U0/clk_100
    SLICE_X110Y47        FDRE                                         r  design_1_i/audio_testbench_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  design_1_i/audio_testbench_0/U0/counter_reg[0]/Q
                         net (fo=5, routed)           0.966     7.064    design_1_i/audio_testbench_0/U0/counter_reg[0]
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.124     7.188 r  design_1_i/audio_testbench_0/U0/volume1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.188    design_1_i/audio_testbench_0/U0/volume1_carry_i_8_n_0
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  design_1_i/audio_testbench_0/U0/volume1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.720    design_1_i/audio_testbench_0/U0/volume1_carry_n_0
    SLICE_X113Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  design_1_i/audio_testbench_0/U0/volume1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    design_1_i/audio_testbench_0/U0/volume1_carry__0_n_0
    SLICE_X113Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.991 r  design_1_i/audio_testbench_0/U0/volume1_carry__1/CO[1]
                         net (fo=13, routed)          1.026     9.017    design_1_i/audio_testbench_0/U0/volume1_carry__1_n_2
    SLICE_X110Y52        LUT2 (Prop_lut2_I0_O)        0.329     9.346 r  design_1_i/audio_testbench_0/U0/volume[23]_i_1/O
                         net (fo=9, routed)           0.934    10.280    design_1_i/audio_testbench_0/U0/volume[23]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  design_1_i/audio_testbench_0/U0/volume_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.689    15.171    design_1_i/audio_testbench_0/U0/clk_100
    SLICE_X112Y54        FDRE                                         r  design_1_i/audio_testbench_0/U0/volume_reg[17]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.524    14.892    design_1_i/audio_testbench_0/U0/volume_reg[17]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/audio_testbench_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_testbench_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         0.641     1.588    design_1_i/audio_testbench_0/U0/clk_100
    SLICE_X110Y49        FDRE                                         r  design_1_i/audio_testbench_0/U0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  design_1_i/audio_testbench_0/U0/counter_reg[10]/Q
                         net (fo=5, routed)           0.134     1.862    design_1_i/audio_testbench_0/U0/counter_reg[10]
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.022 r  design_1_i/audio_testbench_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.023    design_1_i/audio_testbench_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.077 r  design_1_i/audio_testbench_0/U0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    design_1_i/audio_testbench_0/U0/counter_reg[12]_i_1_n_7
    SLICE_X110Y50        FDRE                                         r  design_1_i/audio_testbench_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         0.911     2.105    design_1_i/audio_testbench_0/U0/clk_100
    SLICE_X110Y50        FDRE                                         r  design_1_i/audio_testbench_0/U0/counter_reg[12]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    design_1_i/audio_testbench_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_100_0_IBUF_BUFG_collapsed_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       14.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.051ns  (required time - arrival time)
  Source:                 design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 3.062ns (48.036%)  route 3.312ns (51.964%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.803     5.565    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.643 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         1.790     9.434    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.888 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          1.320    13.208    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X5Y10          LUT4 (Prop_lut4_I1_O)        0.152    13.360 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_11/O
                         net (fo=1, routed)           0.439    13.799    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_11_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.332    14.131 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_6/O
                         net (fo=1, routed)           0.664    14.795    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.919 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.889    15.808    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100_0 (IN)
                         net (fo=0)                   0.000    20.833    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.316 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.609    25.925    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.825 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         1.575    29.400    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y9           FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.205    29.860    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         29.860    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 14.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         0.595     1.542    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.147 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         0.592     2.738    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y11          FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     2.902 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.150     3.053    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[8]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         0.862     2.056    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.714 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         0.900     3.615    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.977    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y4      design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y56    design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y51    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  clk_100

Setup :            1  Failing Endpoint ,  Worst Slack       -4.552ns,  Total Violation       -4.552ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48_reg__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_100 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.671ns  (logic 0.478ns (71.238%)  route 0.193ns (28.762%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 235.171 - 230.000 ) 
    Source Clock Delay      (SCD):    9.511ns = ( 238.678 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    Y9                                                0.000   229.167 r  clk_100_0 (IN)
                         net (fo=0)                   0.000   229.167    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   230.657 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           2.171   232.828    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   232.929 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.803   234.732    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   234.820 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   236.709    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   236.810 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         1.868   238.678    design_1_i/audio_testbench_0/U0/i_audio/clk_48
    SLICE_X112Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.478   239.156 r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48_reg__0/Q
                         net (fo=1, routed)           0.193   239.349    design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48
    SLICE_X113Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)  230.000   230.000 r  
    Y9                                                0.000   230.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000   230.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   231.420 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   233.392    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   233.483 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.689   235.171    design_1_i/audio_testbench_0/U0/i_audio/CLK
    SLICE_X113Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg/C
                         clock pessimism              0.280   235.451    
                         clock uncertainty           -0.435   235.016    
    SLICE_X113Y56        FDRE (Setup_fdre_C_D)       -0.219   234.797    design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg
  -------------------------------------------------------------------
                         required time                        234.797    
                         arrival time                        -239.349    
  -------------------------------------------------------------------
                         slack                                 -4.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48_reg__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         0.595     1.542    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.147 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         0.638     2.784    design_1_i/audio_testbench_0/U0/i_audio/clk_48
    SLICE_X112Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.148     2.932 r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48_reg__0/Q
                         net (fo=1, routed)           0.059     2.991    design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d3_48
    SLICE_X113Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         0.910     2.104    design_1_i/audio_testbench_0/U0/i_audio/CLK
    SLICE_X113Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg/C
                         clock pessimism             -0.247     1.857    
                         clock uncertainty            0.435     2.292    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.022     2.314    design_1_i/audio_testbench_0/U0/i_audio/sample_clk_48k_d4_100_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.677    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  zed_audio_clk_48M

Setup :           20  Failing Endpoints,  Worst Slack       -3.070ns,  Total Violation      -42.706ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.070ns  (required time - arrival time)
  Source:                 design_1_i/audio_testbench_0/U0/i_audio/hphone_r_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100 rise@20.000ns)
  Data Path Delay:        6.829ns  (logic 0.716ns (10.485%)  route 6.113ns (89.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.680ns = ( 29.513 - 20.833 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 25.630 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           2.171    23.661    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    23.762 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.868    25.630    design_1_i/audio_testbench_0/U0/i_audio/CLK
    SLICE_X110Y55        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/hphone_r_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.419    26.049 r  design_1_i/audio_testbench_0/U0/i_audio/hphone_r_freeze_100_reg[18]/Q
                         net (fo=1, routed)           6.113    32.162    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][18]
    SLICE_X110Y56        LUT4 (Prop_lut4_I0_O)        0.297    32.459 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1/O
                         net (fo=1, routed)           0.000    32.459    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1_n_0
    SLICE_X110Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100_0 (IN)
                         net (fo=0)                   0.000    20.833    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    24.225    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.316 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.609    25.925    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.825 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         1.689    29.513    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y56        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/C
                         clock pessimism              0.280    29.793    
                         clock uncertainty           -0.435    29.358    
    SLICE_X110Y56        FDRE (Setup_fdre_C_D)        0.031    29.389    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]
  -------------------------------------------------------------------
                         required time                         29.389    
                         arrival time                         -32.459    
  -------------------------------------------------------------------
                         slack                                 -3.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/audio_testbench_0/U0/i_audio/hphone_r_freeze_100_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.518ns (10.750%)  route 4.301ns (89.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.511ns
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.689     5.171    design_1_i/audio_testbench_0/U0/i_audio/CLK
    SLICE_X112Y53        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/hphone_r_freeze_100_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.418     5.589 r  design_1_i/audio_testbench_0/U0/i_audio/hphone_r_freeze_100_reg[21]/Q
                         net (fo=1, routed)           4.301     9.890    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][21]
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.100     9.990 r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[29]_i_1/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[29]_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_100_0
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_0_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_0_IBUF_BUFG_collapsed_inst/O
                         net (fo=101, routed)         1.803     5.565    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.643 r  design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clkout1_buf/O
                         net (fo=121, routed)         1.868     9.511    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y54        FDRE                                         r  design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/C
                         clock pessimism             -0.280     9.232    
                         clock uncertainty            0.435     9.667    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.269     9.936    design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -9.936    
                         arrival time                           9.990    
  -------------------------------------------------------------------
                         slack                                  0.055    





