{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734881578295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734881578311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 21:02:58 2024 " "Processing started: Sun Dec 22 21:02:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734881578311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881578311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_Memory -c Data_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Memory -c Data_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881578311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734881579098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734881579098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(65) " "Verilog HDL warning at Data_Memory.v(65): extended using \"x\" or \"z\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734881590607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(70) " "Verilog HDL warning at Data_Memory.v(70): extended using \"x\" or \"z\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734881590607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734881590609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881590609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_TB " "Found entity 1: Data_Memory_TB" {  } { { "Data_Memory_TB.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734881590612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881590612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Memory " "Elaborating entity \"Data_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734881590643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734881591116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/output_files/Data_Memory.map.smsg " "Generated suppressed messages file C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/output_files/Data_Memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881591447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734881591919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734881591919 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[0\] " "No output dependent on input pin \"Rd\[0\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[1\] " "No output dependent on input pin \"Rd\[1\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[2\] " "No output dependent on input pin \"Rd\[2\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[3\] " "No output dependent on input pin \"Rd\[3\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[4\] " "No output dependent on input pin \"Rd\[4\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[5\] " "No output dependent on input pin \"Rd\[5\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[6\] " "No output dependent on input pin \"Rd\[6\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[7\] " "No output dependent on input pin \"Rd\[7\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[8\] " "No output dependent on input pin \"Rd\[8\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[9\] " "No output dependent on input pin \"Rd\[9\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[10\] " "No output dependent on input pin \"Rd\[10\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[11\] " "No output dependent on input pin \"Rd\[11\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[12\] " "No output dependent on input pin \"Rd\[12\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[13\] " "No output dependent on input pin \"Rd\[13\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[14\] " "No output dependent on input pin \"Rd\[14\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[15\] " "No output dependent on input pin \"Rd\[15\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[16\] " "No output dependent on input pin \"Rd\[16\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[17\] " "No output dependent on input pin \"Rd\[17\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[18\] " "No output dependent on input pin \"Rd\[18\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[19\] " "No output dependent on input pin \"Rd\[19\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[20\] " "No output dependent on input pin \"Rd\[20\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[21\] " "No output dependent on input pin \"Rd\[21\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[22\] " "No output dependent on input pin \"Rd\[22\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[23\] " "No output dependent on input pin \"Rd\[23\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[24\] " "No output dependent on input pin \"Rd\[24\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[25\] " "No output dependent on input pin \"Rd\[25\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[26\] " "No output dependent on input pin \"Rd\[26\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[27\] " "No output dependent on input pin \"Rd\[27\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[28\] " "No output dependent on input pin \"Rd\[28\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[29\] " "No output dependent on input pin \"Rd\[29\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[30\] " "No output dependent on input pin \"Rd\[30\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[31\] " "No output dependent on input pin \"Rd\[31\]\"" {  } { { "Data_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Data_Memory/Data_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734881591966 "|Data_Memory|Rd[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734881591966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734881591966 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734881591966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734881591966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734881591966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734881591998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 21:03:11 2024 " "Processing ended: Sun Dec 22 21:03:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734881591998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734881591998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734881591998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734881591998 ""}
