Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 10 08:51:18 2018
| Host         : Puget-141625 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file SYS_WRAPPER_control_sets_placed.rpt
| Design       : SYS_WRAPPER
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              45 |           25 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |              18 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+-----------------------------------------+------------------+----------------+
|  SCLK_BUFG     |                                           | RST_IBUF                                |                1 |              1 |
|  sg/my_clk/CLK |                                           |                                         |                2 |              2 |
|  CLK_IBUF_BUFG |                                           |                                         |                2 |              3 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/E[1]                   |                                         |                2 |              6 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/r_SSEG_CR_reg[0][0]    |                                         |                5 |              7 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/r_LEDS_reg[8][1]       |                                         |                5 |              8 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/r_SSEG_VAL2_reg[0][0]  |                                         |                3 |              8 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/E[0]                   |                                         |                5 |              8 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/r_LEDS_reg[8][0]       |                                         |                5 |              8 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/sp_sig_reg[0][0]       | rat/CPU/pipe234/my_cu/AR[0]             |                4 |              8 |
|  SCLK_BUFG     | my_debouncer/bounce_counter/s_count_inc   | my_debouncer/bounce_counter/s_count_rst |                4 |              8 |
|  SCLK_BUFG     |                                           |                                         |                6 |              9 |
|  SCLK_BUFG     | rat/CPU/pipe234/my_cu/count_sig_reg[9][0] | rat/CPU/pipe234/my_cu/AR[0]             |                6 |             10 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/RF_WR                  |                                         |                2 |             16 |
|  CLK_IBUF_BUFG |                                           | sg/my_clk/tmp_clk                       |                8 |             31 |
|  SCLK_BUFG     | rat/CPU/pipe1/prog/WE                     |                                         |               10 |             40 |
+----------------+-------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


