Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 15:24:10 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|      8 |            2 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              46 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------+------------------+------------------+----------------+
|  maxTick             | ra0/spi0/FSM_sequential_state_reg[0]_0 |                  |                1 |              1 |
|  maxTick             |                                        |                  |                3 |              3 |
|  maxTick             | ra0/spi0/E[0]                          |                  |                1 |              4 |
|  maxTick             | ra0/spi0/spi_clk_reg_reg_1[0]          |                  |                1 |              4 |
|  maxTick             | ra0/spi0/FSM_sequential_state_reg[4]   |                  |                3 |              5 |
|  maxTick             | ra0/spi0/p_clk12_in                    |                  |                2 |              6 |
|  maxTick             | ra0/spi0/din_0                         |                  |                4 |              8 |
|  maxTick             | ra0/counter                            |                  |                6 |              8 |
|  maxTick             | ra0/spi0/n_reg[2]_i_1_n_0              |                  |                2 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                        |                  |               10 |             34 |
+----------------------+----------------------------------------+------------------+------------------+----------------+


