Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/testbench_isim_beh.exe -prj C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/testbench_beh.prj testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/opcodes.vhd" into library opcodes
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUCommands.vhd" into library ALUCommands
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUStatus.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUShiftBlock.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUMulBlock.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUFBlock.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUAddBlock.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/AVRControl.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALUTest.vhd" into library work
Parsing VHDL file "C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/ALU_TEST_TB.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3225: Range is empty (null range)
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling package opcodes
Compiling package alucommands
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture dataflow of entity ALUFBlock [alufblock_default]
Compiling architecture dataflow of entity ALUShiftBlock [alushiftblock_default]
Compiling architecture dataflow of entity ALUAddBlock [aluaddblock_default]
Compiling architecture dataflow of entity ALUMulBlock [alumulblock_default]
Compiling architecture dataflow of entity ALUStatus [alustatus_default]
Compiling architecture dataflow of entity ALU [alu_default]
Compiling architecture dataflow of entity AVRControl [avrcontrol_default]
Compiling architecture structural of entity ALU_TEST [alu_test_default]
Compiling architecture tb_architecture of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/Albert/Documents/GitHub/AVR-Processor/src/AVR/testbench_isim_beh.exe
Fuse Memory Usage: 36744 KB
Fuse CPU Usage: 874 ms
