
### Security Operations Center (SOC) Application**
[](#awesome-soc-appliances)awesome-soc-appliances
=================================================

List of free software appliances for building a Security Operations Center (SOC)

[](#full-packet-capture-solution)Full Packet Capture Solution
-------------------------------------------------------------

*   [Arkime](https://github.com/arkime/arkime) - Large scale, full packet capturing, indexing, and database system.

[](#ids)IDS
-----------

*   [Snort](https://www.snort.org/)
*   [Suricata](https://github.com/OISF/suricata)

[](#network-traffic-logging)Network Traffic Logging
---------------------------------------------------

*   [Zeek](https://github.com/zeek/zeek)

[](#endpoint-visibility)Endpoint Visibility
-------------------------------------------

*   [osquery](https://osquery.io/)

[](#log-visualization)Log Visualization
---------------------------------------

*   [ELK Stack](https://www.elastic.co/products): [Elastic Search](https://www.elastic.co/products/elasticsearch) + [Logstash](https://www.elastic.co/products/logstash) + [Kibana](https://www.elastic.co/products/kibana)

[](#team-collaboration)Team Collaboration
-----------------------------------------

*   [Mattermost](http://mattermost.com/) - Locally-deployed group chat with support for private channels and file sharing.


 
[Vexriscv ‚≠ê 1,396](https://awesomeopensource.com/project/SpinalHDL/VexRiscv)

[A FPGA friendly 32 bit RISC-V CPU implementation](https://awesomeopensource.com/project/SpinalHDL/VexRiscv)

 

[Sooty ‚≠ê 958](https://awesomeopensource.com/project/TheresAFewConors/Sooty)

[The SOC Analysts all-in-one CLI tool to automate and speed up workflow.](https://awesomeopensource.com/project/TheresAFewConors/Sooty)

[Neorv32 ‚≠ê 680](https://awesomeopensource.com/project/stnolting/neorv32)

[üñ• An area-optimized, customizable MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.](https://awesomeopensource.com/project/stnolting/neorv32)

[Chipyard ‚≠ê 673](https://awesomeopensource.com/project/ucb-bar/chipyard)

[An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more](https://awesomeopensource.com/project/ucb-bar/chipyard)

[Xboot ‚≠ê 532](https://awesomeopensource.com/project/xboot/xboot)

[The extensible bootloader for embedded system with application engine, write once, run everywhere.](https://awesomeopensource.com/project/xboot/xboot)

[Riscv Cores List ‚≠ê 529](https://awesomeopensource.com/project/riscvarchive/riscv-cores-list)

[RISC-V Cores, SoC platforms and SoCs](https://awesomeopensource.com/project/riscvarchive/riscv-cores-list)
 

[Riscv\_vhdl ‚≠ê 404](https://awesomeopensource.com/project/sergeykhbr/riscv_vhdl)

[Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators](https://awesomeopensource.com/project/sergeykhbr/riscv_vhdl)

[Vast ‚≠ê 340](https://awesomeopensource.com/project/tenzir/vast)

[üîÆ Visibility Across Space and Time ‚Äì The network telemetry engine for data-driven security investigations.](https://awesomeopensource.com/project/tenzir/vast)

[Meerkat ‚≠ê 306](https://awesomeopensource.com/project/TonyPhipps/Meerkat)

[A collection of PowerShell modules designed for artifact gathering and reconnaisance of Windows-based endpoints.](https://awesomeopensource.com/project/TonyPhipps/Meerkat)

[E203\_hbirdv2 ‚≠ê 289](https://awesomeopensource.com/project/riscv-mcu/e203_hbirdv2)

[The Ultra-Low Power RISC-V Core](https://awesomeopensource.com/project/riscv-mcu/e203_hbirdv2)

[Vitis\_accel\_examples ‚≠ê 241](https://awesomeopensource.com/project/Xilinx/Vitis_Accel_Examples)

[Vitis\_Accel\_Examples](https://awesomeopensource.com/project/Xilinx/Vitis_Accel_Examples)

[Siem ‚≠ê 213](https://awesomeopensource.com/project/TonyPhipps/SIEM)

[SIEM Tactics, Techiques, and Procedures](https://awesomeopensource.com/project/TonyPhipps/SIEM)

[Neo430 ‚≠ê 178](https://awesomeopensource.com/project/stnolting/neo430)

[üíª A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.](https://awesomeopensource.com/project/stnolting/neo430)

[Ui Model ‚≠ê 125](https://awesomeopensource.com/project/ui-model/ui-model)

[UI Model major repository](https://awesomeopensource.com/project/ui-model/ui-model)

[Patrowlhears ‚≠ê 116](https://awesomeopensource.com/project/Patrowl/PatrowlHears)

[PatrowlHears - Vulnerability Intelligence Center / Exploits](https://awesomeopensource.com/project/Patrowl/PatrowlHears)

[Ustc Rvsoc ‚≠ê 107](https://awesomeopensource.com/project/WangXuan95/USTC-RVSoC)

[FPGA-based RISC-V CPU+SoC.](https://awesomeopensource.com/project/WangXuan95/USTC-RVSoC)

[Rggen ‚≠ê 96](https://awesomeopensource.com/project/rggen/rggen)

[Code generation tool for configuration and status registers](https://awesomeopensource.com/project/rggen/rggen)

[Gsoc 2017 Accepted Proposals ‚≠ê 95](https://awesomeopensource.com/project/saurabhshri/GSoC-2017-Accepted-Proposals)

[Contains information about accepted GSoC 2017 Projects across various organizations along with the proposals.](https://awesomeopensource.com/project/saurabhshri/GSoC-2017-Accepted-Proposals)

[Saxonsoc ‚≠ê 93](https://awesomeopensource.com/project/SpinalHDL/SaxonSoc)

[SoC based on VexRiscv and ICE40 UP5K](https://awesomeopensource.com/project/SpinalHDL/SaxonSoc)

[Theroadofso ‚≠ê 58](https://awesomeopensource.com/project/satan1a/TheRoadOfSO)

[Â≠¶‰π†ÂÆâÂÖ®ËøêËê•ÁöÑËÆ∞ÂΩï | The knowledge base of security operation](https://awesomeopensource.com/project/satan1a/TheRoadOfSO)

[Azure Sentinel 4 Secops ‚≠ê 54](https://awesomeopensource.com/project/eshlomo1/Azure-Sentinel-4-SecOps)

[Azure Sentinel 4 SecOps](https://awesomeopensource.com/project/eshlomo1/Azure-Sentinel-4-SecOps)

[Riscy Soc ‚≠ê 54](https://awesomeopensource.com/project/AleksandarKostovic/Riscy-SoC)

[Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog](https://awesomeopensource.com/project/AleksandarKostovic/Riscy-SoC)

 

[Firechip ‚≠ê 46](https://awesomeopensource.com/project/firesim/firechip)

[Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator used in FireSim.](https://awesomeopensource.com/project/firesim/firechip)

[Nus Scripts ‚≠ê 36](https://awesomeopensource.com/project/nusmodifications/nus-scripts)

[Scripts to make life as an NUS student better and easier.](https://awesomeopensource.com/project/nusmodifications/nus-scripts)

[Occupationcoder ‚≠ê 34](https://awesomeopensource.com/project/aeturrell/occupationcoder)

[Given a job title and job description, the algorithm assigns a standard occupational classification (SOC) code to the job.](https://awesomeopensource.com/project/aeturrell/occupationcoder)

[Fpga\_ultrasound ‚≠ê 22](https://awesomeopensource.com/project/waynezv/FPGA_Ultrasound)

[CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.](https://awesomeopensource.com/project/waynezv/FPGA_Ultrasound)

[Naps ‚≠ê 22](https://awesomeopensource.com/project/apertus-open-source-cinema/naps)

[An experiment for building gateware for the axiom micro / beta using nmigen and yosys](https://awesomeopensource.com/project/apertus-open-source-cinema/naps)

[Occupationcoder ‚≠ê 21](https://awesomeopensource.com/project/bank-of-england/occupationcoder)

[Given a job title and job description, the algorithm assigns a standard occupational classification (SOC) code to the job.](https://awesomeopensource.com/project/bank-of-england/occupationcoder)

[Jetsonjs ‚≠ê 20](https://awesomeopensource.com/project/jeeliz/jetsonjs)

[Embed a JavaScript/WebGL application on a Nvidia Jetson TX2 and stream the results through websockets. It does not rely on CUDA/Jetpack. HDMI touchscreen, virtual keyboard, GPIO control, wifi config are included.](https://awesomeopensource.com/project/jeeliz/jetsonjs)

[Mark\_ii ‚≠ê 20](https://awesomeopensource.com/project/VladisM/MARK_II)

[Simple SoC in VHDL with full toolchain and custom board.](https://awesomeopensource.com/project/VladisM/MARK_II)

[Rts Queries ‚≠ê 19](https://awesomeopensource.com/project/mcafee-enterprise/RTS-Queries)

[Practical Orientation Of MVISION EDR Query Language](https://awesomeopensource.com/project/mcafee-enterprise/RTS-Queries)

[Socprint ‚≠ê 18](https://awesomeopensource.com/project/dlqs/SOCprint)

[POSIX‚Ñ¢-compliant, zero-dependency shell script to print in NUS SoC](https://awesomeopensource.com/project/dlqs/SOCprint)

[Penguino Stm32wl Lora E5 ‚≠ê 18](https://awesomeopensource.com/project/azerimaker/Penguino-STM32WL-LoRa-E5)

[This repo contains all the necessary design and fabrication files for the Seeed Studio LoRa-E5 based Penguino Feather breakout board.](https://awesomeopensource.com/project/azerimaker/Penguino-STM32WL-LoRa-E5)

[Picoblaze Library ‚≠ê 18](https://awesomeopensource.com/project/Paebbels/PicoBlaze-Library)

[The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA).](https://awesomeopensource.com/project/Paebbels/PicoBlaze-Library)

[Rggen ‚≠ê 17](https://awesomeopensource.com/project/taichi-ishitani/rggen)

[This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).](https://awesomeopensource.com/project/taichi-ishitani/rggen)

[Hf Risc ‚≠ê 16](https://awesomeopensource.com/project/sjohann81/hf-risc)

[HF-RISC SoC](https://awesomeopensource.com/project/sjohann81/hf-risc)

[Sha256hasher ‚≠ê 15](https://awesomeopensource.com/project/Goshik92/SHA256Hasher)

[SHA-256 IP core for ZedBoard (Zynq SoC)](https://awesomeopensource.com/project/Goshik92/SHA256Hasher)

[Cyberops ‚≠ê 13](https://awesomeopensource.com/project/santosomar/cyberops)

[Cisco Press CCNA Cyber Ops Books and Video Courses supplemental information and additional study materials.](https://awesomeopensource.com/project/santosomar/cyberops)

[Rda8810 ‚≠ê 11](https://awesomeopensource.com/project/SoCXin/RDA8810)

[L4ÔºöCortex A5 GSM SoC RDA8810](https://awesomeopensource.com/project/SoCXin/RDA8810)

[Sepcon ‚≠ê 10](https://awesomeopensource.com/project/ronstovsky/sepcon)

[Probably not the last JS framework you'll live to see](https://awesomeopensource.com/project/ronstovsky/sepcon)

[Ch579 ‚≠ê 9](https://awesomeopensource.com/project/SoCXin/CH579)

[S4 L2 R3: WCH Cortex-M0 ETH/BLE SoCÔºàCH579/CH578/CH577)](https://awesomeopensource.com/project/SoCXin/CH579)

[Xulalx25soc ‚≠ê 9](https://awesomeopensource.com/project/ZipCPU/xulalx25soc)

[A System on a Chip Implementation for the XuLA2-LX25 board](https://awesomeopensource.com/project/ZipCPU/xulalx25soc)

[Misp Stix Esm ‚≠ê 9](https://awesomeopensource.com/project/mohlcyber/MISP-STIX-ESM)

[Exports MISP events to STIX and ingest into McAfee ESM](https://awesomeopensource.com/project/mohlcyber/MISP-STIX-ESM)

[Raptor ‚≠ê 9](https://awesomeopensource.com/project/efabless/raptor)

[Arm Cortex-M0 based Customizable SoC for IoT Applications](https://awesomeopensource.com/project/efabless/raptor)

[Openwrt Xiaomi Mir3 ‚≠ê 8](https://awesomeopensource.com/project/Baumgartl/openwrt-xiaomi-mir3)

[OpenWrt with support for the Xiaomi Mi WiFi Router 3 a/k/a MIR3. Based on current stable release v18.06.2 with Linux Kernel 4.14.95.](https://awesomeopensource.com/project/Baumgartl/openwrt-xiaomi-mir3)

[Gem5 Graphics ‚≠ê 8](https://awesomeopensource.com/project/gem5-graphics/gem5-graphics)

[gem5 simulator with a gpgpu+graphics GPU model](https://awesomeopensource.com/project/gem5-graphics/gem5-graphics)
 

[Jtx1inst ‚≠ê 7](https://awesomeopensource.com/project/cezs/jtx1inst)

[A custom C API for instrumenting Jetson TX1‚Äôs SoM and SoC](https://awesomeopensource.com/project/cezs/jtx1inst)

[Barebonescortexm0 ‚≠ê 7](https://awesomeopensource.com/project/siorpaes/BareBonesCortexM0)

[Extremely basic CortexM0 SoC based on ARM DesignStart Eval](https://awesomeopensource.com/project/siorpaes/BareBonesCortexM0)

[Surnames ‚≠ê 7](https://awesomeopensource.com/project/SajjadPourali/Surnames)

[Surnames dispersion around the world which sorted by population](https://awesomeopensource.com/project/SajjadPourali/Surnames)

[Edaac ‚≠ê 7](https://awesomeopensource.com/project/EDAAC/EDAAC)

[EDA Analytics Central](https://awesomeopensource.com/project/EDAAC/EDAAC)

[Videozip ‚≠ê 6](https://awesomeopensource.com/project/ZipCPU/videozip)

[A ZipCPU SoC for the Nexys Video board supporting video functionality](https://awesomeopensource.com/project/ZipCPU/videozip)

[Awesome Soc Appliances ‚≠ê 6](https://awesomeopensource.com/project/moshekaplan/awesome-SOC-appliances)

[A curated list of FOSS software appliances for building a SOC](https://awesomeopensource.com/project/moshekaplan/awesome-SOC-appliances)

[Softwareprinciples ‚≠ê 6](https://awesomeopensource.com/project/kadir-code/SoftwarePrinciples)

[This repository contains SOLID principles explainations and for each principle have an example.](https://awesomeopensource.com/project/kadir-code/SoftwarePrinciples)

[Bossa ‚≠ê 6](https://awesomeopensource.com/project/MaxXSoft/Bossa)

[BOOM's Simulation Accelerator.](https://awesomeopensource.com/project/MaxXSoft/Bossa)

[Atc Mitigation ‚≠ê 5](https://awesomeopensource.com/project/atc-project/atc-mitigation)

[Actionable analytics designed to combat threats based on MITRE's ATT&CK.](https://awesomeopensource.com/project/atc-project/atc-mitigation)

[E2d Hi3798cv200 ‚≠ê 5](https://awesomeopensource.com/project/leandrotsampa/e2d-hi3798cv200)

[STB Hisilicon SoC Hi3798Cv200 running Debian Buster with Enigma2 v6.4 (Transcoding Support) + KODI v19-alpha with (HW Video Decoding) + RetroArch v1.8.5](https://awesomeopensource.com/project/leandrotsampa/e2d-hi3798cv200)

[Soc Riscv ‚≠ê 5](https://awesomeopensource.com/project/PacoReinaCampo/SoC-RISCV)

[System on Chip with RISCV-32 / RISCV-64 / RISCV-128](https://awesomeopensource.com/project/PacoReinaCampo/SoC-RISCV)

[Chips\_v ‚≠ê 4](https://awesomeopensource.com/project/dawsonjon/chips_v)

[RISC-V System on Chip Builder](https://awesomeopensource.com/project/dawsonjon/chips_v)

[Zynq Tx Utt ‚≠ê 4](https://awesomeopensource.com/project/JulienGrv/Zynq-TX-UTT)

[Project about hardware acceleration performance on a Xilinx Zynq-7000 SoC ZC702](https://awesomeopensource.com/project/JulienGrv/Zynq-TX-UTT)

[Hisilicon Kernel ‚≠ê 4](https://awesomeopensource.com/project/leandrotsampa/hisilicon-kernel)

[Hisilicon Kernel v4.4.35 for SoC Hi3798Cv200 / Hi3798Mv200. (Check Wiki Page for More Info)](https://awesomeopensource.com/project/leandrotsampa/hisilicon-kernel)

[Axi Crossbar ‚≠ê 4](https://awesomeopensource.com/project/dpretet/axi-crossbar)

[An AXI4 crossbar implementation in SystemVerilog](https://awesomeopensource.com/project/dpretet/axi-crossbar)

[Rtl8711am ‚≠ê 3](https://awesomeopensource.com/project/SoCXin/RTL8711AM)

[L5 R5 : Realtek Ameba Cortex-M3 166MHz SoC (RTL8711AM)](https://awesomeopensource.com/project/SoCXin/RTL8711AM)

[Esp32c3 ‚≠ê 3](https://awesomeopensource.com/project/SoCXin/ESP32C3)

[S4 L4 R3ÔºöEspressif RISC-V 160MHz WiFi BLE SoC (ESP32-C3)](https://awesomeopensource.com/project/SoCXin/ESP32C3)

[Rda5981 ‚≠ê 3](https://awesomeopensource.com/project/SoCXin/RDA5981)

[L2Ôºöcortex M4 160MHz WiFi SoCÔºàRAD5981Ôºâ](https://awesomeopensource.com/project/SoCXin/RDA5981)

[Ch573 ‚≠ê 3](https://awesomeopensource.com/project/SoCXin/CH573)

[L2 R2: WCH RISC-V BLE SoC (CH573/CH571)](https://awesomeopensource.com/project/SoCXin/CH573)

[Soc\_sablona ‚≠ê 3](https://awesomeopensource.com/project/Kubiczek36/SOC_sablona)

[≈°ablona pro psan√≠ SOƒåky v syst√©mu Latex](https://awesomeopensource.com/project/Kubiczek36/SOC_sablona)

[Unpi Net ‚≠ê 3](https://awesomeopensource.com/project/Mr-Markus/unpi-net)

[A .Net implementation of Texas Intrument's Unified Network Processor Interface (UNPI)](https://awesomeopensource.com/project/Mr-Markus/unpi-net)

[Arm Linux Study ‚≠ê 3](https://awesomeopensource.com/project/Staok/ARM-Linux-Study)

[ARM Linux ÁöÑÂ≠¶‰π†ÂéÜÁ®ãÔºåÊñáÁ´†ÈÅµÂÆà CC BY NC SA 4.0 ÂçèËÆÆ„ÄÇ](https://awesomeopensource.com/project/Staok/ARM-Linux-Study)

[Webscraping ‚≠ê 2](https://awesomeopensource.com/project/superpb9/webscraping)

[A handy web scraping tool to check a source IP/Domain](https://awesomeopensource.com/project/superpb9/webscraping)

[Nativeamp ‚≠ê 2](https://awesomeopensource.com/project/topalovicdraganl/nativeAMP)

[One solution of Unsupervised AMP, concept where multiple operating systems or bare-metal applications run on individual CPU cores.](https://awesomeopensource.com/project/topalovicdraganl/nativeAMP)

 

[Hisi Initregtable Parser ‚≠ê 2](https://awesomeopensource.com/project/kakigate/hisi-initregtable-parser)

[A parser to make binary tables used by HiSilicon SoC bootloader(u-boot) early low level function init\_registers() human readable](https://awesomeopensource.com/project/kakigate/hisi-initregtable-parser)

[Soc Ntm ‚≠ê 2](https://awesomeopensource.com/project/PacoReinaCampo/SoC-NTM)

[Neural Turing Machine for a System on Chip verified with UVM/OSVVM/FV](https://awesomeopensource.com/project/PacoReinaCampo/SoC-NTM)

[Scarv Soc ‚≠ê 2](https://awesomeopensource.com/project/scarv/scarv-soc)

[SCARV: a side-channel hardened RISC-V platform](https://awesomeopensource.com/project/scarv/scarv-soc)

[Elvis ‚≠ê 2](https://awesomeopensource.com/project/kfwong/elvis)

[ELVIS is a batch downloader for IVLE workbin. IVLE is used by students in National University of Singapore. This application is still under development.](https://awesomeopensource.com/project/kfwong/elvis)

[Soc Dv ‚≠ê 2](https://awesomeopensource.com/project/PacoReinaCampo/SoC-DV)

[System on Chip verified with UVM/OSVVM/FV](https://awesomeopensource.com/project/PacoReinaCampo/SoC-DV)

[Fpga 3d Printer ‚≠ê 2](https://awesomeopensource.com/project/Sencudra/FPGA-3D-Printer)

[–†–∞–∑—Ä–∞–±–æ—Ç–∫–∞ 3D-–ü—Ä–∏–Ω—Ç–µ—Ä–∞ —Å —É–ø—Ä–∞–≤–ª—è—é—â–∏–º –º–æ–¥—É–ª–µ–º –Ω–∞ –æ—Å–Ω–æ–≤–µ –ü–õ–ò–°](https://awesomeopensource.com/project/Sencudra/FPGA-3D-Printer)

[Soc Presentation 2019 ‚≠ê 2](https://awesomeopensource.com/project/xiaoxiae/soc-presentation-2019)

[The source code to my SOƒå presentation for the year 2019.](https://awesomeopensource.com/project/xiaoxiae/soc-presentation-2019)

[Socsim ‚≠ê 2](https://awesomeopensource.com/project/mariusmm/SoCSIM)

[SoC emulator to work with a HAL and write apps for FreeRTOS using a Linux box.](https://awesomeopensource.com/project/mariusmm/SoCSIM)

[Orca Sim ‚≠ê 2](https://awesomeopensource.com/project/andersondomingues/orca-sim)

[A Framework for System Modeling, Simulation, and Emulation](https://awesomeopensource.com/project/andersondomingues/orca-sim)

[Mt3620 ‚≠ê 2](https://awesomeopensource.com/project/SoCXin/MT3620)

[L7 R7: MediaTek Cortex-A7/M4 Azure SoC (MT3620)](https://awesomeopensource.com/project/SoCXin/MT3620)

[Mdm9206 ‚≠ê 2](https://awesomeopensource.com/project/SoCXin/MDM9206)

[L7 R7: Qualcomm Cortex-A7 NB-IoT SoC (MDM9206)](https://awesomeopensource.com/project/SoCXin/MDM9206)

[Digitaltwincyberrange ‚≠ê 2](https://awesomeopensource.com/project/DigitalTwinSocCyberrange/DigitalTwinCyberrange)

[DigitalTwinSocCyberrange is a research project by the University of Regensburg and the Ionian University. This prototype aims to provide training for SOC analysts in a highly realistic scenario making use of the simulation component of the digital twin of an industrial filling plant.](https://awesomeopensource.com/project/DigitalTwinSocCyberrange/DigitalTwinCyberrange)

[Soc Now ‚≠ê 2](https://awesomeopensource.com/project/merledu/SoC-Now)

[An open source Mini SoC Generator which will generate SoC based on parameters.](https://awesomeopensource.com/project/merledu/SoC-Now)

[Xilinx\_max\_power ‚≠ê 2](https://awesomeopensource.com/project/pConst/xilinx_max_power)

[Creating dummy load to dissipate maximum power in Xilinx FPGA](https://awesomeopensource.com/project/pConst/xilinx_max_power)

[Cardinal Nic And Chip Multiprocessor ‚≠ê 2](https://awesomeopensource.com/project/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor)

[Cardinal NIC and Chip Multiprocessor](https://awesomeopensource.com/project/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor)

[Robin ‚≠ê 1](https://awesomeopensource.com/project/varkenvarken/robin)

[SoC design targeted at the IceBreaker board](https://awesomeopensource.com/project/varkenvarken/robin)

[Detection Rules ‚≠ê 1](https://awesomeopensource.com/project/SeyedAmirAli315/Detection-Rules)

[](https://awesomeopensource.com/project/SeyedAmirAli315/Detection-Rules)

[Fpgacha ‚≠ê 1](https://awesomeopensource.com/project/Goshik92/FpgaCha)

[Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)](https://awesomeopensource.com/project/Goshik92/FpgaCha)

[Firewall Tools ‚≠ê 1](https://awesomeopensource.com/project/hoat23/Firewall-Tools)

[](https://awesomeopensource.com/project/hoat23/Firewall-Tools)

[Tp\_tlm ‚≠ê 1](https://awesomeopensource.com/project/ayoubSoussi/TP_TLM)

[This repo contains two labs for using SystemC libraries for TLM modeling.](https://awesomeopensource.com/project/ayoubSoussi/TP_TLM)

[Pingponggame\_soc ‚≠ê 1](https://awesomeopensource.com/project/purang2/PingpongGame_SoC)

[SoC HW,SW ÏÑ§Í≥Ñ ÌîÑÎ°úÏ†ùÌä∏: ELEC/SoCÏÑ§Í≥Ñ Î∞è ÌîÑÎ°úÍ∑∏ÎûòÎ∞ç/2020 1ÌïôÍ∏∞/Í≤ΩÎ∂ÅÎåÄÌïôÍµê Î¨∏Î≥ëÏù∏ ÍµêÏàòÎãò](https://awesomeopensource.com/project/purang2/PingpongGame_SoC)

[Fdu Soc 2020 ‚≠ê 1](https://awesomeopensource.com/project/JeffersonQin/FDU-SoC-2020)

[Source code for Fudan University SoC Course in Summer 2020.](https://awesomeopensource.com/project/JeffersonQin/FDU-SoC-2020)

[Esem16 ‚≠ê 1](https://awesomeopensource.com/project/SoCXin/ESEM16)

[L3ÔºöEastsoft Cortex M0 ÂçïÂêëËÆ°Èáè SoC (ESEM16)](https://awesomeopensource.com/project/SoCXin/ESEM16)

[Openbsd Pine A64 Lts ‚≠ê 1](https://awesomeopensource.com/project/epsilon-0/openbsd-pine-a64-lts)

[Instructions to install OpenBSD (-current) on the Pine A64 LTS model](https://awesomeopensource.com/project/epsilon-0/openbsd-pine-a64-lts)

[Eai80 ‚≠ê 1](https://awesomeopensource.com/project/SoCXin/EAI80)

[L6: Gree Edgeless Cortex M4F SoC (EAI80)](https://awesomeopensource.com/project/SoCXin/EAI80)

[Ht8550 ‚≠ê 1](https://awesomeopensource.com/project/SoCXin/HT8550)

[L1 R3Ôºöhitrendtech 8051 G3&BPSK PLC SoC (HT8550/HT8580)](https://awesomeopensource.com/project/SoCXin/HT8550)

[Socos ‚≠ê 1](https://awesomeopensource.com/project/rostislav-nikitin/socOS)

[socOS is an open source System On a Chip Operating System designed for the AVR MCUs](https://awesomeopensource.com/project/rostislav-nikitin/socOS)

[Zr Soc ‚≠ê 1](https://awesomeopensource.com/project/brabect1/zr-soc)

[RISC-V SoC featuring zero-riscy core.](https://awesomeopensource.com/project/brabect1/zr-soc)

[Hd\_embedded\_rust ‚≠ê 1](https://awesomeopensource.com/project/ju6ge/hd_embedded_rust)

[This is a repo for enablingen using rust for an embedded soc, used at the university of heidelbergs embedded systems course.](https://awesomeopensource.com/project/ju6ge/hd_embedded_rust)

[A7 Sequencer ‚≠ê 1](https://awesomeopensource.com/project/ndiocson/A7-sequencer)

[An N-Step Sequencer implemented on an Arty A7-35T FPGA board.](https://awesomeopensource.com/project/ndiocson/A7-sequencer)

 