{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Debug authentication on RW612/RW610\n",
    "\n",
    "## Introduction\n",
    "The fundamental principles of debugging, which require access to the system state and system information, conflict with the principles of security, which require the restriction of access to assets. Thus, many products disable debug access completely before deploying the product. To address these challenges, the chip offers a debug authentication protocol as a mechanism to authenticate the debugger (an external entity) has the credentials approved by the product manufacturer before granting debug access to the device.\n",
    "The debug authentication is a challenge-response scheme and assures that only the debugger in possession of the required debug credentials can successfully authenticate over the debug interface and access restricted parts of the device. \n",
    "\n",
    "The protocol is divided into steps as described below:\n",
    "1. The debugger initiates the Debug Mailbox message exchange by setting the CSW[RESYNCH_REQ] bit and\n",
    "CSW[CHIP_RESET_REQ] bit of DM-AP.\n",
    "2. The debugger waits (minimum 30 ms) for the devices to restart and enter debug mailbox request handling loop.\n",
    "3. The debugger sends Debug Authentication Start command (command code 10h) to the device.\n",
    "4. The device responds back with Debug Authentication Challenge (DAC) packet based on the debug access rights preconfigured in CMPA fields, which are collectively referred as Device Credential Constraints Configuration (DCFG_CC).\n",
    "The response packet also contains a 32 bytes random challenge vector.\n",
    "5. The debugger responds to the challenge with a Debug Authentication Response (DAR) message by using an\n",
    "appropriate debug certificate, matching the device identifier in the DAC. The DAR packet contains the debug access\n",
    "permission certificate, also referred as Debug Credential (DC), and a cryptographic signature binding the DC and the\n",
    "challenge vector provided in the DAC.\n",
    "6. The device on receiving the DAR, validates the contents by verifying the cryptographic signature of the message using\n",
    "the debugger's public key present in the embedded the Debug Credential (DC). On successful validation of DAR, the\n",
    "device enables access to the debug domains permitted in the DC\n",
    "\n",
    "![debug_authentication_flow](../img/debug_authentication_flow.png)\n",
    "\n",
    "## WARNING!\n",
    "\n",
    "This configuration is used only for demonstration purpose.\n",
    "For final security device configuration go through all configuration possibilities and define your own specific config/keys.\n",
    "\n",
    "## 1. Prerequisites\n",
    "- SPSDK is needed with examples extension. `pip install spsdk[examples]` (Please refer to the [installation](../../_knowledge_base/installation_guide.rst) documentation.)\n",
    "\n",
    "- This example uses FRDM-RW612 board. This is example board configuration without external debugger. It is also possible to use configuration with external debugger such as JLink debug probe.\n",
    "\n",
    "  <img src=\"../../_data/img/boards/frdm-rw612.png\" alt=\"frdm-rw612\" height=\"300\">\n",
    "\n",
    "- Running signed MBI application (see Device preparation)\n",
    "\n",
    "### 1.1 Let's prepare the environment"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "env: JUPYTER_SPSDK=1\n",
      "Created `%!` as an alias for `%execute`.\n"
     ]
    }
   ],
   "source": [
    "from spsdk.utils.jupyter_utils import YamlDiffWidget\n",
    "\n",
    "# This env variable sets colored logger output to STDOUT\n",
    "%env JUPYTER_SPSDK=1\n",
    "# Set a magic for command execution and echo\n",
    "%alias execute echo %l && %l\n",
    "%alias_magic ! execute\n",
    "\n",
    "WORKSPACE = \"workspace/\"  # change this to path to your workspace\n",
    "KEYS = \"../../_data/keys/ecc256/\"  # change this to path to your keys\n",
    "INPUTS = \"inputs/\"\n",
    "DC_CONFIG = INPUTS + \"dc_config.yaml\"\n",
    "SR_CONFIG = INPUTS + \"sr_config.yaml\"\n",
    "\n",
    "# choose debug interface\n",
    "INTERFACE = \"pyocd\"\n",
    "# choose family\n",
    "FAMILY = \"rw612\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Generate RoT + Debug auth keys\n",
    "\n",
    "First we need to generate Root of Trust Keys (RoTKs)/Super Root Keys (SRKs) and Debug Credential Key (DCK). Use *nxpcrypto* app to generate secp256r1 keys (see [How-to-get-keys-using-nxpcrypto](../../crypto/keys.ipynb)).\n",
    "We will need by default create 4 RoTKs and 1 DCK.\n",
    "\n",
    "The notebook is using pre-generated keys just for that example purposes from folder `_data/keys/ecc256` in root of all SPSDK examples."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. Device preparation\n",
    "\n",
    "In chip MUST be loaded signed application to show capability of DAT in real application.. To achieve that we do those steps:\n",
    " - Go to ISP mode using *nxpdebugmbox* utility\n",
    " - Create signed MBI with matching keys used in example\n",
    " - Create Bootable image with generated example and FCB block\n",
    " - Load the created image into chip flash"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -f rw612 -i pyocd cmd ispmode -m 1 \n",
      "  #   Interface   Id           Description             \n",
      "-------------------------------------------------------\n",
      "  0   PyOCD       1069211762   Segger J-Link MCU-Link  \n",
      "Entering into ISP mode succeeded\n",
      "nxpdevscan \n",
      "-------- Connected NXP USB Devices --------\n",
      "\n",
      "-------- Connected NXP UART Devices --------\n",
      "\n",
      "Port: COM119\n",
      "Type: mboot device\n",
      "\n",
      "-------- Connected NXP SIO Devices --------\n",
      "\n",
      "-------- Connected NXP UUU Devices --------\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# force device to ISP mode\n",
    "%! nxpdebugmbox -f $FAMILY -i $INTERFACE cmd ispmode -m 1\n",
    "# check if the device is connected and detected by PC\n",
    "%! nxpdevscan"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpimage mbi export -c inputs/mbi_xip_signed.yaml \n",
      "RKTH: e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd\n",
      "Success. (Master Boot Image: workspace/mbi.bin created.)\n",
      "nxpimage bootable-image merge -c inputs/bootimg_rw61x_flexspi_nor.yaml -o workspace/bootable_image.bin \n",
      "Success. (Bootable Image: workspace/bootable_image.bin created) \n",
      "nxpmemcfg blhost-script -f rw612 -p flexspi_nor -m W25QxxxJV -i quad_spi --output workspace/script.txt --force \n",
      "Loaded option words: Opt0: 0xC0000007\n",
      "Exported blhost script.\n",
      "blhost -p COM119 batch workspace/script.txt \n",
      "Response status = 0 (0x0) Success.\n",
      "Response status = 0 (0x0) Success.\n",
      "blhost -p COM119 flash-erase-region 0x08000000 0x10000 \n",
      "Response status = 0 (0x0) Success.\n",
      "blhost -p COM119 write-memory 0x08000000 workspace/bootable_image.bin \n",
      "Writing memory\n",
      "Response status = 0 (0x0) Success.\n",
      "Response word 1 = 22772 (0x58f4)\n"
     ]
    }
   ],
   "source": [
    "# determine the interface connection based on the result from nxpdevscan\n",
    "UART = \"-p COM119\"\n",
    "# Create MBI\n",
    "%! nxpimage mbi export -c inputs/mbi_xip_signed.yaml\n",
    "# Merge MBI and FCB to bootable image\n",
    "%! nxpimage bootable-image merge -c inputs/bootimg_rw61x_flexspi_nor.yaml -o workspace/bootable_image.bin\n",
    "# Load it into flash\n",
    "# Memory configuration\n",
    "%! nxpmemcfg blhost-script -f $FAMILY -p flexspi_nor -m W25QxxxJV -i quad_spi --output workspace/script.txt --force\n",
    "%! blhost $UART batch workspace/script.txt\n",
    "\n",
    "# Erase memory\n",
    "%! blhost $UART flash-erase-region 0x08000000 0x10000\n",
    "# Write\n",
    "%! blhost $UART write-memory 0x08000000 workspace/bootable_image.bin"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Generate debug credential file including its configuration file\n",
    "\n",
    "First we need to prepare the configuration file for `debug credential file` export. Let's begin by creating a template configuration file using the `nxpdebugmbox dat dc get-template` command. To simplify this example, we have already prepared that configuration, which can be found in the [./inputs/dc_config.yaml](./inputs/dc_config.yaml) file. Below, we'll compare the differences between the template and our customized example to highlight the additions we've made.\n",
    "\n",
    "Note: As is mentioned in introduction, the DC file should be created by owner of RoT credentials.\n",
    "\n",
    "Note: Example how to get UUID for one device: Connect debug probe into the connector and read the UUID by `nxpdebugmbox -f rw612 tool get-uuid`\n",
    "\n",
    "<span style=\"color:red\">NOTICE: Specify the chip revision precisely, because there is in SOCC value!\n",
    "- A1: socc = 0x4\n",
    "- A2: socc = 0xA\n",
    "</span>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -f rw612 dat dc get-template -o workspace/dc_config.yaml --force \n",
      "The Debug Credentials template for rw612 has been saved into workspace/dc_config.yaml YAML file\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_e7fee36e7375ce2e95dcb692dbb79cf2 {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_e7fee36e7375ce2e95dcb692dbb79cf2() {\n",
       "            var diffView = document.getElementById('diffView_e7fee36e7375ce2e95dcb692dbb79cf2');\n",
       "            var userConfigView = document.getElementById('userConfigView_e7fee36e7375ce2e95dcb692dbb79cf2');\n",
       "            var button = document.getElementById('toggleButton_e7fee36e7375ce2e95dcb692dbb79cf2');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_e7fee36e7375ce2e95dcb692dbb79cf2()\" id=\"toggleButton_e7fee36e7375ce2e95dcb692dbb79cf2\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,# Copyright 2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# ==================================  Debug Credential file Configuration for rw612  ===================================

# -------------------------------------------------------- Note --------------------------------------------------------

# Debug credential file has following binary structure:
#  ============================================
#  ============================================
#  ===              Version                 ===
#  ============================================
#  ===             Soc Class                ===
#  ============================================
#  ===                UUID                  ===
#  ============================================
#  ===    RoT Meta SHA256 of following:     ===
#  ===          RoT Key0 SHA256             ===
#  ===          RoT Key1 SHA256             ===
#  ===          RoT Key2 SHA256             ===
#  ===          RoT Key3 SHA256             ===
#  ============================================
#  ===        Debugger Key DCK (Pub):       ===
#  ===                                      ===
#  ============================================
#  ===              CC SOCU                 ===
#  ============================================
#  ===               CC VU                  ===
#  ============================================
#  ===                 CB                   ===
#  ============================================
#  ===            RoT Key (pub)             ===
#  ===                                      ===
#  ============================================
#  ============================================
#  ===       Signature of all block         ===
#  ===  SHA256 of whole block => Sign(RoTK) ===
#  ============================================
#  ============================================

#  ============================================
#  Debug Credential Signature
#  ============================================
#  There are two ways how sign the final DC data blob.

#  1. In case that you is available private pair for rot_meta with index rot_id just use first simple style
#  to use it by rotk key. As a second way to do same is use sign_provider (or signProvider - both are accepted) option
# with 'type=file'.

#  2. For case that Debug Credential files are generated in untrusted environment (without access to RoT private keys),
#  there is option to use plugin (example how to create own plugin is in: ./SPSDK/examples/dat/hsm/). The plugin
#  has simple interface that allows handle DC data blob into plugin with index of RoT meta public key to get back signed
#  DC image.

#  Those options are exclusive, so only one option could be used to sign the DC.

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# ------------------------------===== The chip family name [Conditionally required] =====-------------------------------
# Description: NXP chip family identifier.
# Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28,
# lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153,
# mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimx8ulp,
# mimx9131, mimx9352, mimx9596, mimxrt1181, mimxrt1182, mimxrt1187, mimxrt1189, mimxrt533s, mimxrt555s, mimxrt595s,
# mimxrt685s, mimxrt798s, nhs52s04, rw610, rw612>
family: rw612
# -----------------------------------------===== MCU revision [Optional] =====------------------------------------------
# Description: Revision of silicon. The 'latest' name, means most current revision.
# Possible options: <a1, a2, latest>
revision: latest
# ======================================================================================================================
#                                             == Debug Credential Content ==
# ======================================================================================================================
# ------------------------------------------===== Device UUID [Required] =====------------------------------------------
# Description: 128-bit IETF RFC4122 compliant non-sequential Universally Unique Identifier (UUID)
uuid: '00000000000000000000000000000000'
# -------------------------------------------===== SoC Usage [Required] =====-------------------------------------------
# Description: A CC (constraint) value that is a bit mask, and whose bits are used in an SoCC-specific manner. These
# bits are typically used for controlling which debug domains are accessed via the authentication protocol, but device-
# specific debug options can be managed in this way also.
cc_socu: '0x0FFF'
# -----------------------------------------===== Vendor Usage [Required] =====------------------------------------------
# Description: A CC (constraint) value that is opaque to the debug authentication protocol itself but which can be
# leveraged by vendors in product-specific ways.
cc_vu: 0
# ---------------------------------------===== Credential Beacon [Required] =====---------------------------------------
# Description: A value that is passed through the authentication protocol, which is not interpreted by the protocol but
# is instead made visible to the application being debugged. A credential beacon is associated with a DC and is
# therefore vendor/RoT-signed. An authentication beacon is provided and signed by the debugger during the authentication
# process.
cc_beacon: 0
# -----------------------------------------===== RoT meta-data [Required] =====-----------------------------------------
# Description: The RoT meta-data required by the device to corroborate; the ROTID sent in the DAC, the field in this DC,
# and any additional RoT state that is not stored within the device. This allows different RoT identification,
# management and revocation solutions to be handled.
rot_meta:
  - ../../_data/keys/ecc256/srk0_ecc256.pub
  - ../../_data/keys/ecc256/srk1_ecc256.pub
  - ../../_data/keys/ecc256/srk2_ecc256.pub
  - ../../_data/keys/ecc256/srk3_ecc256.pub
# ----------------------------------------===== RoT Identifier [Required] =====-----------------------------------------
# Description: RoTID allows the debugger to infer which RoT public key(s) are acceptable to the device. If the debugger
# cannot or does not provide such a credential, the authentication process will fail.
rot_id: 0
# -------------------------------------===== Debug Credential Key [Required] =====--------------------------------------
# Description: A user-owned key pair. The public part of the key is associated with a DC, the private part is held by
# the user and used to produce signatures during authentication.
dck: ../../_data/keys/ecc256/dck_ecc256.pub
# ----------------------------===== RoT signature private key [Conditionally required] =====----------------------------
# Description: Private key for the RoT meta chosen by rot_id to sign the image.
rotk: ../../_data/keys/ecc256/srk0_ecc256.pem
\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_e7fee36e7375ce2e95dcb692dbb79cf2\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># =================================  Debug Credential file template for rw612 family.  =================================</span><br><span class=\"diff-removed\"></span><br><br><span class=\"yaml-commented-line\"># -------------------------------------------------------- Note --------------------------------------------------------</span><br><br><span class=\"yaml-commented-line\"># Debug credential file has following binary structure:</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              Version                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===             Soc Class                ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                UUID                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===    RoT Meta SHA256 of following:     ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key0 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key1 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key2 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key3 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===        Debugger Key DCK (Pub):       ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              CC SOCU                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===               CC VU                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                 CB                   ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===            RoT Key (pub)             ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===       Signature of all block         ===</span><br><span class=\"yaml-commented-line\">#  ===  SHA256 of whole block => Sign(RoTK) ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><br><span class=\"diff-removed\"></span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  Debug Credential Signature</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  There are two ways how sign the final DC data blob.</span><br><br><span class=\"yaml-commented-line\">#  1. In case that you is available private pair for rot_meta with index rot_id just use first simple style</span><br><span class=\"yaml-commented-line\">#  to use it by rotk key. As a second way to do same is use sign_provider (or signProvider - both are accepted) option</span><br><span class=\"yaml-commented-line\"># with 'type=file'.</span><br><br><span class=\"yaml-commented-line\">#  2. For case that Debug Credential files are generated in untrusted environment (without access to RoT private keys),</span><br><span class=\"yaml-commented-line\">#  there is option to use plugin (example how to create own plugin is in: ./SPSDK/examples/dat/hsm/). The plugin</span><br><span class=\"yaml-commented-line\">#  has simple interface that allows handle DC data blob into plugin with index of RoT meta public key to get back signed</span><br><span class=\"yaml-commented-line\">#  DC image.</span><br><br><span class=\"yaml-commented-line\">#  Those options are exclusive, so only one option could be used to sign the DC.</span><br><br><span class=\"diff-removed\"></span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------===== The chip family name [Conditionally required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28,</span><br><span class=\"yaml-commented-line\"># lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153,</span><br><span class=\"yaml-commented-line\"># mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimx8ulp,</span><br><span class=\"yaml-commented-line\"># mimx9131, mimx9352, mimx9596, mimxrt1181, mimxrt1182, mimxrt1187, mimxrt1189, mimxrt533s, mimxrt555s, mimxrt595s,</span><br><span class=\"yaml-commented-line\"># mimxrt685s, mimxrt798s, nhs52s04, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">rw612</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a1, a2, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                             == Debug Credential Content ==                                            </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------------------===== Device UUID [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: 128-bit IETF RFC4122 compliant non-sequential Universally Unique Identifier (UUID)</span><br><span class=\"yaml-key\">uuid</span>: <span class=\"yaml-value\">'00000000000000000000000000000000'</span> <span style=\"background-color: #FFFF00; border-radius:\n",
       "5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The template file uses zeroized UUID. To create a debug credential file for specific par run the\n",
       "\"get-uuid\" command listed below and replace to zeros at the UUID field by the UUID value returned by the command in the yaml file.\"</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== SoC Usage [Required] =====-------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is a bit mask, and whose bits are used in an SoCC-specific manner. These</span><br><span class=\"yaml-commented-line\"># bits are typically used for controlling which debug domains are accessed via the authentication protocol, but device-</span><br><span class=\"yaml-commented-line\"># specific debug options can be managed in this way also.</span><br><span class=\"yaml-key\">cc_socu</span>: <span class=\"yaml-value\">'0x0FFF'</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Changed on value 0x00FFFFF0 to set everything open. For more info about this value check the documentation</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== Vendor Usage [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is opaque to the debug authentication protocol itself but which can be</span><br><span class=\"yaml-commented-line\"># leveraged by vendors in product-specific ways.</span><br><span class=\"yaml-key\">cc_vu</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Credential Beacon [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A value that is passed through the authentication protocol, which is not interpreted by the protocol but</span><br><span class=\"yaml-commented-line\"># is instead made visible to the application being debugged. A credential beacon is associated with a DC and is</span><br><span class=\"yaml-commented-line\"># therefore vendor/RoT-signed. An authentication beacon is provided and signed by the debugger during the authentication</span><br><span class=\"yaml-commented-line\"># process.</span><br><span class=\"yaml-key\">cc_beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep the cc beacon on value zero, it's enough for example purposes</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== RoT meta-data [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The RoT meta-data required by the device to corroborate; the ROTID sent in the DAC, the field in this DC,</span><br><span class=\"yaml-commented-line\"># and any additional RoT state that is not stored within the device. This allows different RoT identification,</span><br><span class=\"yaml-commented-line\"># management and revocation solutions to be handled.</span><br><span class=\"yaml-key\">rot_meta</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size:\n",
       "0.8em;\">Updated Root Of Trust public keys to used in our example</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk0.pub</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk1.pub</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk2.pub</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk3.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk0_ecc256.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk1_ecc256.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk2_ecc256.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk3_ecc256.pub</span><br><span class=\"yaml-commented-line\"># ----------------------------------------===== RoT Identifier [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: RoTID allows the debugger to infer which RoT public key(s) are acceptable to the device. If the debugger</span><br><span class=\"yaml-commented-line\"># cannot or does not provide such a credential, the authentication process will fail.</span><br><span class=\"yaml-key\">rot_id</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep it same because in our example the private key to sign whole DC file has been chooses with index 0</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Debug Credential Key [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A user-owned key pair. The public part of the key is associated with a DC, the private part is held by</span><br><span class=\"yaml-commented-line\"># the user and used to produce signatures during authentication.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">dck</span>: <span class=\"yaml-value\">dck.pub</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">Updated Debug Credential public key to used in our example</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">dck</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pub</span></span><br><span class=\"yaml-commented-line\"># ----------------------------===== RoT signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key for the RoT meta chosen by rot_id to sign the image.</span><br><span class=\"diff-added\"><span class=\"yaml-key\">rotk</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/srk0_ecc256.pem</span></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">rotk</span>: <span class=\"yaml-value\">rotk0.pem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Add path to private key file for signing used in our example</span></span><br><span class=\"yaml-commented-line\"># -------------------------------===== Signature Provider [Conditionally required] =====--------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Signature provider configuration in format 'type=<identifier>;key_number=<value>'.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">sign_provider</span>: <span class=\"yaml-value\">type=sasp;key_number=0</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">This is removed, because we are using private key in this example</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_e7fee36e7375ce2e95dcb692dbb79cf2\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># ==================================  Debug Credential file Configuration for rw612  ===================================</span><br><br><span class=\"yaml-commented-line\"># -------------------------------------------------------- Note --------------------------------------------------------</span><br><br><span class=\"yaml-commented-line\"># Debug credential file has following binary structure:</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              Version                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===             Soc Class                ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                UUID                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===    RoT Meta SHA256 of following:     ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key0 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key1 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key2 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key3 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===        Debugger Key DCK (Pub):       ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              CC SOCU                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===               CC VU                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                 CB                   ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===            RoT Key (pub)             ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===       Signature of all block         ===</span><br><span class=\"yaml-commented-line\">#  ===  SHA256 of whole block => Sign(RoTK) ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  Debug Credential Signature</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  There are two ways how sign the final DC data blob.</span><br><br><span class=\"yaml-commented-line\">#  1. In case that you is available private pair for rot_meta with index rot_id just use first simple style</span><br><span class=\"yaml-commented-line\">#  to use it by rotk key. As a second way to do same is use sign_provider (or signProvider - both are accepted) option</span><br><span class=\"yaml-commented-line\"># with 'type=file'.</span><br><br><span class=\"yaml-commented-line\">#  2. For case that Debug Credential files are generated in untrusted environment (without access to RoT private keys),</span><br><span class=\"yaml-commented-line\">#  there is option to use plugin (example how to create own plugin is in: ./SPSDK/examples/dat/hsm/). The plugin</span><br><span class=\"yaml-commented-line\">#  has simple interface that allows handle DC data blob into plugin with index of RoT meta public key to get back signed</span><br><span class=\"yaml-commented-line\">#  DC image.</span><br><br><span class=\"yaml-commented-line\">#  Those options are exclusive, so only one option could be used to sign the DC.</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------===== The chip family name [Conditionally required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28,</span><br><span class=\"yaml-commented-line\"># lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153,</span><br><span class=\"yaml-commented-line\"># mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimx8ulp,</span><br><span class=\"yaml-commented-line\"># mimx9131, mimx9352, mimx9596, mimxrt1181, mimxrt1182, mimxrt1187, mimxrt1189, mimxrt533s, mimxrt555s, mimxrt595s,</span><br><span class=\"yaml-commented-line\"># mimxrt685s, mimxrt798s, nhs52s04, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">rw612</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a1, a2, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                             == Debug Credential Content ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------------------===== Device UUID [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: 128-bit IETF RFC4122 compliant non-sequential Universally Unique Identifier (UUID)</span><br><span class=\"yaml-key\">uuid</span>: <span class=\"yaml-value\">'00000000000000000000000000000000'</span> <span style=\"background-color: #FFFF00; border-radius:\n",
       "5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The template file uses zeroized UUID. To create a debug credential file for specific par run the\n",
       "\"get-uuid\" command listed below and replace to zeros at the UUID field by the UUID value returned by the command in the yaml file.\"</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== SoC Usage [Required] =====-------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is a bit mask, and whose bits are used in an SoCC-specific manner. These</span><br><span class=\"yaml-commented-line\"># bits are typically used for controlling which debug domains are accessed via the authentication protocol, but device-</span><br><span class=\"yaml-commented-line\"># specific debug options can be managed in this way also.</span><br><span class=\"yaml-key\">cc_socu</span>: <span class=\"yaml-value\">'0x0FFF'</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Changed on value 0x00FFFFF0 to set everything open. For more info about this value check the documentation</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== Vendor Usage [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is opaque to the debug authentication protocol itself but which can be</span><br><span class=\"yaml-commented-line\"># leveraged by vendors in product-specific ways.</span><br><span class=\"yaml-key\">cc_vu</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Credential Beacon [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A value that is passed through the authentication protocol, which is not interpreted by the protocol but</span><br><span class=\"yaml-commented-line\"># is instead made visible to the application being debugged. A credential beacon is associated with a DC and is</span><br><span class=\"yaml-commented-line\"># therefore vendor/RoT-signed. An authentication beacon is provided and signed by the debugger during the authentication</span><br><span class=\"yaml-commented-line\"># process.</span><br><span class=\"yaml-key\">cc_beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep the cc beacon on value zero, it's enough for example purposes</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== RoT meta-data [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The RoT meta-data required by the device to corroborate; the ROTID sent in the DAC, the field in this DC,</span><br><span class=\"yaml-commented-line\"># and any additional RoT state that is not stored within the device. This allows different RoT identification,</span><br><span class=\"yaml-commented-line\"># management and revocation solutions to be handled.</span><br><span class=\"yaml-key\">rot_meta</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size:\n",
       "0.8em;\">Updated Root Of Trust public keys to used in our example</span><br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk0_ecc256.pub<br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk1_ecc256.pub<br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk2_ecc256.pub<br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk3_ecc256.pub<br><span class=\"yaml-commented-line\"># ----------------------------------------===== RoT Identifier [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: RoTID allows the debugger to infer which RoT public key(s) are acceptable to the device. If the debugger</span><br><span class=\"yaml-commented-line\"># cannot or does not provide such a credential, the authentication process will fail.</span><br><span class=\"yaml-key\">rot_id</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep it same because in our example the private key to sign whole DC file has been chooses with index 0</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Debug Credential Key [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A user-owned key pair. The public part of the key is associated with a DC, the private part is held by</span><br><span class=\"yaml-commented-line\"># the user and used to produce signatures during authentication.</span><br><span class=\"yaml-key\">dck</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pub</span> <span style=\"background-color: #FFFF00; border-radius:\n",
       "5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Updated Debug Credential public key to used in our example</span><br><span class=\"yaml-commented-line\"># ----------------------------===== RoT signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key for the RoT meta chosen by rot_id to sign the image.</span><br><span class=\"yaml-key\">rotk</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/srk0_ecc256.pem</span> <span style=\"background-color: #FFFF00; border-\n",
       "radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Add path to private key file for signing used in our example</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"inputs/dc_config.diffc\").html"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now we generate dc file based on yaml configuration."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -f rw612 dat dc export -c inputs/dc_config.yaml -o workspace/debug_auth.dc --force \n",
      "RKTH: e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd\n",
      "Creating Debug credential file succeeded\n"
     ]
    }
   ],
   "source": [
    "DC_FILE_PATH = WORKSPACE + \"debug_auth.dc\"\n",
    "%! nxpdebugmbox -f $FAMILY dat dc export -c $DC_CONFIG -o $DC_FILE_PATH --force"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 5. Shadow registers configuration\n",
    "The following is an introduction to one of the variants of the shadow register configuration for DAT. The illustrative use case that is presented is based on disabling the debug access control registers.\n",
    "- The debug access control rights and security policies are configurable. \n",
    "- The configuration fields are referred to as device configuration for credential constraints (DCFG_CC).\n",
    "- Life Cycle (LC) state in shadow registers to be configured should be either Develop2 (0x0707) or In-Field (0x0F0F).\n",
    "- The RKTH value must be specified.\n",
    "\n",
    "*At the end of this chapter there is test of access to chip memory, that should ends without guaranteed access, because chip is running signed application and debug access is disabled.*"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "shadowregs -f rw612 get-template -o workspace/sr_config.yaml --force \n",
      "The Shadow registers template for rw612 has been saved into workspace/sr_config.yaml YAML file\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_162324ae04314088b461b3ca2df5b781 {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_162324ae04314088b461b3ca2df5b781() {\n",
       "            var diffView = document.getElementById('diffView_162324ae04314088b461b3ca2df5b781');\n",
       "            var userConfigView = document.getElementById('userConfigView_162324ae04314088b461b3ca2df5b781');\n",
       "            var button = document.getElementById('toggleButton_162324ae04314088b461b3ca2df5b781');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_162324ae04314088b461b3ca2df5b781()\" id=\"toggleButton_162324ae04314088b461b3ca2df5b781\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,# Copyright 2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# =====================================  Shadow Registers Configuration for rw612  =====================================

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# -------------------------------------===== The chip family name [Optional] =====--------------------------------------
# Description: NXP chip family identifier.
# Possible options: <mimxrt533s, mimxrt555s, mimxrt595s, mimxrt685s, mimxrt798s, rw610, rw612>
family: rw612
# -----------------------------------------===== MCU revision [Optional] =====------------------------------------------
# Description: Revision of silicon. The 'latest' name, means most current revision.
# Possible options: <a1, a2, latest>
revision: latest
# -----------------------------------===== Shadow registers Settings [Required] =====-----------------------------------
registers:
  # ------------------------------------------===== BOOT_CFG0 [Optional] =====------------------------------------------
  # Description: Offset: 0x4000A03C, Width: 32b; Boot configuration fuse word 0.
  BOOT_CFG0:
    # ------------------------------------===== PRIMARY_BOOT_SOURCE [Optional] =====------------------------------------
    # Description: Offset: 0b, Width: 4b, Primary boot source. (a.k.a. Master boot source)
    # - ISP_PIN_BOOT, (0): ISP pins will determine boot source.
    # - FLEXSPI_BOOT, (1): Boot from FlexSPI flash device using FlexSPI interface pins.
    # - SDIO_BOOT, (3): Boot from SDIO (Serial) port.
    # - SPI_BOOT, (4): Boot using SPI slave interface using master boot mode.
    # - I2C_BOOT, (5): I2C boot mode.
    # - UART_BOOT, (6): Boot using UART interface using master boot mode.
    # - Reserved, (7): Reserved.
    # - USBHID_BOOT, (8): USB-HID boot mode.
    # - ISP_MODE, (9): Always enter ISP mode. DEFAULT_ISP_MODE field will determine the ISP interface.
    # - Test_MODE, (10): Reserved
    # - QSPI_FALLBACK_SPINOR_BOOT, (12): Boot from Octal/Quad SPI flash device using FlexSPI channel A interface pins.
    # If image is not found check recovery boot using SPI flash device through FlexComm.
    # Possible options: <ISP_PIN_BOOT, FLEXSPI_BOOT, SDIO_BOOT, SPI_BOOT, I2C_BOOT, UART_BOOT, Reserved, USBHID_BOOT,
    # ISP_MODE, Test_MODE, QSPI_FALLBACK_SPINOR_BOOT>
    PRIMARY_BOOT_SOURCE: FLEXSPI_BOOT
    # --------------------------------------===== SECURE_BOOT_EN [Optional] =====---------------------------------------
    # Description: Offset: 19b, Width: 2b, Secure boot enable config
    # - DISABLED, (0): Allow non-secure images with and without CRC. Used during development.
    # - DISABLED, (1): RFU
    # - ENABLED, (2): Secure boot is enabled. Do complete ECDSA checking of signed images. (ECDSA signed)
    # - ENABLED, (3): Secure boot is enabled. Do complete ECDSA checking of signed images. (ECDSA signed)
    # Possible options: <DISABLED, DISABLED, ENABLED, ENABLED>
    SECURE_BOOT_EN: ENABLED
    # -----------------------------------------===== DICE_SKIP [Optional] =====-----------------------------------------
    # Description: Offset: 23b, Width: 1b, Skip DICE computation
    # - NO_SKIP, (0): Enable DICE
    # - SKIP, (1): Disable DICE
    # Possible options: <NO_SKIP, SKIP>
    DICE_SKIP: SKIP

  # ---------------------------------------===== DCFG_CC_SOCU_NS [Optional] =====---------------------------------------
  # Description: Offset: 0x4000A07C, Width: 32b; The DCFG_CC_SOCU_NS configuration fields can be used to increase the
  # restriction level specified in DCFG_CC_SOCU. With TZ-M, the part can be sold by level 1 customers (secure code
  # developer) to level-2 customers who develops non-secure code only.
  #     - In this scenario, or easy of development, Level-I customer releases the part to always allow non-secure debug.
  #     - To allow level-2 customers to further seal the part DCFG_CC_SOCU_NS is used.
  #     - ROM will use this word to further restrict the debug access.
  #     - Layout of this word is same as DCFG_CC_SOCU.
  #     - Combinations of PINNED_xxxEN and DFLT_xxxEN bits and resulting access restriction levels are:

  # 1. PINNED_xxxEN=1,DFLT_xxxEN=1: Restriction level 0. Access to the sub-domain is always enabled. This setting is
  # provided for module use case scenario where DCFG_CC_SOCU_NS would be used to define further access restrictions
  # before final deployment of the product.
  # 2. PINNED_xxxEN=0,DFLT_xxxEN=0: Restriction level 1. Access to the sub-domain is disabled at startup. But the access
  # can be enabled through the debug authentication process by providing an appropriate Debug Credential (DC)
  # certificate.
  # 3. PINNED_xxxEN=0,DFLT_xxxEN=1: Illegal setting. Part will lock-up if this setting is selected.
  # 4. PINNED_xxxEN=1,DFLT_xxxEN=0: Restriction level 2. Access to the sub-domain is permanently disabled and cannot be
  # reversed. This setting offers the highest level of restriction.
  DCFG_CC_SOCU_NS:
    # ------------------------------------===== PINNED_ISPCMDEN_NS [Optional] =====-------------------------------------
    # Description: Offset: 28b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be
    # issued after authentication.
    # - DAR_CC, (0): Debug Authentication Response determines the state.
    # - FIXED, (1): Enabled
    # Possible options: <DAR_CC, FIXED>
    PINNED_ISPCMDEN_NS: FIXED
  # ----------------------------------------===== DCFG_CC_SOCU [Optional] =====-----------------------------------------
  # Description: Offset: 0x4000A084, Width: 32b; The DCFG_CC_SOCU configuration field specifies the debug access
  # restrictions per debug domain. The DCFG_CC_SOCU_NS fields can be used to increase the restriction level specified in
  # DCFG_CC_SOCU but cannot be used to reduce the restriction level.
  #     - Combinations of PINNED_xxxEN and DFLT_xxxEN bits and resulting access restriction levels are:

  #  1. PINNED_xxxEN=1,DFLT_xxxEN=1: Restriction level 0. Access to the sub-domain is always enabled. This setting is
  # provided for module use case scenario where DCFG_CC_SOCU_NS would be used to define further access restrictions
  # before final deployment of the product.
  #  2. PINNED_xxxEN=0,DFLT_xxxEN=0: Restriction level 1. Access to the sub-domain is disabled at startup. But the
  # access can be enabled through the debug authentication process by providing an appropriate Debug Credential (DC)
  # certificate.
  #  3. PINNED_xxxEN=0,DFLT_xxxEN=1: Illegal setting. Part will lock-up if this setting is selected.
  #  4. PINNED_xxxEN=1,DFLT_xxxEN=0: Restriction level 2. Access to the sub-domain is permanently disabled and cannot be
  # reversed. This setting offers the highest level of restriction.
  DCFG_CC_SOCU:
    # ---------------------------------------===== DFLT_ISPCMDEN [Optional] =====---------------------------------------
    # Description: Offset: 17b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be
    # issued after authentication.
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    DFLT_ISPCMDEN: ENABLED
    # --------------------------------------===== PINNED_ISPCMDEN [Optional] =====--------------------------------------
    # Description: Offset: 28b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be
    # issued after authentication.
    # - DAR_CC, (0): Debug Authentication Response determines the state.
    # - FIXED, (1): Enabled
    # Possible options: <DAR_CC, FIXED>
    PINNED_ISPCMDEN: FIXED
  # --------------------------------------===== LIFE_CYCLE_STATE [Optional] =====---------------------------------------
  # Description: Offset: 0x4000A0B4, Width: 16b; Life cycle state of rw61x platform.
  LIFE_CYCLE_STATE:
    # --------------------------------------------===== LCS [Optional] =====--------------------------------------------
    # Description: Offset: 0b, Width: 8b, Possible values of rw61x lifecycle states
    # - Blank, (0): Initial state in NXP factory.
    # - Provisioned, (1): NXP provisioned state.
    # - Develop, (3): Initial customer development state after leaving NXP manufacturing.
    # - Develop2, (7): Optional customer development state. Used for development of NS world code.
    # - In-Field, (15): In-field application state for end-customer use.
    # - Field Return OEM, (31): Field return state.
    # - Failure Analysis (FA), (63): NXP field return state (CQC).
    # - In-Field Locked, (207): Alternative in-field application state that disables debug capability and prevents use
    # of field return/failure analysis states. The rest of the behavior of the device is same as the In-field state.
    # - Shredded, (255): Bricked state to prevent device use.
    # Possible options: <Blank, Provisioned, Develop, Develop2, In-Field, Field Return OEM, Failure Analysis (FA), In-
    # Field Locked, Shredded>
    LCS: In-Field
    # ---------------------------------------===== LCS_REDUNDANT [Optional] =====---------------------------------------
    # Description: Offset: 8b, Width: 8b, Repeat values of lifecycle state due to a security
    # - Blank, (0): Initial state in NXP factory.
    # - Provisioned, (1): NXP provisioned state.
    # - Develop, (3): Initial customer development state after leaving NXP manufacturing.
    # - Develop2, (7): Optional customer development state. Used for development of NS world code.
    # - In-Field, (15): In-field application state for end-customer use.
    # - Field Return OEM, (31): Field return state.
    # - Failure Analysis (FA), (63): NXP field return state (CQC).
    # - In-Field Locked, (207): Alternative in-field application state that disables debug capability and prevents use
    # of field return/failure analysis states. The rest of the behavior of the device is same as the In-field state.
    # - Shredded, (255): Bricked state to prevent device use.
    # Possible options: <Blank, Provisioned, Develop, Develop2, In-Field, Field Return OEM, Failure Analysis (FA), In-
    # Field Locked, Shredded>
    LCS_REDUNDANT: In-Field
  # --------------------------------------------===== RKTH [Optional] =====---------------------------------------------
  # Description: Offset: 0x4000A1A0, Width: 384b; ROTKH field is compounded by 12 32-bit fields and contains Root key
  # table hash. For ECC P-256 keys RKTH is a 32-byte SHA-256 digest of four SHA-256 digests computed over four OEM
  # public keys (OEM has four private-public key pairs in case one of its private keys becomes compromised) or in case
  # that ECC P-384 keys are used, RKTH is 48-byte SHA-384 digest.
  RKTH: 'e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd'
\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_162324ae04314088b461b3ca2df5b781\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># ======================================  Shadow register configuration template  ======================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Optional] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <mimxrt533s, mimxrt555s, mimxrt595s, mimxrt685s, mimxrt798s, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">rw612</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a1, a2, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># -----------------------------------===== Shadow registers Settings [Required] =====-----------------------------------</span><br><span class=\"yaml-key\">registers</span>:<br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_CFG0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A000, Width: 16b; Lock configuration fuse word 0.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  LOCK_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== BOOT_CFG_LOCK [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, When set, BOOT_CFG_LOCK[2:0] bits controls read/write/override protection to</span><br>    <span class=\"yaml-commented-line\"># BOOT_CFG 0-6 fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_CFG_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== SEC_BOOT_CFG_LOCK [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 3b, When set, SEC_BOOT_CFG_LOCK[2:0] bits controls read/write/override protection</span><br>    <span class=\"yaml-commented-line\"># to SEC_BOOT_CFG 0-8 fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SEC_BOOT_CFG_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== DCFG_CC_SOCU_NS_LOCK [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, When set, DCFG_CC_SOCU_NS_LOCK[2:0] bits controls read/write/override</span><br>    <span class=\"yaml-commented-line\"># protection to DCFG_CC_SOCU_NS fuse word.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DCFG_CC_SOCU_NS_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== LOCK_CFG_LOCK [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, When set, LOCK_CFG_LOCK[2:0] bits controls read/write/override protection to</span><br>    <span class=\"yaml-commented-line\"># LOCK_CFG 0-2 fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_CFG_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_CFG1 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A004, Width: 16b; Lock configuration fuse word 1.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  LOCK_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== CUST_KEY_LOCK [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, When set, CUST_KEY_LOCK[2:0] bits controls read/write/override protection to</span><br>    <span class=\"yaml-commented-line\"># CUST_SK_MK and RKTH fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CUST_KEY_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DCFG_CC_SOCU_LOCK [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 3b, When set, DCFG_CC_SOCU_LOCK[2:0] bits controls read/write/override protection</span><br>    <span class=\"yaml-commented-line\"># to DCFG_CC_SOCU and DCFG_CC_SOCU_AP fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DCFG_CC_SOCU_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== LIFECYCLE_LOCK [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, When set, LIFECYCLE_LOCK[2:0] bits controls read/write/override protection to</span><br>    <span class=\"yaml-commented-line\"># LIFE_CYCLE_STATE fuse word.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LIFECYCLE_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CRC_HI_LOCK [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, When set, CRC_HI_LOCK[2:0] bits controls read/write/override protection to</span><br>    <span class=\"yaml-commented-line\"># CRC 4-7 fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CRC_HI_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_CFG2 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A008, Width: 16b; Lock configuration fuse word 2.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  LOCK_CFG2</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CRC_LO_LOCK [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, When set, CRC_LO_LOCK[2:0] bits controls read/write/override protection to CRC</span><br>    <span class=\"yaml-commented-line\"># 0-3 fuse words.</span><br>    <span class=\"yaml-commented-line\"># - Unlocked, (0): Unlocked</span><br>    <span class=\"yaml-commented-line\"># - WR_LOCK, (1): Write Lock</span><br>    <span class=\"yaml-commented-line\"># - OP_LOCK, (2): Operational Lock</span><br>    <span class=\"yaml-commented-line\"># - OP+WP_LOCK, (3): OP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RD_LOCK, (4): Read Lock</span><br>    <span class=\"yaml-commented-line\"># - RP+WP_LOCK, (5): RP and WP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - RP+OP_LOCK, (6): RP and OP_LOCK</span><br>    <span class=\"yaml-commented-line\"># - All locks, (7): All locks</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Unlocked, WR_LOCK, OP_LOCK, OP+WP_LOCK, RD_LOCK, RP+WP_LOCK, RP+OP_LOCK, All locks></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CRC_LO_LOCK</span>: <span class=\"yaml-value\">Unlocked</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A03C, Width: 32b; Boot configuration fuse word 0.</span><br><span class=\"yaml-key\">  BOOT_CFG0</span>:<br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PRIMARY_BOOT_SOURCE [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 4b, Primary boot source. (a.k.a. Master boot source)</span><br>    <span class=\"yaml-commented-line\"># - ISP_PIN_BOOT, (0): ISP pins will determine boot source.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_BOOT, (1): Boot from FlexSPI flash device using FlexSPI interface pins.</span><br>    <span class=\"yaml-commented-line\"># - SDIO_BOOT, (3): Boot from SDIO (Serial) port.</span><br>    <span class=\"yaml-commented-line\"># - SPI_BOOT, (4): Boot using SPI slave interface using master boot mode.</span><br>    <span class=\"yaml-commented-line\"># - I2C_BOOT, (5): I2C boot mode.</span><br>    <span class=\"yaml-commented-line\"># - UART_BOOT, (6): Boot using UART interface using master boot mode.</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (7): Reserved.</span><br>    <span class=\"yaml-commented-line\"># - USBHID_BOOT, (8): USB-HID boot mode.</span><br>    <span class=\"yaml-commented-line\"># - ISP_MODE, (9): Always enter ISP mode. DEFAULT_ISP_MODE field will determine the ISP interface.</span><br>    <span class=\"yaml-commented-line\"># - Test_MODE, (10): Reserved</span><br>    <span class=\"yaml-commented-line\"># - QSPI_FALLBACK_SPINOR_BOOT, (12): Boot from Octal/Quad SPI flash device using FlexSPI channel A interface pins.</span><br>    <span class=\"yaml-commented-line\"># If image is not found check recovery boot using SPI flash device through FlexComm.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ISP_PIN_BOOT, FLEXSPI_BOOT, SDIO_BOOT, SPI_BOOT, I2C_BOOT, UART_BOOT, Reserved, USBHID_BOOT,</span><br>    <span class=\"yaml-commented-line\"># ISP_MODE, Test_MODE, QSPI_FALLBACK_SPINOR_BOOT></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PRIMARY_BOOT_SOURCE</span>: <span class=\"yaml-value\">ISP_PIN_BOOT</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The primary source is updated to select the FlexSPI as primary boot device</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    PRIMARY_BOOT_SOURCE</span>: <span class=\"yaml-value\">FLEXSPI_BOOT</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DEFAULT_ISP_MODE [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, ISP boot mode</span><br>    <span class=\"yaml-commented-line\"># - AUTO_ISP, (0): Auto detect ISP mode. The RW61x probes active peripheral from one of the below serial interfaces</span><br>    <span class=\"yaml-commented-line\"># and download image from the probed peripherals: UART, I2C, SPI, USB-HID.</span><br>    <span class=\"yaml-commented-line\"># - USB_HID_ISP, (1): The USB HID class is used to download the image of the USB0 port.</span><br>    <span class=\"yaml-commented-line\"># - UART_ISP, (2): Support ISP command interface on UART port only.</span><br>    <span class=\"yaml-commented-line\"># - SPI_ISP, (3): Support ISP command interface on SPI port only.</span><br>    <span class=\"yaml-commented-line\"># - I2C_ISP, (4): Support ISP command interface on I2C port only.</span><br>    <span class=\"yaml-commented-line\"># - DISABLE_ISP, (7): Disable ISP fall through when proper image is not found on primary boot device.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <AUTO_ISP, USB_HID_ISP, UART_ISP, SPI_ISP, I2C_ISP, DISABLE_ISP></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DEFAULT_ISP_MODE</span>: <span class=\"yaml-value\">AUTO_ISP</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== BOOT_CLK_SPEED [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, Defines clock speeds during boot.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_CLK_SPEED</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== STOP_ON_FAILURE [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, If set, then enables GPIO Port and PIN information upon failure.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    STOP_ON_FAILURE</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== TZM_IMAGE_TYPE [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, TrustZone-M mode</span><br>    <span class=\"yaml-commented-line\"># - IGNORED, (0): Ignored</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_PRESET_VALUE, (1): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_PRESET_VALUE, (2): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_PRESET_VALUE, (3): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <IGNORED, ENFORCE_PRESET_VALUE, ENFORCE_PRESET_VALUE, ENFORCE_PRESET_VALUE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    TZM_IMAGE_TYPE</span>: <span class=\"yaml-value\">IGNORED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REDUNDANT_SPI_PORT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, FlexComm port to use for redundant SPI flash boot.</span><br>    <span class=\"yaml-commented-line\"># - FC0, (0): Use FlexCom0 pins P0_0 (SCK), P0_1 (MISO), P0_2 (MOSI), P0_3 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC1, (1): Use FlexCom1 pins P0_7 (SCK), P0_8 (MISO), P0_9 (MOSI), P0_10 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC2, (2): Use FlexCom2 pins P0_14 (SCK), P0_15 (MISO), P0_16 (MOSI), P0_17 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC3, (3): Use FlexCom3 pins P0_21 (SCK), P0_22 (MISO), P0_23 (MOSI), P0_24 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC4, (4): Use FlexCom4 pins P0_28 (SCK), P0_29 (MISO), P0_30 (MOSI), P0_31 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC5, (5): Use FlexCom5 pins P1_3 (SCK), P1_4 (MISO), P1_5 (MOSI), P1_6 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC6, (6): Use FlexCom6 pins P3_25 (SCK), P3_26 (MISO), P3_27 (MOSI), P3_28 (SEL).</span><br>    <span class=\"yaml-commented-line\"># - FC7, (7): Use FlexCom7 pins P4_0 (SCK), P4_1 (MISO), P4_2 (MOSI), P4_3 (SEL).</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FC0, FC1, FC2, FC3, FC4, FC5, FC6, FC7></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REDUNDANT_SPI_PORT</span>: <span class=\"yaml-value\">FC0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== SECURE_BOOT_EN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 19b, Width: 2b, Secure boot enable config</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Allow non-secure images with and without CRC. Used during development.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): RFU</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (2): Secure boot is enabled. Do complete ECDSA checking of signed images. (ECDSA signed)</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (3): Secure boot is enabled. Do complete ECDSA checking of signed images. (ECDSA signed)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, DISABLED, ENABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SECURE_BOOT_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Secure boot is changed to enable Debug authentication protocol functionality and also show that functionality on\n",
       "real example</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    SECURE_BOOT_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DICE_INC_OTP [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 1b, Include OTP fuse area in DICE computation</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDED, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - INCLUDED, (1): Included</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDED, INCLUDED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_INC_OTP</span>: <span class=\"yaml-value\">NOT_INCLUDED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DICE_SKIP [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 23b, Width: 1b, Skip DICE computation</span><br>    <span class=\"yaml-commented-line\"># - NO_SKIP, (0): Enable DICE</span><br>    <span class=\"yaml-commented-line\"># - SKIP, (1): Disable DICE</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_SKIP, SKIP></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_SKIP</span>: <span class=\"yaml-value\">NO_SKIP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">DICE is skipped to be sure that it doesn't influence that DAT example</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    DICE_SKIP</span>: <span class=\"yaml-value\">SKIP</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== BOOT_FAIL_PORT [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, GPIO port number to use for indicating boot failure. Defines GPIO port</span><br>    <span class=\"yaml-commented-line\"># number.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_FAIL_PORT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== BOOT_FAIL_PIN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 27b, Width: 5b, Defines GPIO pin number.</span><br>    <span class=\"yaml-commented-line\"># Note: Please note GPIO[22:27] can not be used as BOOT_FAIL pins.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_FAIL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG1 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A040, Width: 32b; Boot configuration word specifying FlexSPI flash devices settings.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_AUTO_PROBE_EN [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Flash auto probe feature enable. Auto probing is enabled if the bit is 1.</span><br>    <span class=\"yaml-commented-line\"># - FLASH_AUTO_PROBE, (0): The Boot ROM looks for a FCB on the flash. Boot ROM reads a 512 byte FCB into on-chip</span><br>    <span class=\"yaml-commented-line\"># SRAM and configures the FlexSPI controller accordingly.</span><br>    <span class=\"yaml-commented-line\"># - FCB_FROM_FLASH, (1): The Boot ROM will perform flash auto probe sequence using parameters from OTP fuse values</span><br>    <span class=\"yaml-commented-line\"># for FLEXSPI_PROBE_TYPE, FLEXSPI_FLASH_TYPE, FLEXSPI_DUMMY_CYCLES, FLEXSPI_FREQUENCY.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FLASH_AUTO_PROBE, FCB_FROM_FLASH></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_AUTO_PROBE_EN</span>: <span class=\"yaml-value\">FLASH_AUTO_PROBE</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_PROBE_TYPE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 3b, Flash probe type</span><br>    <span class=\"yaml-commented-line\"># - QSPI_NOR, (0): QuadSPI NOR</span><br>    <span class=\"yaml-commented-line\"># Possible options: <QSPI_NOR></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_PROBE_TYPE</span>: <span class=\"yaml-value\">QSPI_NOR</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_FLASH_TYPE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Flash type. This field affects the default configuration of the Boot ROM Flash</span><br>    <span class=\"yaml-commented-line\"># driver (before any input from flash itself is available).</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_SDR_3B, (0): Device supports SDR and uses 3 byte addresses for read. In case of autoprobing, when</span><br>    <span class=\"yaml-commented-line\"># generating an FCB from the SFDP information, commands for SRD operation are generated. In case of configuration</span><br>    <span class=\"yaml-commented-line\"># from FCB, for reading of flash memory, command 0x03 is used.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_DDR_4B, (1): Device supports DDR and uses 4 byte addresses for read. In case of autoprobing, when</span><br>    <span class=\"yaml-commented-line\"># generating an FCB from the SFDP information, the command set for DDR operation is used. In case of configuration</span><br>    <span class=\"yaml-commented-line\"># from FCB, for reading of flash memory, command 0x13 is used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FLEXSPI_SDR_3B, FLEXSPI_DDR_4B></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_FLASH_TYPE</span>: <span class=\"yaml-value\">FLEXSPI_SDR_3B</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_DUMMY_CYCLES [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 4b, Dummy cycles for read command.</span><br>    <span class=\"yaml-commented-line\"># - AUTO_PROB, (0): The dummy cycles are probed automatically.</span><br>    <span class=\"yaml-commented-line\"># - 1, (1): The number of dummy cycles is 1.</span><br>    <span class=\"yaml-commented-line\"># - 2, (2): The number of dummy cycles is 2.</span><br>    <span class=\"yaml-commented-line\"># - 3, (3): The number of dummy cycles is 3.</span><br>    <span class=\"yaml-commented-line\"># - 4, (4): The number of dummy cycles is 4.</span><br>    <span class=\"yaml-commented-line\"># - 5, (5): The number of dummy cycles is 5.</span><br>    <span class=\"yaml-commented-line\"># - 6, (6): The number of dummy cycles is 6.</span><br>    <span class=\"yaml-commented-line\"># - 7, (7): The number of dummy cycles is 7.</span><br>    <span class=\"yaml-commented-line\"># - 8, (8): The number of dummy cycles is 8.</span><br>    <span class=\"yaml-commented-line\"># - 9, (9): The number of dummy cycles is 9.</span><br>    <span class=\"yaml-commented-line\"># - 10, (10): The number of dummy cycles is 10.</span><br>    <span class=\"yaml-commented-line\"># - 11, (11): The number of dummy cycles is 11.</span><br>    <span class=\"yaml-commented-line\"># - 12, (12): The number of dummy cycles is 12.</span><br>    <span class=\"yaml-commented-line\"># - 13, (13): The number of dummy cycles is 13.</span><br>    <span class=\"yaml-commented-line\"># - 14, (14): The number of dummy cycles is 14.</span><br>    <span class=\"yaml-commented-line\"># - 15, (15): The number of dummy cycles is 15.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <AUTO_PROB, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_DUMMY_CYCLES</span>: <span class=\"yaml-value\">AUTO_PROB</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLEXSPI_FREQUENCY [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 11b, Width: 3b, Flash SPI clock frequency to use for auto probing.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_100MHZ, (0): Use a clock frequency of 100 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_120MHZ, (1): Use a clock frequency of 120 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_133MHZ, (2): Use a clock frequency of 133 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_166MHZ, (3): Use a clock frequency of 166 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_200MHZ, (4): Use a clock frequency of 200 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_80MHZ, (5): Use a clock frequency of 80 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_60MHZ, (6): Use a clock frequency of 60 MHz.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_50MHZ, (7): Use a clock frequency of 50 MHz.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FLEXSPI_100MHZ, FLEXSPI_120MHZ, FLEXSPI_133MHZ, FLEXSPI_166MHZ, FLEXSPI_200MHZ, FLEXSPI_80MHZ,</span><br>    <span class=\"yaml-commented-line\"># FLEXSPI_60MHZ, FLEXSPI_50MHZ></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_FREQUENCY</span>: <span class=\"yaml-value\">FLEXSPI_100MHZ</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_RST_SEQ [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 2b, Select the flash reset sequence to use for regular boot.</span><br>    <span class=\"yaml-commented-line\"># - NO_RESET_PERFORMED, (0): Don't perform any reset.</span><br>    <span class=\"yaml-commented-line\"># - JEDEC_RESET, (1): The Boot ROM performs a reset sequence according to the JEDEC specification.</span><br>    <span class=\"yaml-commented-line\"># - RESET_COMMAND, (2): The Boot ROM sends commands for resetting the flash. The sequence is fixed command byte 0x66</span><br>    <span class=\"yaml-commented-line\"># (enable reset) followed by command byte 0x99 (reset device) using SPI (single wire).</span><br>    <span class=\"yaml-commented-line\"># - WAKEUP_COMMAND, (3): The Boot ROM sends a wakeup command to the flash. The sequence is fixed command byte 0xAB</span><br>    <span class=\"yaml-commented-line\"># using SPI (single wire). As the wakeup command is using SPI, it has to be ensured that the flash is in a mode</span><br>    <span class=\"yaml-commented-line\"># where it can accept SPI commands before the system is put to low-power mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_RESET_PERFORMED, JEDEC_RESET, RESET_COMMAND, WAKEUP_COMMAND></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RST_SEQ</span>: <span class=\"yaml-value\">NO_RESET_PERFORMED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_RST_HOLD_TIME [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 4b, Set the time to wait after reset sequence for regular boot.</span><br>    <span class=\"yaml-commented-line\"># - NO_DELAY, (0): No additional delay.</span><br>    <span class=\"yaml-commented-line\"># - 100US_DELAY, (1): Wait for 100 us.</span><br>    <span class=\"yaml-commented-line\"># - 500US_DELAY, (2): Wait for 500 us.</span><br>    <span class=\"yaml-commented-line\"># - 1MS_DELAY, (3): Wait for 1 ms.</span><br>    <span class=\"yaml-commented-line\"># - 10MS_DELAY, (4): Wait for 10 ms.</span><br>    <span class=\"yaml-commented-line\"># - 20MS_DELAY, (5): Wait for 20 ms.</span><br>    <span class=\"yaml-commented-line\"># - 40MS_DELAY, (6): Wait for 40 ms.</span><br>    <span class=\"yaml-commented-line\"># - 60MS_DELAY, (7): Wait for 60 ms.</span><br>    <span class=\"yaml-commented-line\"># - 80MS_DELAY, (8): Wait for 80 ms.</span><br>    <span class=\"yaml-commented-line\"># - 100MS_DELAY, (9): Wait for 100 ms.</span><br>    <span class=\"yaml-commented-line\"># - 120MS_DELAY, (10): Wait for 120 ms.</span><br>    <span class=\"yaml-commented-line\"># - 140MS_DELAY, (11): Wait for 140 ms.</span><br>    <span class=\"yaml-commented-line\"># - 160MS_DELAY, (12): Wait for 160 ms.</span><br>    <span class=\"yaml-commented-line\"># - 180MS_DELAY, (13): Wait for 180 ms.</span><br>    <span class=\"yaml-commented-line\"># - 200MS_DELAY, (14): Wait for 200 ms.</span><br>    <span class=\"yaml-commented-line\"># - 220MS_DELAY, (15): Wait for 220 ms.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_DELAY, 100US_DELAY, 500US_DELAY, 1MS_DELAY, 10MS_DELAY, 20MS_DELAY, 40MS_DELAY, 60MS_DELAY,</span><br>    <span class=\"yaml-commented-line\"># 80MS_DELAY, 100MS_DELAY, 120MS_DELAY, 140MS_DELAY, 160MS_DELAY, 180MS_DELAY, 200MS_DELAY, 220MS_DELAY></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RST_HOLD_TIME</span>: <span class=\"yaml-value\">NO_DELAY</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_WUP_SEQ [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 2b, Select the flash reset sequence to use for boot from low power mode.</span><br>    <span class=\"yaml-commented-line\"># - NO_RESET_PERFORMED, (0): Don't perform any reset.</span><br>    <span class=\"yaml-commented-line\"># - JEDEC_RESET, (1): The Boot ROM performs a reset sequence according to the JEDEC specification.</span><br>    <span class=\"yaml-commented-line\"># - RESET_COMMAND, (2): The Boot ROM sends commands for resetting the flash. The sequence is fixed command byte 0x66</span><br>    <span class=\"yaml-commented-line\"># (enable reset) followed by command byte 0x99 (reset device) using SPI (single wire).</span><br>    <span class=\"yaml-commented-line\"># - WAKEUP_COMMAND, (3): The Boot ROM sends a wakeup command to the flash. The sequence is fixed command byte 0xAB</span><br>    <span class=\"yaml-commented-line\"># using SPI (single wire). As the wakeup command is using SPI, it has to be ensured that the flash is in a mode</span><br>    <span class=\"yaml-commented-line\"># where it can accept SPI commands before the system is put to low-power mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_RESET_PERFORMED, JEDEC_RESET, RESET_COMMAND, WAKEUP_COMMAND></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_WUP_SEQ</span>: <span class=\"yaml-value\">NO_RESET_PERFORMED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_WUP_HOLD_TIME [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 4b, Set the time to wait after reset sequence for boot from low power mode.</span><br>    <span class=\"yaml-commented-line\"># - NO_DELAY, (0): No additional delay.</span><br>    <span class=\"yaml-commented-line\"># - 100US_DELAY, (1): Wait for 100 us.</span><br>    <span class=\"yaml-commented-line\"># - 500US_DELAY, (2): Wait for 500 us.</span><br>    <span class=\"yaml-commented-line\"># - 1MS_DELAY, (3): Wait for 1 ms.</span><br>    <span class=\"yaml-commented-line\"># - 10MS_DELAY, (4): Wait for 10 ms.</span><br>    <span class=\"yaml-commented-line\"># - 20MS_DELAY, (5): Wait for 20 ms.</span><br>    <span class=\"yaml-commented-line\"># - 40MS_DELAY, (6): Wait for 40 ms.</span><br>    <span class=\"yaml-commented-line\"># - 60MS_DELAY, (7): Wait for 60 ms.</span><br>    <span class=\"yaml-commented-line\"># - 80MS_DELAY, (8): Wait for 80 ms.</span><br>    <span class=\"yaml-commented-line\"># - 100MS_DELAY, (9): Wait for 100 ms.</span><br>    <span class=\"yaml-commented-line\"># - 120MS_DELAY, (10): Wait for 120 ms.</span><br>    <span class=\"yaml-commented-line\"># - 140MS_DELAY, (11): Wait for 140 ms.</span><br>    <span class=\"yaml-commented-line\"># - 160MS_DELAY, (12): Wait for 160 ms.</span><br>    <span class=\"yaml-commented-line\"># - 180MS_DELAY, (13): Wait for 180 ms.</span><br>    <span class=\"yaml-commented-line\"># - 200MS_DELAY, (14): Wait for 200 ms.</span><br>    <span class=\"yaml-commented-line\"># - 220MS_DELAY, (15): Wait for 220 ms.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_DELAY, 100US_DELAY, 500US_DELAY, 1MS_DELAY, 10MS_DELAY, 20MS_DELAY, 40MS_DELAY, 60MS_DELAY,</span><br>    <span class=\"yaml-commented-line\"># 80MS_DELAY, 100MS_DELAY, 120MS_DELAY, 140MS_DELAY, 160MS_DELAY, 180MS_DELAY, 200MS_DELAY, 220MS_DELAY></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_WUP_HOLD_TIME</span>: <span class=\"yaml-value\">NO_DELAY</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLEXSPI_HOLD_TIME [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Wait time before access to Serial Flash.</span><br>    <span class=\"yaml-commented-line\"># - NO_DELAY, (0): No additional delay</span><br>    <span class=\"yaml-commented-line\"># - 500US_DELAY, (1): Wait for 500 us.</span><br>    <span class=\"yaml-commented-line\"># - 3MS_DELAY, (2): Wait for 3 ms.</span><br>    <span class=\"yaml-commented-line\"># - 10MS_DELAY, (3): Wait for 10 ms.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_DELAY, 500US_DELAY, 3MS_DELAY, 10MS_DELAY></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_HOLD_TIME</span>: <span class=\"yaml-value\">NO_DELAY</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_PWR_HOLD_TIME [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 4b, Delay after POR before accessing Quad/Octal-SPI flash devices in addition to</span><br>    <span class=\"yaml-commented-line\"># delay defined by QSPI_HOLD TIME field.</span><br>    <span class=\"yaml-commented-line\"># - NO_DELAY, (0): No additional delay.</span><br>    <span class=\"yaml-commented-line\"># - 100US_DELAY, (1): Wait for 100 us.</span><br>    <span class=\"yaml-commented-line\"># - 500US_DELAY, (2): Wait for 500 us.</span><br>    <span class=\"yaml-commented-line\"># - 1MS_DELAY, (3): Wait for 1 ms.</span><br>    <span class=\"yaml-commented-line\"># - 10MS_DELAY, (4): Wait for 10 ms.</span><br>    <span class=\"yaml-commented-line\"># - 20MS_DELAY, (5): Wait for 20 ms.</span><br>    <span class=\"yaml-commented-line\"># - 40MS_DELAY, (6): Wait for 40 ms.</span><br>    <span class=\"yaml-commented-line\"># - 60MS_DELAY, (7): Wait for 60 ms.</span><br>    <span class=\"yaml-commented-line\"># - 80MS_DELAY, (8): Wait for 80 ms.</span><br>    <span class=\"yaml-commented-line\"># - 100MS_DELAY, (9): Wait for 100 ms.</span><br>    <span class=\"yaml-commented-line\"># - 120MS_DELAY, (10): Wait for 120 ms.</span><br>    <span class=\"yaml-commented-line\"># - 140MS_DELAY, (11): Wait for 140 ms.</span><br>    <span class=\"yaml-commented-line\"># - 160MS_DELAY, (12): Wait for 160 ms.</span><br>    <span class=\"yaml-commented-line\"># - 180MS_DELAY, (13): Wait for 180 ms.</span><br>    <span class=\"yaml-commented-line\"># - 200MS_DELAY, (14): Wait for 200 ms.</span><br>    <span class=\"yaml-commented-line\"># - 220MS_DELAY, (15): Wait for 220 ms.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_DELAY, 100US_DELAY, 500US_DELAY, 1MS_DELAY, 10MS_DELAY, 20MS_DELAY, 40MS_DELAY, 60MS_DELAY,</span><br>    <span class=\"yaml-commented-line\"># 80MS_DELAY, 100MS_DELAY, 120MS_DELAY, 140MS_DELAY, 160MS_DELAY, 180MS_DELAY, 200MS_DELAY, 220MS_DELAY></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_PWR_HOLD_TIME</span>: <span class=\"yaml-value\">NO_DELAY</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG2 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A044, Width: 32b; Boot configuration word specifying settings for FlexSPI image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG2</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_IMAGE_SIZE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 4b, The size of the flash memory to use for a boot image.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_OFFSET, (0): The size of the boot image is considered to be equal to the offset of the second image.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_1MB, (1): Size of remapped area is 1MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_2MB, (2): Size of remapped area is 2MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_3MB, (3): Size of remapped area is 3MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_4MB, (4): Size of remapped area is 4MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_5MB, (5): Size of remapped area is 5MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_6MB, (6): Size of remapped area is 6MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_7MB, (7): Size of remapped area is 7MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_8MB, (8): Size of remapped area is 8MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_9MB, (9): Size of remapped area is 9MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_10MB, (10): Size of remapped area is 10MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_11MB, (11): Size of remapped area is 11MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_12MB, (12): Size of remapped area is 12MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_256KB, (13): Size of remapped area is 256KByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_512KB, (14): Size of remapped area is 512KByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_768KB, (15): Size of remapped area is 768KByte.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SIZE_OFFSET, SIZE_1MB, SIZE_2MB, SIZE_3MB, SIZE_4MB, SIZE_5MB, SIZE_6MB, SIZE_7MB, SIZE_8MB,</span><br>    <span class=\"yaml-commented-line\"># SIZE_9MB, SIZE_10MB, SIZE_11MB, SIZE_12MB, SIZE_256KB, SIZE_512KB, SIZE_768KB></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_IMAGE_SIZE</span>: <span class=\"yaml-value\">SIZE_OFFSET</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_DELAY_CELL_NUM [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 7b, Delay cell numbers for flash read sampling via DQS (either internal loopback</span><br>    <span class=\"yaml-commented-line\"># or external DQS).</span><br><br>    <span class=\"yaml-commented-line\"># delay = 1600ps, if value = 0</span><br>    <span class=\"yaml-commented-line\"># delay = value * 100ps</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_DELAY_CELL_NUM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_IMAGE_OFFSET [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 11b, Width: 10b, The offset in flash memory where the second boot image starts. The offset to</span><br>    <span class=\"yaml-commented-line\"># the second image is X * 256 KB.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_IMAGE_OFFSET</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG3 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A048, Width: 32b; Boot configuration fuse word 3.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG3</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ROTK0_USAGE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, RoT key 0 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - All_usage_key, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - ImageCA_FwCA, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA_ImageCA_FwCA, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey_FwKey, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FwKey, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - Unused, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <All_usage_key, DebugCA, ImageCA_FwCA, DebugCA_ImageCA_FwCA, ImageKey_FwKey, ImageKey, FwKey,</span><br>    <span class=\"yaml-commented-line\"># Unused></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ROTK0_USAGE</span>: <span class=\"yaml-value\">All_usage_key</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ROTK1_USAGE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 3b, RoT key 1 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - All_usage_key, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - ImageCA_FwCA, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA_ImageCA_FwCA, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey_FwKey, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FwKey, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - Unused, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <All_usage_key, DebugCA, ImageCA_FwCA, DebugCA_ImageCA_FwCA, ImageKey_FwKey, ImageKey, FwKey,</span><br>    <span class=\"yaml-commented-line\"># Unused></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ROTK1_USAGE</span>: <span class=\"yaml-value\">All_usage_key</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ROTK2_USAGE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 3b, RoT key 2 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - All_usage_key, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - ImageCA_FwCA, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA_ImageCA_FwCA, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey_FwKey, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FwKey, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - Unused, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <All_usage_key, DebugCA, ImageCA_FwCA, DebugCA_ImageCA_FwCA, ImageKey_FwKey, ImageKey, FwKey,</span><br>    <span class=\"yaml-commented-line\"># Unused></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ROTK2_USAGE</span>: <span class=\"yaml-value\">All_usage_key</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ROTK3_USAGE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, RoT key 3 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - All_usage_key, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - ImageCA_FwCA, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DebugCA_ImageCA_FwCA, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey_FwKey, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - ImageKey, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FwKey, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - Unused, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <All_usage_key, DebugCA, ImageCA_FwCA, DebugCA_ImageCA_FwCA, ImageKey_FwKey, ImageKey, FwKey,</span><br>    <span class=\"yaml-commented-line\"># Unused></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ROTK3_USAGE</span>: <span class=\"yaml-value\">All_usage_key</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ENF_CNSA [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, Enforce CNSA (Commercial National Security Algorithm) suite keys.</span><br>    <span class=\"yaml-commented-line\"># - P-256_KEY, (0): ECC P-256 keys.</span><br>    <span class=\"yaml-commented-line\"># - P-384_KEY, (1): ECC P-384 keys.</span><br>    <span class=\"yaml-commented-line\"># - P-384_KEY, (2): ECC P-384 keys.</span><br>    <span class=\"yaml-commented-line\"># - P-384_KEY, (3): ECC P-384 keys.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <P-256_KEY, P-384_KEY, P-384_KEY, P-384_KEY></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ENF_CNSA</span>: <span class=\"yaml-value\">P-256_KEY</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== ENABLE_CRC_CHECK [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 2b, Enable CRC checks over OTP words.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># CRC1 = CRC over OTP fuses from 15 - 21</span><br>    <span class=\"yaml-commented-line\"># CRC2 = CRC over OTP fuses from 00 - 02</span><br>    <span class=\"yaml-commented-line\"># CRC6 = CRC over OTP fuses from 92 - 115</span><br>    <span class=\"yaml-commented-line\"># - DISABLE, (0): Disable CRC check over OTPs.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_NXP_OTP, (1): Perform CRC check over NXP OTPs.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_ALL_OTP, (2): Perform CRC check over NXP and OEM OTPs.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLE, ENABLE_NXP_OTP, ENABLE_ALL_OTP></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ENABLE_CRC_CHECK</span>: <span class=\"yaml-value\">DISABLE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_KDF_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 2b, Enable self-test for CKDF block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero run self-test and log result in BOOT_STATE register.</span><br>    <span class=\"yaml-commented-line\"># - SKIP_SELF_TEST_RUN, (0): Self-tests run is skipped and results are not included.</span><br>    <span class=\"yaml-commented-line\"># - INCLUDE_SELF_TEST_RESULTS, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FALL_THROUGH_ISP_ON_FAIL, (2): On failure fall through ISP.</span><br>    <span class=\"yaml-commented-line\"># - LOCK_DEVICE_ON_FAIL, (3): Stop on execution on fail.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SKIP_SELF_TEST_RUN, INCLUDE_SELF_TEST_RESULTS, FALL_THROUGH_ISP_ON_FAIL, LOCK_DEVICE_ON_FAIL></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_KDF_STEN</span>: <span class=\"yaml-value\">SKIP_SELF_TEST_RUN</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_CMAC_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 2b, Enable self-test for CMAC block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero run self-test and log result in BOOT_STATE register.</span><br>    <span class=\"yaml-commented-line\"># - SKIP_SELF_TEST_RUN, (0): Self-tests run is skipped and results are not included.</span><br>    <span class=\"yaml-commented-line\"># - INCLUDE_SELF_TEST_RESULTS, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FALL_THROUGH_ISP_ON_FAIL, (2): On failure fall through ISP.</span><br>    <span class=\"yaml-commented-line\"># - LOCK_DEVICE_ON_FAIL, (3): Stop on execution on fail.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SKIP_SELF_TEST_RUN, INCLUDE_SELF_TEST_RESULTS, FALL_THROUGH_ISP_ON_FAIL, LOCK_DEVICE_ON_FAIL></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_CMAC_STEN</span>: <span class=\"yaml-value\">SKIP_SELF_TEST_RUN</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_DRBG_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 2b, Enable self-test for DRBG block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero run self-test and log result in BOOT_STATE register.</span><br>    <span class=\"yaml-commented-line\"># - SKIP_SELF_TEST_RUN, (0): Self-tests run is skipped and results are not included.</span><br>    <span class=\"yaml-commented-line\"># - INCLUDE_SELF_TEST_RESULTS, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FALL_THROUGH_ISP_ON_FAIL, (2): On failure fall through ISP.</span><br>    <span class=\"yaml-commented-line\"># - LOCK_DEVICE_ON_FAIL, (3): Stop on execution on fail.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SKIP_SELF_TEST_RUN, INCLUDE_SELF_TEST_RESULTS, FALL_THROUGH_ISP_ON_FAIL, LOCK_DEVICE_ON_FAIL></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_DRBG_STEN</span>: <span class=\"yaml-value\">SKIP_SELF_TEST_RUN</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_ECDSA_STEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Enable self-test for ECDSA block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero run self-test and log result in BOOT_STATE register.</span><br>    <span class=\"yaml-commented-line\"># - SKIP_SELF_TEST_RUN, (0): Self-tests run is skipped and results are not included.</span><br>    <span class=\"yaml-commented-line\"># - INCLUDE_SELF_TEST_RESULTS, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FALL_THROUGH_ISP_ON_FAIL, (2): On failure fall through ISP.</span><br>    <span class=\"yaml-commented-line\"># - LOCK_DEVICE_ON_FAIL, (3): Stop on execution on fail.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SKIP_SELF_TEST_RUN, INCLUDE_SELF_TEST_RESULTS, FALL_THROUGH_ISP_ON_FAIL, LOCK_DEVICE_ON_FAIL></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_ECDSA_STEN</span>: <span class=\"yaml-value\">SKIP_SELF_TEST_RUN</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_AES_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Enable self-test for AES block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero run self-test and log result in BOOT_STATE register.</span><br>    <span class=\"yaml-commented-line\"># - SKIP_SELF_TEST_RUN, (0): Self-tests run is skipped and results are not included.</span><br>    <span class=\"yaml-commented-line\"># - INCLUDE_SELF_TEST_RESULTS, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FALL_THROUGH_ISP_ON_FAIL, (2): On failure fall through ISP.</span><br>    <span class=\"yaml-commented-line\"># - LOCK_DEVICE_ON_FAIL, (3): Stop on execution on fail.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SKIP_SELF_TEST_RUN, INCLUDE_SELF_TEST_RESULTS, FALL_THROUGH_ISP_ON_FAIL, LOCK_DEVICE_ON_FAIL></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_AES_STEN</span>: <span class=\"yaml-value\">SKIP_SELF_TEST_RUN</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_SHA_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Enable self-test for SHA2 block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero run self-test and log result in BOOT_STATE register.</span><br>    <span class=\"yaml-commented-line\"># - SKIP_SELF_TEST_RUN, (0): Self-tests run is skipped and results are not included.</span><br>    <span class=\"yaml-commented-line\"># - INCLUDE_SELF_TEST_RESULTS, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FALL_THROUGH_ISP_ON_FAIL, (2): On failure fall through ISP.</span><br>    <span class=\"yaml-commented-line\"># - LOCK_DEVICE_ON_FAIL, (3): Stop on execution on fail.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SKIP_SELF_TEST_RUN, INCLUDE_SELF_TEST_RESULTS, FALL_THROUGH_ISP_ON_FAIL, LOCK_DEVICE_ON_FAIL></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_SHA_STEN</span>: <span class=\"yaml-value\">SKIP_SELF_TEST_RUN</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------===== SKIP_PM_SIGN_VERIFICATION [Optional] =====---------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, On boot-up from PM3/PM4, do not run through ECDSA signature verification of</span><br>    <span class=\"yaml-commented-line\"># the image.</span><br>    <span class=\"yaml-commented-line\"># - NO_SKIP, (0): Image verification is not skipped upon wake up from PM3 and PM4.</span><br>    <span class=\"yaml-commented-line\"># - NO_SKIP, (1): Image verification is not skipped upon wake up from PM3 and PM4.</span><br>    <span class=\"yaml-commented-line\"># - NO_SKIP, (2): Image verification is not skipped upon wake up from PM3 and PM4.</span><br>    <span class=\"yaml-commented-line\"># - SKIP, (3): Image verification is skipped upon wake up from PM3 and PM4.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_SKIP, NO_SKIP, NO_SKIP, SKIP></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SKIP_PM_SIGN_VERIFICATION</span>: <span class=\"yaml-value\">NO_SKIP</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG4 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A04C, Width: 32b; Boot configuration word specifying settings for recovery image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG4</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== RECOVERY_IMAGE_SIZE [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 4b, Recovery image size</span><br>    <span class=\"yaml-commented-line\"># - SIZE_OFFSET, (0): The size of the boot image is considered to be equal to the offset of the second image.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_1MB, (1): Size of remapped area is 1MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_2MB, (2): Size of remapped area is 2MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_3MB, (3): Size of remapped area is 3MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_4MB, (4): Size of remapped area is 4MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_5MB, (5): Size of remapped area is 5MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_6MB, (6): Size of remapped area is 6MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_7MB, (7): Size of remapped area is 7MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_8MB, (8): Size of remapped area is 8MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_9MB, (9): Size of remapped area is 9MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_10MB, (10): Size of remapped area is 10MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_11MB, (11): Size of remapped area is 11MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_12MB, (12): Size of remapped area is 12MByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_256KB, (13): Size of remapped area is 256KByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_512KB, (14): Size of remapped area is 512KByte.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_768KB, (15): Size of remapped area is 768KByte.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SIZE_OFFSET, SIZE_1MB, SIZE_2MB, SIZE_3MB, SIZE_4MB, SIZE_5MB, SIZE_6MB, SIZE_7MB, SIZE_8MB,</span><br>    <span class=\"yaml-commented-line\"># SIZE_9MB, SIZE_10MB, SIZE_11MB, SIZE_12MB, SIZE_256KB, SIZE_512KB, SIZE_768KB></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RECOVERY_IMAGE_SIZE</span>: <span class=\"yaml-value\">SIZE_OFFSET</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== RECOVERY_IMAGE_OFFSET [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 10b, The offset in flash memory where the second boot image starts for recovery</span><br>    <span class=\"yaml-commented-line\"># image. The offset to the second image is X * 256 kB.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RECOVERY_IMAGE_OFFSET</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== RECOVERY_BOOT_EN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Configures recovery boot flag</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Boot from recovery image is disabled.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Boot from recovery image is enabled.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RECOVERY_BOOT_EN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG5 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A050, Width: 32b; The USB VID and PID can be customized by writing the new values to the</span><br>  <span class=\"yaml-commented-line\"># USB_VID and USB_PID fields in this fuse word field.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG5</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== USB_VID [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Value of USB VID</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB_VID</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== USB_PID [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Value of USB PID</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB_PID</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG6 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A054, Width: 32b; The SDIO VID and PID can be customized by writing the new values to the</span><br>  <span class=\"yaml-commented-line\"># SDIO_VID and SDIO_PID fields in this fuse word field.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG6</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== SDIO_VID [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Value of SDIO VID</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_VID</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== SDIO_PID [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Value of SDIO PID</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_PID</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG0 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A058, Width: 16b; Root key revocation fuse word.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REVOKE_ROOTKEY0 [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, RoT Key 0 enable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): RoT Key is enabled.</span><br>    <span class=\"yaml-commented-line\"># - REVOKED, (1): RoT Key is revoked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, REVOKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REVOKE_ROOTKEY0</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REVOKE_ROOTKEY1 [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, RoT Key 1 enable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): RoT Key is enabled.</span><br>    <span class=\"yaml-commented-line\"># - REVOKED, (1): RoT Key is revoked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, REVOKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REVOKE_ROOTKEY1</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REVOKE_ROOTKEY2 [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, RoT Key 2 enable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): RoT Key is enabled.</span><br>    <span class=\"yaml-commented-line\"># - REVOKED, (1): RoT Key is revoked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, REVOKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REVOKE_ROOTKEY2</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REVOKE_ROOTKEY3 [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, RoT Key 3 enable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): RoT Key is enabled.</span><br>    <span class=\"yaml-commented-line\"># - REVOKED, (1): RoT Key is revoked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, REVOKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REVOKE_ROOTKEY3</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== NXP_PROV_FW_EXEC_DIS [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, Flag to disable execution of NXP signed provisioning Firmwares</span><br>    <span class=\"yaml-commented-line\"># - EXEC_NOT_DISABLED, (0): Execution of NXP provisioning fw is not disabled.</span><br>    <span class=\"yaml-commented-line\"># - EXEC_DISABLED, (1): Execution of NXP provisioning fw is disabled.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <EXEC_NOT_DISABLED, EXEC_DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NXP_PROV_FW_EXEC_DIS</span>: <span class=\"yaml-value\">EXEC_NOT_DISABLED</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG1 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A05C, Width: 16b; DAP Vendor Usage configurations fuse word.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DAP_VENDOR_USAGE [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Lower 16-bits of Vendor Usage field in Debug Credentials defined in NXP's</span><br>    <span class=\"yaml-commented-line\"># Debug Authentication Protocol specifications Version 1.0.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DAP_VENDOR_USAGE</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG2 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A060, Width: 16b; Lower 16-bits of revoke Image signing key configuration fuse word.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG2</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REVOKE_IMG_KEY [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Image key revocation bits.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REVOKE_IMG_KEY</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG3 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A064, Width: 16b; Upper 16-bits of revoke Image signing key configuration fuse word.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG3</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REVOKE_IMG_KEY [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Image key revocation bits.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REVOKE_IMG_KEY</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG4 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A068, Width: 16b; User defined</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG4</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== User [Optional] =====--------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, User defined</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    User</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG5 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A06C, Width: 32b; User defined</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG5</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SEC_BOOT_CFG5 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, User defined</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SEC_BOOT_CFG5</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG6 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A070, Width: 32b; SDIO Block size settings fuse word.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG6</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== SDIO_F0_BLOCKSIZE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, SDIO Block F0 size</span><br>    <span class=\"yaml-commented-line\"># `16b00` = SDIO_F0_BLOCKSIZE will be fixed `0x1`</span><br>    <span class=\"yaml-commented-line\"># `SDIO_F0_BLOCKSIZE` = Fuse value</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_F0_BLOCKSIZE</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== SDIO_FN_BLOCKSIZE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, SDIO Block FN size</span><br>    <span class=\"yaml-commented-line\"># `16b00` = SDIO_FN_BLOCKSIZE will be fixed `0x200`</span><br>    <span class=\"yaml-commented-line\"># `SDIO_FN_BLOCKSIZE` = Fuse value</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_FN_BLOCKSIZE</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG7 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A074, Width: 32b; SDIO configuration settings fuse word.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG7</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== SDIO_REV [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Configure SDIO version revision.</span><br>    <span class=\"yaml-commented-line\"># `8b00` = SDIO_REV will be fixed `0x30`</span><br>    <span class=\"yaml-commented-line\"># `SDIO_REV ` = Fuse value</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_REV</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== SDIO_SPEED [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 8b, Configure SDIO Speed.</span><br>    <span class=\"yaml-commented-line\"># `8b00` = SDIO_SPEED will be fixed `0xB`</span><br>    <span class=\"yaml-commented-line\"># `SDIO_SPEED` = Fuse value</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_SPEED</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SDIO_TIMEOUT [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Configure SDIO Timeout.</span><br>    <span class=\"yaml-commented-line\"># `16b00` = SDIO_TIMEOUT will be fixed `0x14`</span><br>    <span class=\"yaml-commented-line\"># `SDIO_TIMEOUT` = Fuse value</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SDIO_TIMEOUT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_CFG8 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A078, Width: 32b; User defined</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SEC_BOOT_CFG8</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SEC_BOOT_CFG8 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, User defined</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SEC_BOOT_CFG8</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== DCFG_CC_SOCU_NS [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A07C, Width: 32b; The DCFG_CC_SOCU_NS configuration fields can be used to increase the</span><br>  <span class=\"yaml-commented-line\"># restriction level specified in DCFG_CC_SOCU. With TZ-M, the part can be sold by level 1 customers (secure code</span><br>  <span class=\"yaml-commented-line\"># developer) to level-2 customers who develops non-secure code only.</span><br>  <span class=\"yaml-commented-line\">#     - In this scenario, or easy of development, Level-I customer releases the part to always allow non-secure debug.</span><br>  <span class=\"yaml-commented-line\">#     - To allow level-2 customers to further seal the part DCFG_CC_SOCU_NS is used.</span><br>  <span class=\"yaml-commented-line\">#     - ROM will use this word to further restrict the debug access.</span><br>  <span class=\"yaml-commented-line\">#     - Layout of this word is same as DCFG_CC_SOCU.</span><br>  <span class=\"yaml-commented-line\">#     - Combinations of PINNED_xxxEN and DFLT_xxxEN bits and resulting access restriction levels are:</span><br><br>  <span class=\"yaml-commented-line\"># 1. PINNED_xxxEN=1,DFLT_xxxEN=1: Restriction level 0. Access to the sub-domain is always enabled. This setting is</span><br>  <span class=\"yaml-commented-line\"># provided for module use case scenario where DCFG_CC_SOCU_NS would be used to define further access restrictions</span><br>  <span class=\"yaml-commented-line\"># before final deployment of the product.</span><br>  <span class=\"yaml-commented-line\"># 2. PINNED_xxxEN=0,DFLT_xxxEN=0: Restriction level 1. Access to the sub-domain is disabled at startup. But the access</span><br>  <span class=\"yaml-commented-line\"># can be enabled through the debug authentication process by providing an appropriate Debug Credential (DC)</span><br>  <span class=\"yaml-commented-line\"># certificate.</span><br>  <span class=\"yaml-commented-line\"># 3. PINNED_xxxEN=0,DFLT_xxxEN=1: Illegal setting. Part will lock-up if this setting is selected.</span><br>  <span class=\"yaml-commented-line\"># 4. PINNED_xxxEN=1,DFLT_xxxEN=0: Restriction level 2. Access to the sub-domain is permanently disabled and cannot be</span><br>  <span class=\"yaml-commented-line\"># reversed. This setting offers the highest level of restriction.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_NS</span>:<br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_NIDEN_NS [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined non-secure</span><br>    <span class=\"yaml-commented-line\"># domain of CPU0.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_NIDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_DBGEN_NS [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined non-secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_DBGEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_SPNIDEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_SPNIDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_SPIDEN_NS [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 11b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined secure domain of</span><br>    <span class=\"yaml-commented-line\"># CPU0.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_SPIDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_TAPEN_NS [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 1b, Controls TAP (Test Access Point) controller used for structural integrity</span><br>    <span class=\"yaml-commented-line\"># testing of silicon by NXP as part of Return Material Analysis (RMA)</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_TAPEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DFLT_CPU1NIDEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 13b, Width: 1b, Controls non-Invasive debugging of CPU1.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU1NIDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DFLT_CPU1DBGEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Controls invasive debugging of CPU1.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU1DBGEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DFLT_CPU2NIDEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Controls non-Invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU2NIDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DFLT_CPU2DBGEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 1b, Controls invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU2DBGEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DFLT_ISPCMDEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 17b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_ISPCMDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The debug mailbox 'switch to ISP mode' command is enabled also in locked state (to simplify\n",
       "example)</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_FACMDEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 1b, Controls whether DM-AP Set FA Mode command (command code: 0x06) can be issued</span><br>    <span class=\"yaml-commented-line\"># after authentication</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_FACMDEN_NS</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_NIDEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 19b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined non-secure</span><br>    <span class=\"yaml-commented-line\"># domain of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_NIDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_DBGEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined non-secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_DBGEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_SPNIDEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 21b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_SPNIDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_SPIDEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined secure domain of</span><br>    <span class=\"yaml-commented-line\"># CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_SPIDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_TAPEN_NS [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 23b, Width: 1b, Controls TAP (Test Access Point) controller used for structural integrity</span><br>    <span class=\"yaml-commented-line\"># testing of silicon by NXP as part of Return Material Analysis (RMA)</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_TAPEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PINNED_CPU1NIDEN_NS [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 1b, Controls non-Invasive debugging of CPU1</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU1NIDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PINNED_CPU1DBGEN_NS [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 25b, Width: 1b, Controls invasive debugging of CPU1.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU1DBGEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PINNED_CPU2NIDEN_NS [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 1b, Controls non-Invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU2NIDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PINNED_CPU2DBGEN_NS [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 27b, Width: 1b, Controls invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU2DBGEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PINNED_ISPCMDEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_ISPCMDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The debug mailbox 'switch to ISP mode' command is enabled also in locked state (to simplify\n",
       "example)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    PINNED_ISPCMDEN_NS</span>: <span class=\"yaml-value\">FIXED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_FACMDEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 29b, Width: 1b, Controls whether DM-AP Set FA Mode command (command code: 0x06) can be issued</span><br>    <span class=\"yaml-commented-line\"># after authentication</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_FACMDEN_NS</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FORCE_UUID_MATCH_NS [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 1b, When set, debug authentication protocol only accepts Debug Credential</span><br>    <span class=\"yaml-commented-line\"># certificates (DC) with matching UUID.</span><br>    <span class=\"yaml-commented-line\"># - NO_FORCE_UUID_MATCH, (0): Accepts Debug Credential certificates (DC) with any UUID.</span><br>    <span class=\"yaml-commented-line\"># - FORCE_UUID_MATCH, (1): Accepts Debug Credential certificates (DC) with matching UUID.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_FORCE_UUID_MATCH, FORCE_UUID_MATCH></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FORCE_UUID_MATCH_NS</span>: <span class=\"yaml-value\">NO_FORCE_UUID_MATCH</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== DCFG_CC_SOCU [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A084, Width: 32b; The DCFG_CC_SOCU configuration field specifies the debug access</span><br>  <span class=\"yaml-commented-line\"># restrictions per debug domain. The DCFG_CC_SOCU_NS fields can be used to increase the restriction level specified in</span><br>  <span class=\"yaml-commented-line\"># DCFG_CC_SOCU but cannot be used to reduce the restriction level.</span><br>  <span class=\"yaml-commented-line\">#     - Combinations of PINNED_xxxEN and DFLT_xxxEN bits and resulting access restriction levels are:</span><br><br>  <span class=\"yaml-commented-line\">#  1. PINNED_xxxEN=1,DFLT_xxxEN=1: Restriction level 0. Access to the sub-domain is always enabled. This setting is</span><br>  <span class=\"yaml-commented-line\"># provided for module use case scenario where DCFG_CC_SOCU_NS would be used to define further access restrictions</span><br>  <span class=\"yaml-commented-line\"># before final deployment of the product.</span><br>  <span class=\"yaml-commented-line\">#  2. PINNED_xxxEN=0,DFLT_xxxEN=0: Restriction level 1. Access to the sub-domain is disabled at startup. But the</span><br>  <span class=\"yaml-commented-line\"># access can be enabled through the debug authentication process by providing an appropriate Debug Credential (DC)</span><br>  <span class=\"yaml-commented-line\"># certificate.</span><br>  <span class=\"yaml-commented-line\">#  3. PINNED_xxxEN=0,DFLT_xxxEN=1: Illegal setting. Part will lock-up if this setting is selected.</span><br>  <span class=\"yaml-commented-line\">#  4. PINNED_xxxEN=1,DFLT_xxxEN=0: Restriction level 2. Access to the sub-domain is permanently disabled and cannot be</span><br>  <span class=\"yaml-commented-line\"># reversed. This setting offers the highest level of restriction.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU</span>:<br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== DFLT_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined non-secure</span><br>    <span class=\"yaml-commented-line\"># domain of CPU0.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_NIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== DFLT_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined non-secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_SPNIDEN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_SPNIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== DFLT_SPIDEN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 11b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined secure domain of</span><br>    <span class=\"yaml-commented-line\"># CPU0.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_SPIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== DFLT_TAPEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 1b, Controls TAP (Test Access Point) controller used for structural integrity</span><br>    <span class=\"yaml-commented-line\"># testing of silicon by NXP as part of Return Material Analysis (RMA)</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_TAPEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_CPU1NIDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 13b, Width: 1b, Controls non-Invasive debugging of CPU1.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU1NIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_CPU1DBGEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Controls invasive debugging of CPU1.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU1DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_CPU2NIDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Controls non-Invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU2NIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== DFLT_CPU2DBGEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 1b, Controls invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_CPU2DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_ISPCMDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 17b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_ISPCMDEN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">The debug mailbox 'switch to ISP mode' command is enabled also in locked state (to simplify example)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    DFLT_ISPCMDEN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_FACMDEN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 1b, Controls whether DM-AP Set FA Mode command (command code: 0x06) can be issued</span><br>    <span class=\"yaml-commented-line\"># after authentication</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DFLT_FACMDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== PINNED_NIDEN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 19b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined non-secure</span><br>    <span class=\"yaml-commented-line\"># domain of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_NIDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== PINNED_DBGEN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined non-secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_DBGEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_SPNIDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 21b, Width: 1b, Controls non-Invasive debugging of TrustZone for Arm8-M defined secure domain</span><br>    <span class=\"yaml-commented-line\"># of CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_SPNIDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== PINNED_SPIDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 1b, Controls invasive debugging of TrustZone for Arm8-M defined secure domain of</span><br>    <span class=\"yaml-commented-line\"># CPU0</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_SPIDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== PINNED_TAPEN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 23b, Width: 1b, Controls TAP (Test Access Point) controller used for structural integrity</span><br>    <span class=\"yaml-commented-line\"># testing of silicon by NXP as part of Return Material Analysis (RMA)</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_TAPEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_CPU1NIDEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 1b, Controls non-Invasive debugging of CPU1</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU1NIDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_CPU1DBGEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 25b, Width: 1b, Controls invasive debugging of CPU1.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU1DBGEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_CPU2NIDEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 1b, Controls non-Invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU2NIDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== PINNED_CPU2DBGEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 27b, Width: 1b, Controls invasive debugging of CPU2.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_CPU2DBGEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_ISPCMDEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_ISPCMDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    PINNED_ISPCMDEN</span>: <span class=\"yaml-value\">FIXED</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_FACMDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 29b, Width: 1b, Controls whether DM-AP Set FA Mode command (command code: 0x06) can be issued</span><br>    <span class=\"yaml-commented-line\"># after authentication</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PINNED_FACMDEN</span>: <span class=\"yaml-value\">DAR_CC</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FORCE_UUID_MATCH [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 1b, When set, debug authentication protocol only accepts Debug Credential</span><br>    <span class=\"yaml-commented-line\"># certificates (DC) with matching UUID.</span><br>    <span class=\"yaml-commented-line\"># - NO_FORCE_UUID_MATCH, (0): Accepts Debug Credential certificates (DC) with any UUID.</span><br>    <span class=\"yaml-commented-line\"># - FORCE_UUID_MATCH, (1): Accepts Debug Credential certificates (DC) with matching UUID.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_FORCE_UUID_MATCH, FORCE_UUID_MATCH></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FORCE_UUID_MATCH</span>: <span class=\"yaml-value\">NO_FORCE_UUID_MATCH</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== LIFE_CYCLE_STATE [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A0B4, Width: 16b; Life cycle state of rw61x platform.</span><br><span class=\"yaml-key\">  LIFE_CYCLE_STATE</span>:<br>    <span class=\"yaml-commented-line\"># --------------------------------------------===== LCS [Optional] =====--------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Possible values of rw61x lifecycle states</span><br>    <span class=\"yaml-commented-line\"># - Blank, (0): Initial state in NXP factory.</span><br>    <span class=\"yaml-commented-line\"># - Provisioned, (1): NXP provisioned state.</span><br>    <span class=\"yaml-commented-line\"># - Develop, (3): Initial customer development state after leaving NXP manufacturing.</span><br>    <span class=\"yaml-commented-line\"># - Develop2, (7): Optional customer development state. Used for development of NS world code.</span><br>    <span class=\"yaml-commented-line\"># - In-Field, (15): In-field application state for end-customer use.</span><br>    <span class=\"yaml-commented-line\"># - Field Return OEM, (31): Field return state.</span><br>    <span class=\"yaml-commented-line\"># - Failure Analysis (FA), (63): NXP field return state (CQC).</span><br>    <span class=\"yaml-commented-line\"># - In-Field Locked, (207): Alternative in-field application state that disables debug capability and prevents use</span><br>    <span class=\"yaml-commented-line\"># of field return/failure analysis states. The rest of the behavior of the device is same as the In-field state.</span><br>    <span class=\"yaml-commented-line\"># - Shredded, (255): Bricked state to prevent device use.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Blank, Provisioned, Develop, Develop2, In-Field, Field Return OEM, Failure Analysis (FA), In-</span><br>    <span class=\"yaml-commented-line\"># Field Locked, Shredded></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LCS</span>: <span class=\"yaml-value\">Develop</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Life cycle of chip is temporary moved to 'In-field' to properly enable DAT on chip</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    LCS</span>: <span class=\"yaml-value\">In-Field</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== LCS_REDUNDANT [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 8b, Repeat values of lifecycle state due to a security</span><br>    <span class=\"yaml-commented-line\"># - Blank, (0): Initial state in NXP factory.</span><br>    <span class=\"yaml-commented-line\"># - Provisioned, (1): NXP provisioned state.</span><br>    <span class=\"yaml-commented-line\"># - Develop, (3): Initial customer development state after leaving NXP manufacturing.</span><br>    <span class=\"yaml-commented-line\"># - Develop2, (7): Optional customer development state. Used for development of NS world code.</span><br>    <span class=\"yaml-commented-line\"># - In-Field, (15): In-field application state for end-customer use.</span><br>    <span class=\"yaml-commented-line\"># - Field Return OEM, (31): Field return state.</span><br>    <span class=\"yaml-commented-line\"># - Failure Analysis (FA), (63): NXP field return state (CQC).</span><br>    <span class=\"yaml-commented-line\"># - In-Field Locked, (207): Alternative in-field application state that disables debug capability and prevents use</span><br>    <span class=\"yaml-commented-line\"># of field return/failure analysis states. The rest of the behavior of the device is same as the In-field state.</span><br>    <span class=\"yaml-commented-line\"># - Shredded, (255): Bricked state to prevent device use.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Blank, Provisioned, Develop, Develop2, In-Field, Field Return OEM, Failure Analysis (FA), In-</span><br>    <span class=\"yaml-commented-line\"># Field Locked, Shredded></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LCS_REDUNDANT</span>: <span class=\"yaml-value\">Develop</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Life cycle of chip is temporary moved to 'In-field' to properly enable DAT on chip</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    LCS_REDUNDANT</span>: <span class=\"yaml-value\">In-Field</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== CUST_SK_MK[31:0] [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A170, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[31:0]:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[31:0] [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[31:0]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== CUST_SK_MK[63:32] [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A174, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[63:32]:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[63:32] [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[63:32]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== CUST_SK_MK[95:64] [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A178, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[95:64]:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[95:64] [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[95:64]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[127:96] [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A17C, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[127:96]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[127:96] [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[127:96]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[159:128] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A180, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[159:128]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[159:128] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[159:128]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[191:160] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A184, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[191:160]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[191:160] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[191:160]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[223:192] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A188, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[223:192]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[223:192] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[223:192]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[255:224] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A18C, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[255:224]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[255:224] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[255:224]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[287:256] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A190, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[287:256]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[287:256] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[287:256]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[319:288] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A194, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[319:288]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[319:288] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[319:288]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[351:320] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A198, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[351:320]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[351:320] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[351:320]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_SK_MK[383:352] [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A19C, Width: 32b; FW encryption and decryption key wrapped by RFC3394, used for FW</span><br>  <span class=\"yaml-commented-line\"># decryption</span><br><span class=\"diff-removed\">  CUST_SK_MK[383:352]:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== CUST_SK_MK[383:352] [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 32b, FW encryption and decryption key wrapped by RFC3394, used for FW decryption</span><br><span class=\"diff-removed\">    CUST_SK_MK[383:352]: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------------===== RKTH [Optional] =====---------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A1A0, Width: 384b; ROTKH field is compounded by 12 32-bit fields and contains Root key</span><br>  <span class=\"yaml-commented-line\"># table hash. For ECC P-256 keys RKTH is a 32-byte SHA-256 digest of four SHA-256 digests computed over four OEM</span><br>  <span class=\"yaml-commented-line\"># public keys (OEM has four private-public key pairs in case one of its private keys becomes compromised) or in case</span><br>  <span class=\"yaml-commented-line\"># that ECC P-384 keys are used, RKTH is 48-byte SHA-384 digest.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  RKTH</span>: <span class=\"yaml-value\">'0000000000000000000000000000000000000000000000000000000000000000'</span> <span\n",
       "style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">RKTH value is specified to allow boot ROM validate\n",
       "the used public RoT keys. The value has been gotten from `nxpdebugmbox dat dc export` command. But there is alternative to get when signed MBI is generated or\n",
       "use `nxpcrypto rot calculate-hash` command.</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">  RKTH</span>: <span class=\"yaml-value\">'e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd'</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_162324ae04314088b461b3ca2df5b781\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># =====================================  Shadow Registers Configuration for rw612  =====================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Optional] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <mimxrt533s, mimxrt555s, mimxrt595s, mimxrt685s, mimxrt798s, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">rw612</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a1, a2, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># -----------------------------------===== Shadow registers Settings [Required] =====-----------------------------------</span><br><span class=\"yaml-key\">registers</span>:<br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A03C, Width: 32b; Boot configuration fuse word 0.</span><br><span class=\"yaml-key\">  BOOT_CFG0</span>:<br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PRIMARY_BOOT_SOURCE [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 4b, Primary boot source. (a.k.a. Master boot source)</span><br>    <span class=\"yaml-commented-line\"># - ISP_PIN_BOOT, (0): ISP pins will determine boot source.</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_BOOT, (1): Boot from FlexSPI flash device using FlexSPI interface pins.</span><br>    <span class=\"yaml-commented-line\"># - SDIO_BOOT, (3): Boot from SDIO (Serial) port.</span><br>    <span class=\"yaml-commented-line\"># - SPI_BOOT, (4): Boot using SPI slave interface using master boot mode.</span><br>    <span class=\"yaml-commented-line\"># - I2C_BOOT, (5): I2C boot mode.</span><br>    <span class=\"yaml-commented-line\"># - UART_BOOT, (6): Boot using UART interface using master boot mode.</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (7): Reserved.</span><br>    <span class=\"yaml-commented-line\"># - USBHID_BOOT, (8): USB-HID boot mode.</span><br>    <span class=\"yaml-commented-line\"># - ISP_MODE, (9): Always enter ISP mode. DEFAULT_ISP_MODE field will determine the ISP interface.</span><br>    <span class=\"yaml-commented-line\"># - Test_MODE, (10): Reserved</span><br>    <span class=\"yaml-commented-line\"># - QSPI_FALLBACK_SPINOR_BOOT, (12): Boot from Octal/Quad SPI flash device using FlexSPI channel A interface pins.</span><br>    <span class=\"yaml-commented-line\"># If image is not found check recovery boot using SPI flash device through FlexComm.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ISP_PIN_BOOT, FLEXSPI_BOOT, SDIO_BOOT, SPI_BOOT, I2C_BOOT, UART_BOOT, Reserved, USBHID_BOOT,</span><br>    <span class=\"yaml-commented-line\"># ISP_MODE, Test_MODE, QSPI_FALLBACK_SPINOR_BOOT></span><br><span class=\"yaml-key\">    PRIMARY_BOOT_SOURCE</span>: <span class=\"yaml-value\">FLEXSPI_BOOT</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The primary source is updated to select the FlexSPI as primary boot device</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== SECURE_BOOT_EN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 19b, Width: 2b, Secure boot enable config</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Allow non-secure images with and without CRC. Used during development.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): RFU</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (2): Secure boot is enabled. Do complete ECDSA checking of signed images. (ECDSA signed)</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (3): Secure boot is enabled. Do complete ECDSA checking of signed images. (ECDSA signed)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, DISABLED, ENABLED, ENABLED></span><br><span class=\"yaml-key\">    SECURE_BOOT_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Secure boot is changed to enable Debug authentication protocol functionality and also show that functionality on\n",
       "real example</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DICE_SKIP [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 23b, Width: 1b, Skip DICE computation</span><br>    <span class=\"yaml-commented-line\"># - NO_SKIP, (0): Enable DICE</span><br>    <span class=\"yaml-commented-line\"># - SKIP, (1): Disable DICE</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_SKIP, SKIP></span><br><span class=\"yaml-key\">    DICE_SKIP</span>: <span class=\"yaml-value\">SKIP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">DICE is skipped to be sure that it doesn't influence that DAT example</span><br><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== DCFG_CC_SOCU_NS [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A07C, Width: 32b; The DCFG_CC_SOCU_NS configuration fields can be used to increase the</span><br>  <span class=\"yaml-commented-line\"># restriction level specified in DCFG_CC_SOCU. With TZ-M, the part can be sold by level 1 customers (secure code</span><br>  <span class=\"yaml-commented-line\"># developer) to level-2 customers who develops non-secure code only.</span><br>  <span class=\"yaml-commented-line\">#     - In this scenario, or easy of development, Level-I customer releases the part to always allow non-secure debug.</span><br>  <span class=\"yaml-commented-line\">#     - To allow level-2 customers to further seal the part DCFG_CC_SOCU_NS is used.</span><br>  <span class=\"yaml-commented-line\">#     - ROM will use this word to further restrict the debug access.</span><br>  <span class=\"yaml-commented-line\">#     - Layout of this word is same as DCFG_CC_SOCU.</span><br>  <span class=\"yaml-commented-line\">#     - Combinations of PINNED_xxxEN and DFLT_xxxEN bits and resulting access restriction levels are:</span><br><br>  <span class=\"yaml-commented-line\"># 1. PINNED_xxxEN=1,DFLT_xxxEN=1: Restriction level 0. Access to the sub-domain is always enabled. This setting is</span><br>  <span class=\"yaml-commented-line\"># provided for module use case scenario where DCFG_CC_SOCU_NS would be used to define further access restrictions</span><br>  <span class=\"yaml-commented-line\"># before final deployment of the product.</span><br>  <span class=\"yaml-commented-line\"># 2. PINNED_xxxEN=0,DFLT_xxxEN=0: Restriction level 1. Access to the sub-domain is disabled at startup. But the access</span><br>  <span class=\"yaml-commented-line\"># can be enabled through the debug authentication process by providing an appropriate Debug Credential (DC)</span><br>  <span class=\"yaml-commented-line\"># certificate.</span><br>  <span class=\"yaml-commented-line\"># 3. PINNED_xxxEN=0,DFLT_xxxEN=1: Illegal setting. Part will lock-up if this setting is selected.</span><br>  <span class=\"yaml-commented-line\"># 4. PINNED_xxxEN=1,DFLT_xxxEN=0: Restriction level 2. Access to the sub-domain is permanently disabled and cannot be</span><br>  <span class=\"yaml-commented-line\"># reversed. This setting offers the highest level of restriction.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_NS</span>:<br>    <span class=\"yaml-commented-line\"># ------------------------------------===== PINNED_ISPCMDEN_NS [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"yaml-key\">    PINNED_ISPCMDEN_NS</span>: <span class=\"yaml-value\">FIXED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">The debug mailbox 'switch to ISP mode' command is enabled also in locked state (to simplify example)</span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== DCFG_CC_SOCU [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A084, Width: 32b; The DCFG_CC_SOCU configuration field specifies the debug access</span><br>  <span class=\"yaml-commented-line\"># restrictions per debug domain. The DCFG_CC_SOCU_NS fields can be used to increase the restriction level specified in</span><br>  <span class=\"yaml-commented-line\"># DCFG_CC_SOCU but cannot be used to reduce the restriction level.</span><br>  <span class=\"yaml-commented-line\">#     - Combinations of PINNED_xxxEN and DFLT_xxxEN bits and resulting access restriction levels are:</span><br><br>  <span class=\"yaml-commented-line\">#  1. PINNED_xxxEN=1,DFLT_xxxEN=1: Restriction level 0. Access to the sub-domain is always enabled. This setting is</span><br>  <span class=\"yaml-commented-line\"># provided for module use case scenario where DCFG_CC_SOCU_NS would be used to define further access restrictions</span><br>  <span class=\"yaml-commented-line\"># before final deployment of the product.</span><br>  <span class=\"yaml-commented-line\">#  2. PINNED_xxxEN=0,DFLT_xxxEN=0: Restriction level 1. Access to the sub-domain is disabled at startup. But the</span><br>  <span class=\"yaml-commented-line\"># access can be enabled through the debug authentication process by providing an appropriate Debug Credential (DC)</span><br>  <span class=\"yaml-commented-line\"># certificate.</span><br>  <span class=\"yaml-commented-line\">#  3. PINNED_xxxEN=0,DFLT_xxxEN=1: Illegal setting. Part will lock-up if this setting is selected.</span><br>  <span class=\"yaml-commented-line\">#  4. PINNED_xxxEN=1,DFLT_xxxEN=0: Restriction level 2. Access to the sub-domain is permanently disabled and cannot be</span><br>  <span class=\"yaml-commented-line\"># reversed. This setting offers the highest level of restriction.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU</span>:<br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== DFLT_ISPCMDEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 17b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DFLT_ISPCMDEN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">The debug mailbox 'switch to ISP mode' command is enabled also in locked state (to simplify example)</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== PINNED_ISPCMDEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 1b, Controls whether ISP boot flow DM-AP command (command code: 0x05) can be</span><br>    <span class=\"yaml-commented-line\"># issued after authentication.</span><br>    <span class=\"yaml-commented-line\"># - DAR_CC, (0): Debug Authentication Response determines the state.</span><br>    <span class=\"yaml-commented-line\"># - FIXED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DAR_CC, FIXED></span><br><span class=\"yaml-key\">    PINNED_ISPCMDEN</span>: <span class=\"yaml-value\">FIXED</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== LIFE_CYCLE_STATE [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A0B4, Width: 16b; Life cycle state of rw61x platform.</span><br><span class=\"yaml-key\">  LIFE_CYCLE_STATE</span>:<br>    <span class=\"yaml-commented-line\"># --------------------------------------------===== LCS [Optional] =====--------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Possible values of rw61x lifecycle states</span><br>    <span class=\"yaml-commented-line\"># - Blank, (0): Initial state in NXP factory.</span><br>    <span class=\"yaml-commented-line\"># - Provisioned, (1): NXP provisioned state.</span><br>    <span class=\"yaml-commented-line\"># - Develop, (3): Initial customer development state after leaving NXP manufacturing.</span><br>    <span class=\"yaml-commented-line\"># - Develop2, (7): Optional customer development state. Used for development of NS world code.</span><br>    <span class=\"yaml-commented-line\"># - In-Field, (15): In-field application state for end-customer use.</span><br>    <span class=\"yaml-commented-line\"># - Field Return OEM, (31): Field return state.</span><br>    <span class=\"yaml-commented-line\"># - Failure Analysis (FA), (63): NXP field return state (CQC).</span><br>    <span class=\"yaml-commented-line\"># - In-Field Locked, (207): Alternative in-field application state that disables debug capability and prevents use</span><br>    <span class=\"yaml-commented-line\"># of field return/failure analysis states. The rest of the behavior of the device is same as the In-field state.</span><br>    <span class=\"yaml-commented-line\"># - Shredded, (255): Bricked state to prevent device use.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Blank, Provisioned, Develop, Develop2, In-Field, Field Return OEM, Failure Analysis (FA), In-</span><br>    <span class=\"yaml-commented-line\"># Field Locked, Shredded></span><br><span class=\"yaml-key\">    LCS</span>: <span class=\"yaml-value\">In-Field</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Life cycle of chip is temporary moved to 'In-field' to properly enable DAT on chip</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== LCS_REDUNDANT [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 8b, Repeat values of lifecycle state due to a security</span><br>    <span class=\"yaml-commented-line\"># - Blank, (0): Initial state in NXP factory.</span><br>    <span class=\"yaml-commented-line\"># - Provisioned, (1): NXP provisioned state.</span><br>    <span class=\"yaml-commented-line\"># - Develop, (3): Initial customer development state after leaving NXP manufacturing.</span><br>    <span class=\"yaml-commented-line\"># - Develop2, (7): Optional customer development state. Used for development of NS world code.</span><br>    <span class=\"yaml-commented-line\"># - In-Field, (15): In-field application state for end-customer use.</span><br>    <span class=\"yaml-commented-line\"># - Field Return OEM, (31): Field return state.</span><br>    <span class=\"yaml-commented-line\"># - Failure Analysis (FA), (63): NXP field return state (CQC).</span><br>    <span class=\"yaml-commented-line\"># - In-Field Locked, (207): Alternative in-field application state that disables debug capability and prevents use</span><br>    <span class=\"yaml-commented-line\"># of field return/failure analysis states. The rest of the behavior of the device is same as the In-field state.</span><br>    <span class=\"yaml-commented-line\"># - Shredded, (255): Bricked state to prevent device use.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <Blank, Provisioned, Develop, Develop2, In-Field, Field Return OEM, Failure Analysis (FA), In-</span><br>    <span class=\"yaml-commented-line\"># Field Locked, Shredded></span><br><span class=\"yaml-key\">    LCS_REDUNDANT</span>: <span class=\"yaml-value\">In-Field</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Life cycle of chip is temporary moved to 'In-field' to properly enable DAT on chip</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------------===== RKTH [Optional] =====---------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x4000A1A0, Width: 384b; ROTKH field is compounded by 12 32-bit fields and contains Root key</span><br>  <span class=\"yaml-commented-line\"># table hash. For ECC P-256 keys RKTH is a 32-byte SHA-256 digest of four SHA-256 digests computed over four OEM</span><br>  <span class=\"yaml-commented-line\"># public keys (OEM has four private-public key pairs in case one of its private keys becomes compromised) or in case</span><br>  <span class=\"yaml-commented-line\"># that ECC P-384 keys are used, RKTH is 48-byte SHA-384 digest.</span><br><span class=\"yaml-key\">  RKTH</span>: <span class=\"yaml-value\">'e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd'</span> <span\n",
       "style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">RKTH value is specified to allow boot ROM validate\n",
       "the used public RoT keys. The value has been gotten from `nxpdebugmbox dat dc export` command. But there is alternative to get when signed MBI is generated or\n",
       "use `nxpcrypto rot calculate-hash` command.</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"inputs/sr_config.diffc\").html"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 5.1 Apply the Shadow register configuration\n",
    "The following commands loads prepared configuration for shadow registers (set RKTH, move life cycle to In-field state, enable secure boot). After load the MCU will be resets and to prove that settings are active the test-connection command is called and should returns that there is no debug connection to MCU."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "shadowregs -i pyocd -f rw612 loadconfig -c inputs/sr_config.yaml --no-verify \n",
      "  #   Interface   Id           Description             \n",
      "-------------------------------------------------------\n",
      "  0   PyOCD       1069211762   Segger J-Link MCU-Link  \n",
      "The Shadow registers has been loaded by configuration in C:\\_DDM\\GIT\\PROVISIONING\\spsdk2\\examples\\dat\\rw612\\inputs\\sr_config.yaml YAML file\n",
      "shadowregs -i pyocd -f rw612 reset \n",
      "  #   Interface   Id           Description             \n",
      "-------------------------------------------------------\n",
      "  0   PyOCD       1069211762   Segger J-Link MCU-Link  \n",
      "The target has been reset.\n",
      "nxpdebugmbox -f rw612 -i pyocd mem-tool test-connection \n",
      "  #   Interface   Id           Description             \n",
      "-------------------------------------------------------\n",
      "  0   PyOCD       1069211762   Segger J-Link MCU-Link  \n",
      "The device is not-accessible for debugging.\n"
     ]
    }
   ],
   "source": [
    "# load modified shadowregs\n",
    "%! shadowregs -i $INTERFACE -f $FAMILY loadconfig -c $SR_CONFIG --no-verify\n",
    "# reset the device to load modified shadowregs\n",
    "%! shadowregs -i $INTERFACE -f $FAMILY reset\n",
    "# check the device is not accessible for debugging\n",
    "%! nxpdebugmbox -f $FAMILY -i $INTERFACE mem-tool test-connection"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 6. Debug authentication challenge\n",
    "In the previous steps, we loaded a configuration with all the keys and enabled the debug authentication in the device. We have also created the DC certificate and private key for the debug authentication challenge. In addition, a protocol version and a beacon must be specified. \n",
    "\n",
    "RW61x devices support two versions of ECDSA keys:\n",
    "- ECDSA P-256 signature verification RoT key(s)\n",
    "- ECDSA P-384 signature verification RoT key(s)\n",
    "\n",
    "The debug authentication process can be extended with beacons. The authentication beacon defines the system-specific debug policy use case such as: restricting debug authentication to only certain devices having specific system product ID during manufacturing phase.\n",
    "\n",
    "### 6.1 Generate debug authentication configuration file\n",
    "\n",
    "In advance we will prepare the configuration file for debug authentication procedure itself. Let's begin again by creating a template configuration file using the `nxpdebugmbox dat get-template` command. To simplify this example, we have already prepared that configuration, which can be found in the [./inputs/dat_config.yaml](./inputs/dat_config.yaml) file. Below, we'll compare the differences between the template and our customized example to highlight the additions we've made. This tiny configuration file is needed that specify the data from in-field technician."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -f rw612 dat get-template -o workspace/dat_config.yaml --force \n",
      "Creating workspace/dat_config.yaml template file.\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_9f65ec74d0bbaeba32215abf43796c7a {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_9f65ec74d0bbaeba32215abf43796c7a() {\n",
       "            var diffView = document.getElementById('diffView_9f65ec74d0bbaeba32215abf43796c7a');\n",
       "            var userConfigView = document.getElementById('userConfigView_9f65ec74d0bbaeba32215abf43796c7a');\n",
       "            var button = document.getElementById('toggleButton_9f65ec74d0bbaeba32215abf43796c7a');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_9f65ec74d0bbaeba32215abf43796c7a()\" id=\"toggleButton_9f65ec74d0bbaeba32215abf43796c7a\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,IyBDb3B5cmlnaHQgMjAyNCBOWFAKIwojIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiBCU0QtMy1DbGF1c2UKIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0gIERlYnVnIEF1dGhlbnRpY2F0aW9uIHByb2NlZHVyZSBDb25maWd1cmF0aW9uIGZvciBydzYxMiAgPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CgojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA9PSBHZW5lcmFsIE9wdGlvbnMgPT0KIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IFRoZSBjaGlwIGZhbWlseSBuYW1lIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBOWFAgY2hpcCBmYW1pbHkgaWRlbnRpZmllci4KZmFtaWx5OiBydzYxMgojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gTUNVIHJldmlzaW9uIFtPcHRpb25hbF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogUmV2aXNpb24gb2Ygc2lsaWNvbi4gVGhlICdsYXRlc3QnIG5hbWUsIG1lYW5zIG1vc3QgY3VycmVudCByZXZpc2lvbi4KcmV2aXNpb246IGxhdGVzdAojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA9PSBEZWJ1ZyBBdXRoZW50aWNhdGlvbiBDb250ZW50ID09CiMgPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS09PT09PSBEZWJ1ZyBDcmVkZW50aWFsIENlcnRpZmljYXRlIGZpbGUgW1JlcXVpcmVkXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogQSBkZWJ1ZyBjcmVkZW50aWFsIGJpbmFyeSBmaWxlIHByb3ZpZGVkIGJ5IG93bmVyIG9mIFJvb3QgS2V5cy4gVGhlIGZpbGUgY291bGQgYmUgY3JlYXRlZCBieSAnZGMnIGdyb3VwIG9mCiMgY29tbWFuZHMuCmNlcnRpZmljYXRlOiAuL3dvcmtzcGFjZS9kZWJ1Z19hdXRoLmRjCiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IEF1dGhlbnRpY2F0aW9uIGJlYWNvbiBbUmVxdWlyZWRdID09PT09LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBEZWJ1ZyBhdXRoZW50aWNhdGlvbiBwcm9jZXNzIGNhbiBiZSBleHRlbmRlZCB3aXRoIGJlYWNvbnMuIERFQlVHX0FVVEhfQkVBQ09OICh0aGlzIGZpZWxkKSBjb250YWluCiMgaW5mb3JtYXRpb24gZnJvbSBkZWJ1ZyBhdXRoZW50aWNhdGlvbiBhZnRlciBkZWJ1Z2dlciBpcyBzdWNjZXNzZnVsbHkgYXV0aGVudGljYXRlZC4gVGhpcyByZWdpc3RlciBjb250YWluIGRhdGEgZnJvbQojIEF1dGhlbnRpY2F0aW9uIGJlYWNvbiBbMzE6MTZdIHdoaWNoIGlzIGRlZmluZWQgZHVyaW5nIGF1dGhlbnRpY2F0aW9uIHNlc3Npb24gYW5kIENyZWRlbnRpYWwgYmVhY29uIFsxNTowXSB3aGljaCBpcwojIGRlZmluZWQgb24gUm9UIGtleXMgb3duZXIgc2lkZSBkdXJpbmcgZGVidWcgY3JlZGVudGlhbCBmaWxlIGdlbmVyYXRpb24gYW5kIHNpZ25pbmcuIFdoZW4gY3JlZGVudGlhbCBiZWFjb24gbm9uLXplcm8KIyB2YWx1ZSBpcyB1c2VkIGluIHRoaXMgZmllbGQsIFJPTSBkZWZlcnMgb3BlbmluZyBkZWJ1ZyBhY2Nlc3MgdG8gdXNlciBhcHBsaWNhdGlvbi4gVGhlIHJlc3VsdCBvZiB0aGUgYXV0aGVudGljYXRpb24KIyBwcm9jZXNzIGlzIHdyaXR0ZW4gdG8gREJHX0ZFQVRVUkVTIHJlZ2lzdGVyIHdoaWxlIHRoZSB1c2VyIGFwcGxpY2F0aW9uIGFmdGVyIGRvaW5nIGl0cyBleHRlbmRlZCBwcm9jZXNzaW5nLCBzdWNoIGFzCiMgY2xlYW4tdXAgb2YgY3JpdGljYWwga2V5cyBhbmQgc2VjcmV0cywgc2hvdWxkIGNvcHkgdGhlIHZhbHVlIHRvIERCR19GRUFUVVJFU19EUCByZWdpc3RlciB0byBlbmFibGUgdGhlIGRlYnVnIGFjY2Vzcy4KYmVhY29uOiAwCiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IEtleXMgc2V0IFtPcHRpb25hbF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBTZWxlY3Rpb24gb2Yga2V5cyBvcmlnaW4uCiMgUG9zc2libGUgb3B0aW9uczogPG9lbSwgbnhwPgpzcmtfc2V0OiBvZW0KIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gRENLIHNpZ25hdHVyZSBwcml2YXRlIGtleSBbQ29uZGl0aW9uYWxseSByZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IFByaXZhdGUga2V5IHRoYXQgbWF0Y2ggdGhlIHB1YmxpYyBrZXkgaW4gZGVidWcgY3JlZGVudGlhbCBmaWxlLCB0byBzaWduIERlYnVnIEF1dGhlbnRpY2F0aW9uIHJlc3BvbnNlLgpkY2tfcHJpdmF0ZV9rZXk6IC4uLy4uL19kYXRhL2tleXMvZWNjMjU2L2Rja19lY2MyNTYucGVtCg==\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_9f65ec74d0bbaeba32215abf43796c7a\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># ==============================  Debug Authentication Configuration template for rw612.  ==============================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">rw612</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                           == Debug Authentication Content ==                                          </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Debug Credential Certificate file [Required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A debug credential binary file provided by owner of Root Keys. The file could be created by 'dc' group of</span><br><span class=\"yaml-commented-line\"># commands.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">certificate</span>: <span class=\"yaml-value\">dc.bin</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Path to debug credential certificate (that we created in previous step)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">certificate</span>: <span class=\"yaml-value\">./workspace/debug_auth.dc</span></span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Authentication beacon [Required] =====-------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Debug authentication process can be extended with beacons. DEBUG_AUTH_BEACON (this field) contain</span><br><span class=\"yaml-commented-line\"># information from debug authentication after debugger is successfully authenticated. This register contain data from</span><br><span class=\"yaml-commented-line\"># Authentication beacon [31:16] which is defined during authentication session and Credential beacon [15:0] which is</span><br><span class=\"yaml-commented-line\"># defined on RoT keys owner side during debug credential file generation and signing. When credential beacon non-zero</span><br><span class=\"yaml-commented-line\"># value is used in this field, ROM defers opening debug access to user application. The result of the authentication</span><br><span class=\"yaml-commented-line\"># process is written to DBG_FEATURES register while the user application after doing its extended processing, such as</span><br><span class=\"yaml-commented-line\"># clean-up of critical keys and secrets, should copy the value to DBG_FEATURES_DP register to enable the debug access.</span><br><span class=\"yaml-key\">beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep the beacon on value zero, it's enough for example purposes</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== Keys set [Optional] =====--------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Selection of keys origin.</span><br><span class=\"yaml-commented-line\"># Possible options: <oem, nxp></span><br><span class=\"yaml-key\">srk_set</span>: <span class=\"yaml-value\">oem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep default value on OEM</span><br><span class=\"yaml-commented-line\"># ----------------------------===== DCK signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key that match the public key in debug credential file, to sign Debug Authentication response.</span><br><span class=\"diff-added\"><span class=\"yaml-key\">dck_private_key</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pem</span></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">dck_private_key</span>: <span class=\"yaml-value\">dck.pem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Updated Debug Credential private key to used in our example</span></span><br><span class=\"yaml-commented-line\"># -------------------------------===== Signature Provider [Conditionally required] =====--------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Signature provider configuration in format 'type=<identifier>;key_number=<value>'.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">sign_provider</span>: <span class=\"yaml-value\">type=sasp;key_number=0</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">This is removed, because we are using private key in this example</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_9f65ec74d0bbaeba32215abf43796c7a\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># ==============================  Debug Authentication procedure Configuration for rw612  ==============================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">rw612</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                           == Debug Authentication Content ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Debug Credential Certificate file [Required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A debug credential binary file provided by owner of Root Keys. The file could be created by 'dc' group of</span><br><span class=\"yaml-commented-line\"># commands.</span><br><span class=\"yaml-key\">certificate</span>: <span class=\"yaml-value\">./workspace/debug_auth.dc</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Path to debug credential certificate (that we created in previous step)</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Authentication beacon [Required] =====-------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Debug authentication process can be extended with beacons. DEBUG_AUTH_BEACON (this field) contain</span><br><span class=\"yaml-commented-line\"># information from debug authentication after debugger is successfully authenticated. This register contain data from</span><br><span class=\"yaml-commented-line\"># Authentication beacon [31:16] which is defined during authentication session and Credential beacon [15:0] which is</span><br><span class=\"yaml-commented-line\"># defined on RoT keys owner side during debug credential file generation and signing. When credential beacon non-zero</span><br><span class=\"yaml-commented-line\"># value is used in this field, ROM defers opening debug access to user application. The result of the authentication</span><br><span class=\"yaml-commented-line\"># process is written to DBG_FEATURES register while the user application after doing its extended processing, such as</span><br><span class=\"yaml-commented-line\"># clean-up of critical keys and secrets, should copy the value to DBG_FEATURES_DP register to enable the debug access.</span><br><span class=\"yaml-key\">beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep the beacon on value zero, it's enough for example purposes</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== Keys set [Optional] =====--------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Selection of keys origin.</span><br><span class=\"yaml-commented-line\"># Possible options: <oem, nxp></span><br><span class=\"yaml-key\">srk_set</span>: <span class=\"yaml-value\">oem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep default value on OEM</span><br><span class=\"yaml-commented-line\"># ----------------------------===== DCK signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key that match the public key in debug credential file, to sign Debug Authentication response.</span><br><span class=\"yaml-key\">dck_private_key</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pem</span> <span style=\"background-color: #FFFF00;\n",
       "border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Updated Debug Credential private key to used in our example</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"inputs/dat_config.diffc\").html"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 6.2 Perform Debug authentication\n",
    "The following command performs debug authentication challenge-response protocol itself. It should ends with unlocked device to debug."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -v -f rw612 -i pyocd dat auth -c inputs/dat_config.yaml \n",
      "\u001b[37m\u001b[1mINFO:spsdk.apps.nxpdebugmbox:Starting Debug Authentication\u001b[39m\u001b[0m\n",
      "  #   Interface   Id           Description             \n",
      "-------------------------------------------------------\n",
      "  0   PyOCD       1069211762   Segger J-Link MCU-Link  \n",
      "\u001b[37m\u001b[1mINFO:spsdk.debuggers.debug_probe_pyocd:PyOCD connected via J-Link MCU-Link probe.\u001b[39m\u001b[0m\n",
      "\u001b[37m\u001b[1mINFO:spsdk.apps.nxpdebugmbox:DAC: \n",
      "Version                : Version 2.0\n",
      "SOCC                   : 0x0000000A\n",
      "UUID                   : 254A3E01B4A243D8AEBDEC26C6534E83\n",
      "CC_VU                  : 0\n",
      "ROTID_rkh_revocation   : 5813F8FD\n",
      "ROTID_rkth_hash        : f30f3c6947995c5885e72fdfc75b6b76cd8b7a5eee56246d51080d9be1fbb310\n",
      "CC_soc_pinned          : 00000100\n",
      "CC_soc_default         : 00000000\n",
      "Challenge              : dbb9c42895a431460221bdd796e8e9bb88ee7bc1378f3b8e48c7b2c632079660\n",
      "\u001b[39m\u001b[0m\n",
      "\u001b[37m\u001b[1mINFO:spsdk.apps.nxpdebugmbox:DAR:\n",
      "DAC:\n",
      "Version                : Version 2.0\n",
      "SOCC                   : 0x0000000A\n",
      "UUID                   : 254A3E01B4A243D8AEBDEC26C6534E83\n",
      "CC_VU                  : 0\n",
      "ROTID_rkh_revocation   : 5813F8FD\n",
      "ROTID_rkth_hash        : f30f3c6947995c5885e72fdfc75b6b76cd8b7a5eee56246d51080d9be1fbb310\n",
      "CC_soc_pinned          : 00000100\n",
      "CC_soc_default         : 00000000\n",
      "Challenge              : dbb9c42895a431460221bdd796e8e9bb88ee7bc1378f3b8e48c7b2c632079660\n",
      "\n",
      "DC:\n",
      "Version : Version 2.0\n",
      "SOCC    : 0x0000000A\n",
      "UUID    : 00000000000000000000000000000000\n",
      "CC_SOCC : 0xfff\n",
      "CC_VU   : 0x0\n",
      "BEACON  : 0\n",
      "Number of records in flags: 4\n",
      "CRTK table has 4 entries\n",
      "CTRK hash   : e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd\n",
      "\n",
      "Authentication Beacon: 0\n",
      "\u001b[39m\u001b[0m\n",
      "\u001b[37m\u001b[1mINFO:spsdk.debuggers.debug_probe_pyocd:PyOCD connected via J-Link MCU-Link probe.\u001b[39m\u001b[0m\n",
      "Debug Authentication ends successfully.\n"
     ]
    }
   ],
   "source": [
    "DAT_CONFIG = INPUTS + \"dat_config.yaml\"\n",
    "%! nxpdebugmbox -v -f $FAMILY -i $INTERFACE dat auth -c $DAT_CONFIG"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
