

================================================================
== Vivado HLS Report for 'generic_sincos_12_6_s'
================================================================
* Date:           Sun Feb 26 15:36:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.272 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cordic_circ_apfixed_14_3_0_s_fu_70  |cordic_circ_apfixed_14_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      -|        0|      226|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      156|     1826|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       18|    -|
|Register             |        0|      -|      304|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      460|     2166|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_cordic_circ_apfixed_14_3_0_s_fu_70  |cordic_circ_apfixed_14_3_0_s  |        0|      0|  156|  1826|    0|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                                   |                              |        0|      0|  156|  1826|    0|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+-------------------------------------------+--------------+
    |                   Instance                   |                   Module                  |  Expression  |
    +----------------------------------------------+-------------------------------------------+--------------+
    |myproject_mac_mulsub_15ns_6ns_19ns_21_1_0_U3  |myproject_mac_mulsub_15ns_6ns_19ns_21_1_0  | i0 - i1 * i2 |
    |myproject_mul_mul_20ns_12ns_31_1_0_U2         |myproject_mul_mul_20ns_12ns_31_1_0         |    i0 * i1   |
    +----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |inabs_V_fu_81_p2          |     -    |      0|  0|  19|           1|          12|
    |r_V_68_fu_228_p2          |     -    |      0|  0|  20|           1|          13|
    |r_V_69_fu_248_p2          |     -    |      0|  0|  20|           1|          13|
    |ret_V_50_fu_162_p2        |     -    |      0|  0|  21|          13|          14|
    |sub_ln703_fu_338_p2       |     -    |      0|  0|  15|           1|           8|
    |and_ln879_1_fu_299_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln879_fu_276_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln251_fu_178_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_1_fu_223_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_243_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln879_fu_140_p2      |   icmp   |      0|  0|   8|           2|           1|
    |sign0_V_fu_75_p2          |   icmp   |      0|  0|  13|          12|           1|
    |or_ln251_fu_183_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln879_fu_288_p2        |    or    |      0|  0|   2|           1|           1|
    |p_Val2_52_fu_305_p3       |  select  |      0|  0|   8|           1|           8|
    |p_Val2_53_fu_344_p3       |  select  |      0|  0|   8|           1|           8|
    |p_Val2_s_fu_87_p3         |  select  |      0|  0|  12|           1|          12|
    |select_ln879_1_fu_281_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln879_3_fu_322_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln879_4_fu_330_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln879_fu_263_p3    |  select  |      0|  0|   8|           1|           8|
    |z_V_1_fu_189_p3           |  select  |      0|  0|  13|           1|          13|
    |xor_ln879_1_fu_293_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_fu_270_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 226|          51|         149|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|   16|         32|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_0_int_reg   |   8|   0|    8|          0|
    |ap_return_1_int_reg   |   8|   0|    8|          0|
    |icmp_ln879_reg_404    |   1|   0|    1|          0|
    |in_V_int_reg          |  12|   0|   12|          0|
    |k_V_reg_396           |   2|   0|    2|          0|
    |p_Val2_s_reg_386      |  12|   0|   12|          0|
    |ret_V_reg_391         |   6|   0|    6|          0|
    |sign0_V_reg_381       |   1|   0|    1|          0|
    |trunc_ln1253_reg_431  |  13|   0|   13|          0|
    |trunc_ln1_reg_425     |   8|   0|    8|          0|
    |trunc_ln266_reg_420   |  13|   0|   13|          0|
    |x_V_reg_415           |  14|   0|   14|          0|
    |z_V_1_reg_410         |  13|   0|   13|          0|
    |icmp_ln879_reg_404    |  64|  32|    1|          0|
    |k_V_reg_396           |  64|  32|    2|          0|
    |sign0_V_reg_381       |  64|  32|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 304|  96|  116|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | generic_sincos<12, 6> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | generic_sincos<12, 6> | return value |
|ap_return_0  | out |    8| ap_ctrl_hs | generic_sincos<12, 6> | return value |
|ap_return_1  | out |    8| ap_ctrl_hs | generic_sincos<12, 6> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | generic_sincos<12, 6> | return value |
|in_V         |  in |   12|   ap_none  |          in_V         |    scalar    |
+-------------+-----+-----+------------+-----------------------+--------------+

