#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x10ad5c0 .scope module, "TestBench" "TestBench" 2 6;
 .timescale 0 0;
v0x117a9e0_0 .var "Clk", 0 0;
v0x117aa60_0 .var "Reset", 0 0;
v0x117ab70_0 .var "Start", 0 0;
v0x117abf0_0 .var "address", 26 0;
v0x117ac70_0 .var/i "counter", 31 0;
v0x117acf0_0 .net "cpu_mem_addr", 31 0, L_0x117e1d0; 1 drivers
v0x117ad70_0 .net "cpu_mem_data", 255 0, L_0x117e300; 1 drivers
v0x117adf0_0 .net "cpu_mem_enable", 0 0, v0x116c0c0_0; 1 drivers
v0x117aec0_0 .net "cpu_mem_write", 0 0, v0x116c210_0; 1 drivers
v0x117af40_0 .var "flag", 0 0;
v0x117afc0_0 .var/i "i", 31 0;
v0x117b040_0 .var "index", 4 0;
v0x117b0c0_0 .net "mem_cpu_ack", 0 0, L_0x117e480; 1 drivers
v0x117b140_0 .net "mem_cpu_data", 255 0, v0x1169a20_0; 1 drivers
v0x117b240_0 .var/i "outfile", 31 0;
v0x117b2c0_0 .var/i "outfile2", 31 0;
v0x117b1c0_0 .var "tag", 23 0;
S_0x116a020 .scope module, "CPU" "CPU" 2 26, 3 27, S_0x10ad5c0;
 .timescale 0 0;
L_0x1174ab0 .functor NOT 1, v0x116f170_0, C4<0>, C4<0>, C4<0>;
v0x1176cf0_0 .net "EX_aluCtrl", 3 0, v0x1173410_0; 1 drivers
v0x1176dc0_0 .net "EX_aluOp", 1 0, v0x1171920_0; 1 drivers
v0x1176e90_0 .net "EX_aluResult", 31 0, v0x11740b0_0; 1 drivers
v0x1176f60_0 .net "EX_aluSrc", 0 0, v0x1171a60_0; 1 drivers
v0x1177030_0 .net "EX_aluSrc1", 31 0, v0x1175780_0; 1 drivers
v0x1177100_0 .net "EX_aluSrc2", 31 0, v0x11760b0_0; 1 drivers
v0x11771d0_0 .net "EX_forwardingA", 1 0, v0x116f4f0_0; 1 drivers
v0x11772a0_0 .net "EX_forwardingB", 1 0, v0x116f590_0; 1 drivers
v0x11773c0_0 .net "EX_funct", 9 0, v0x1171cc0_0; 1 drivers
v0x1177490_0 .net "EX_immExtended", 31 0, v0x1171e80_0; 1 drivers
v0x1177510_0 .net "EX_memRead", 0 0, v0x1171fc0_0; 1 drivers
v0x1177590_0 .net "EX_memToReg", 0 0, v0x11720e0_0; 1 drivers
v0x1177660_0 .net "EX_memWrite", 0 0, v0x1172260_0; 1 drivers
v0x1177730_0 .net "EX_rdAddr", 4 0, v0x11721e0_0; 1 drivers
v0x1177830_0 .net "EX_regWrite", 0 0, v0x1172530_0; 1 drivers
v0x1177900_0 .net "EX_rsAddr", 4 0, v0x1172490_0; 1 drivers
v0x11777b0_0 .net "EX_rsData", 31 0, v0x1172820_0; 1 drivers
v0x1177ab0_0 .net "EX_rtAddr", 4 0, v0x1172760_0; 1 drivers
v0x1177bd0_0 .net "EX_rtData", 31 0, v0x1172920_0; 1 drivers
v0x1177ca0_0 .net "EX_rtForward", 31 0, v0x1175260_0; 1 drivers
v0x1177b30_0 .net "EX_wbAddr", 4 0, v0x1172d40_0; 1 drivers
v0x1177dd0_0 .net "ID_IFFlush", 0 0, v0x1173a10_0; 1 drivers
v0x1177f10_0 .net "ID_aluOp", 1 0, v0x1173730_0; 1 drivers
v0x1177f90_0 .net "ID_aluOpMux", 1 0, v0x1174480_0; 1 drivers
v0x11780e0_0 .net "ID_aluSrc", 0 0, v0x11737f0_0; 1 drivers
v0x1178160_0 .net "ID_aluSrcMux", 0 0, v0x11745e0_0; 1 drivers
v0x1178060_0 .net "ID_branch", 0 0, v0x1173890_0; 1 drivers
v0x1178310_0 .net "ID_equal", 0 0, v0x116fa10_0; 1 drivers
v0x1178230_0 .net "ID_funct", 9 0, L_0x117b5a0; 1 drivers
v0x1178480_0 .net "ID_hazardDetected", 0 0, v0x116f170_0; 1 drivers
v0x1178390_0 .net "ID_immExtended", 31 0, v0x1170010_0; 1 drivers
v0x1178600_0 .net "ID_immShifted", 31 0, v0x116fe10_0; 1 drivers
v0x1178500_0 .net "ID_instr", 31 0, v0x11731c0_0; 1 drivers
v0x1178790_0 .net "ID_instrAddr", 31 0, v0x11730c0_0; 1 drivers
v0x11786d0_0 .net "ID_memRead", 0 0, v0x1173ac0_0; 1 drivers
v0x1178980_0 .net "ID_memReadMux", 0 0, v0x1174800_0; 1 drivers
v0x1178860_0 .net "ID_memToReg", 0 0, v0x1173b80_0; 1 drivers
v0x1178b30_0 .net "ID_memToRegMux", 0 0, v0x1174980_0; 1 drivers
v0x1178a50_0 .net "ID_memWrite", 0 0, v0x1173c00_0; 1 drivers
v0x1178cf0_0 .net "ID_memWriteMux", 0 0, v0x1174b40_0; 1 drivers
v0x1178c00_0 .net "ID_pcBranch", 31 0, v0x1176970_0; 1 drivers
v0x1178ec0_0 .net "ID_regWrite", 0 0, v0x1173d70_0; 1 drivers
v0x1178dc0_0 .net "ID_regWriteMux", 0 0, v0x1174ca0_0; 1 drivers
v0x11790a0_0 .net "ID_rsData", 31 0, L_0x117c650; 1 drivers
v0x1178f40_0 .net "ID_rtData", 31 0, L_0x117ce90; 1 drivers
v0x1178fc0_0 .net "ID_wbAddr", 4 0, v0x1175d00_0; 1 drivers
v0x11792a0_0 .net "ID_wbDst", 0 0, v0x1173e10_0; 1 drivers
v0x1179370_0 .net "IF_instr", 31 0, L_0x117bfb0; 1 drivers
v0x1179170_0 .net "IF_instrAddr", 31 0, v0x116eb80_0; 1 drivers
v0x1179580_0 .net "IF_pc", 31 0, v0x1176460_0; 1 drivers
v0x11793f0_0 .net "IF_pcNext", 31 0, v0x1176c40_0; 1 drivers
v0x11794c0_0 .net "MEM_aluResult", 31 0, v0x1170d20_0; 1 drivers
v0x11797b0_0 .net "MEM_memData", 31 0, v0x116c3f0_0; 1 drivers
v0x1179880_0 .net "MEM_memRead", 0 0, v0x1170ef0_0; 1 drivers
v0x1179650_0 .net "MEM_memToReg", 0 0, v0x1171020_0; 1 drivers
v0x1179720_0 .net "MEM_memWrite", 0 0, v0x1171170_0; 1 drivers
v0x1179b20_0 .net "MEM_regWrite", 0 0, v0x11712a0_0; 1 drivers
v0x1179ba0_0 .net "MEM_rtData", 31 0, v0x1171410_0; 1 drivers
v0x1179950_0 .net "MEM_stall", 0 0, L_0x11754e0; 1 drivers
v0x11799d0_0 .net "MEM_wbAddr", 4 0, v0x1171640_0; 1 drivers
v0x1179a50_0 .net "WB_aluResult", 31 0, v0x1170410_0; 1 drivers
v0x1179e60_0 .net "WB_memData", 31 0, v0x11705f0_0; 1 drivers
v0x1179c70_0 .net "WB_memToReg", 0 0, v0x1170730_0; 1 drivers
v0x1179d40_0 .net "WB_regWrite", 0 0, v0x11708a0_0; 1 drivers
v0x117a0f0_0 .net "WB_wbAddr", 4 0, v0x1170a70_0; 1 drivers
v0x117a170_0 .net "WB_wbData", 31 0, v0x1175b30_0; 1 drivers
v0x1179f70_0 .net *"_s1", 6 0, L_0x117b3d0; 1 drivers
v0x1179ff0_0 .net *"_s3", 2 0, L_0x117b470; 1 drivers
v0x117a070_0 .net "clk_i", 0 0, v0x117a9e0_0; 1 drivers
v0x117a420_0 .alias "mem_ack_i", 0 0, v0x117b0c0_0;
v0x117a1f0_0 .alias "mem_addr_o", 31 0, v0x117acf0_0;
v0x117a270_0 .alias "mem_data_i", 255 0, v0x117b140_0;
v0x117a340_0 .alias "mem_data_o", 255 0, v0x117ad70_0;
v0x117a6f0_0 .alias "mem_enable_o", 0 0, v0x117adf0_0;
v0x117a4f0_0 .alias "mem_write_o", 0 0, v0x117aec0_0;
v0x117a5c0_0 .net "rst_i", 0 0, v0x117aa60_0; 1 drivers
v0x117a640_0 .net "start_i", 0 0, v0x117ab70_0; 1 drivers
L_0x117b3d0 .part v0x11731c0_0, 25, 7;
L_0x117b470 .part v0x11731c0_0, 12, 3;
L_0x117b5a0 .concat [ 3 7 0 0], L_0x117b470, L_0x117b3d0;
L_0x117b690 .part v0x11731c0_0, 20, 5;
L_0x117b730 .part v0x11731c0_0, 7, 5;
L_0x117b7d0 .part v0x11731c0_0, 0, 7;
L_0x117b870 .part v0x11731c0_0, 15, 5;
L_0x117ba20 .part v0x11731c0_0, 20, 5;
L_0x117bac0 .part v0x11731c0_0, 7, 5;
L_0x117bb60 .part v0x11731c0_0, 15, 5;
L_0x117bc00 .part v0x11731c0_0, 20, 5;
L_0x117d070 .part v0x11731c0_0, 15, 5;
L_0x117d110 .part v0x11731c0_0, 20, 5;
S_0x1176a20 .scope module, "PC_Adder" "Adder" 3 147, 4 1, S_0x116a020;
 .timescale 0 0;
v0x1176b40_0 .alias "operand1_i", 31 0, v0x1179170_0;
v0x1176bc0_0 .net "operand2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1176c40_0 .var "result_o", 31 0;
E_0x1176b10 .event edge, v0x116e6f0_0, v0x1176bc0_0;
S_0x11766f0 .scope module, "Branch_Adder" "Adder" 3 153, 4 1, S_0x116a020;
 .timescale 0 0;
v0x1176810_0 .alias "operand1_i", 31 0, v0x1178600_0;
v0x11768c0_0 .alias "operand2_i", 31 0, v0x1178790_0;
v0x1176970_0 .var "result_o", 31 0;
E_0x11767e0 .event edge, v0x116fe10_0, v0x11730c0_0;
S_0x1176340 .scope module, "PC_Dst_MUX" "MUX32" 3 161, 5 1, S_0x116a020;
 .timescale 0 0;
v0x1176460_0 .var "output_o", 31 0;
v0x1176510_0 .alias "signal_i", 0 0, v0x1178060_0;
v0x11765c0_0 .alias "source1_i", 31 0, v0x11793f0_0;
v0x1176640_0 .alias "source2_i", 31 0, v0x1178c00_0;
E_0x1176430 .event edge, v0x1173890_0, v0x1176640_0, v0x11765c0_0;
S_0x1175f90 .scope module, "RT_IMM_MUX" "MUX32" 3 168, 5 1, S_0x116a020;
 .timescale 0 0;
v0x11760b0_0 .var "output_o", 31 0;
v0x1176160_0 .alias "signal_i", 0 0, v0x1176f60_0;
v0x1176210_0 .alias "source1_i", 31 0, v0x1177ca0_0;
v0x1176290_0 .alias "source2_i", 31 0, v0x1177490_0;
E_0x1176080 .event edge, v0x1171a60_0, v0x1171e80_0, v0x1171320_0;
S_0x1175be0 .scope module, "WB_Addr_MUX" "MUX5" 3 175, 6 1, S_0x116a020;
 .timescale 0 0;
v0x1175d00_0 .var "output_o", 4 0;
v0x1175db0_0 .alias "signal_i", 0 0, v0x11792a0_0;
v0x1175e60_0 .net "source1_i", 4 0, L_0x117b690; 1 drivers
v0x1175ee0_0 .net "source2_i", 4 0, L_0x117b730; 1 drivers
E_0x1175cd0 .event edge, v0x1173e10_0, v0x1175ee0_0, v0x1175e60_0;
S_0x1175800 .scope module, "MUX_MemToReg" "MUX_MemToReg" 3 183, 7 1, S_0x116a020;
 .timescale 0 0;
v0x1175920_0 .alias "aluResult_i", 31 0, v0x1179a50_0;
v0x11759d0_0 .alias "memData_i", 31 0, v0x1179e60_0;
v0x1175a80_0 .alias "memToReg_i", 0 0, v0x1179c70_0;
v0x1175b30_0 .var "wbData_o", 31 0;
E_0x11758f0 .event edge, v0x1170730_0, v0x11705f0_0, v0x1170410_0;
S_0x1175310 .scope module, "MUX_AluSrc1" "MUX_AluSrc" 3 190, 8 1, S_0x116a020;
 .timescale 0 0;
v0x1175460_0 .alias "aluForward_i", 31 0, v0x11794c0_0;
v0x1175570_0 .alias "currentData_i", 31 0, v0x11777b0_0;
v0x1175620_0 .alias "forwarSignal_i", 1 0, v0x11771d0_0;
v0x11756d0_0 .alias "memForward_i", 31 0, v0x117a170_0;
v0x1175780_0 .var "output_o", 31 0;
E_0x1175400 .event edge, v0x116f4f0_0, v0x116c4e0_0, v0x116d2d0_0, v0x1172820_0;
S_0x1174e50 .scope module, "MUX_AluSrc2" "MUX_AluSrc" 3 198, 8 1, S_0x116a020;
 .timescale 0 0;
v0x1174fa0_0 .alias "aluForward_i", 31 0, v0x11794c0_0;
v0x1175020_0 .alias "currentData_i", 31 0, v0x1177bd0_0;
v0x11750d0_0 .alias "forwarSignal_i", 1 0, v0x11772a0_0;
v0x1175180_0 .alias "memForward_i", 31 0, v0x117a170_0;
v0x1175260_0 .var "output_o", 31 0;
E_0x1174f40 .event edge, v0x116f590_0, v0x116c4e0_0, v0x116d2d0_0, v0x1172920_0;
S_0x1174290 .scope module, "MUX_Stall" "MUX_Stall" 3 206, 9 1, S_0x116a020;
 .timescale 0 0;
v0x11743b0_0 .alias "aluOp_i", 1 0, v0x1177f10_0;
v0x1174480_0 .var "aluOp_o", 1 0;
v0x1174530_0 .alias "aluSrc_i", 0 0, v0x11780e0_0;
v0x11745e0_0 .var "aluSrc_o", 0 0;
v0x11746c0_0 .alias "hazardDetected_i", 0 0, v0x1178480_0;
v0x1174740_0 .alias "memRead_i", 0 0, v0x11786d0_0;
v0x1174800_0 .var "memRead_o", 0 0;
v0x1174880_0 .alias "memToReg_i", 0 0, v0x1178860_0;
v0x1174980_0 .var "memToReg_o", 0 0;
v0x1174a30_0 .alias "memWrite_i", 0 0, v0x1178a50_0;
v0x1174b40_0 .var "memWrite_o", 0 0;
v0x1174bf0_0 .alias "regWrite_i", 0 0, v0x1178ec0_0;
v0x1174ca0_0 .var "regWrite_o", 0 0;
v0x1174d50_0 .net "zero_i", 0 0, C4<0>; 1 drivers
E_0x1174380/0 .event edge, v0x116f170_0, v0x1173730_0, v0x11737f0_0, v0x1173ac0_0;
E_0x1174380/1 .event edge, v0x1173c00_0, v0x1173b80_0, v0x1173d70_0;
E_0x1174380 .event/or E_0x1174380/0, E_0x1174380/1;
S_0x1173eb0 .scope module, "ALU" "ALU" 3 226, 10 1, S_0x116a020;
 .timescale 0 0;
v0x1173fe0_0 .alias "aluCtrl_i", 3 0, v0x1176cf0_0;
v0x11740b0_0 .var "aluResult_o", 31 0;
v0x1174160_0 .alias "aluSrc1_i", 31 0, v0x1177030_0;
v0x11741e0_0 .alias "aluSrc2_i", 31 0, v0x1177100_0;
E_0x11739b0 .event edge, v0x1173410_0, v0x1174160_0, v0x11741e0_0;
S_0x1173610 .scope module, "Control" "Control" 3 235, 11 1, S_0x116a020;
 .timescale 0 0;
v0x1173730_0 .var "aluOp_o", 1 0;
v0x11737f0_0 .var "aluSrc_o", 0 0;
v0x1173890_0 .var "branch_o", 0 0;
v0x1173930_0 .alias "equal_i", 0 0, v0x1178310_0;
v0x1173a10_0 .var "flush_o", 0 0;
v0x1173ac0_0 .var "memRead_o", 0 0;
v0x1173b80_0 .var "memToReg_o", 0 0;
v0x1173c00_0 .var "memWrite_o", 0 0;
v0x1173cd0_0 .net "opCode_i", 6 0, L_0x117b7d0; 1 drivers
v0x1173d70_0 .var "regWrite_o", 0 0;
v0x1173e10_0 .var "wbDst_o", 0 0;
E_0x1173700 .event edge, v0x1173cd0_0, v0x116fa10_0;
S_0x11732f0 .scope module, "ALU_Control" "ALU_Control" 3 250, 12 1, S_0x116a020;
 .timescale 0 0;
v0x1173410_0 .var "aluCtrl_o", 3 0;
v0x11734b0_0 .alias "aluOp_i", 1 0, v0x1176dc0_0;
v0x1173560_0 .alias "funct_i", 9 0, v0x11773c0_0;
E_0x11733e0 .event edge, v0x1171cc0_0, v0x1171920_0;
S_0x1172bd0 .scope module, "Register_IF_ID" "Register_IF_ID" 3 258, 13 1, S_0x116a020;
 .timescale 0 0;
v0x1172ec0_0 .alias "IFFlush_i", 0 0, v0x1177dd0_0;
v0x1172f40_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x1172fc0_0 .alias "hazardDetected_i", 0 0, v0x1178480_0;
v0x1173040_0 .alias "instrAddr_i", 31 0, v0x1179170_0;
v0x11730c0_0 .var "instrAddr_o", 31 0;
v0x1173140_0 .alias "instr_i", 31 0, v0x1179370_0;
v0x11731c0_0 .var "instr_o", 31 0;
v0x1173270_0 .alias "stall_i", 0 0, v0x1179950_0;
E_0x1171610/0 .event edge, v0x1169860_0, v0x116c6e0_0, v0x116e790_0, v0x116e6f0_0;
E_0x1171610/1 .event edge, v0x1172ec0_0, v0x116f170_0;
E_0x1171610 .event/or E_0x1171610/0, E_0x1171610/1;
S_0x11717a0 .scope module, "Register_ID_EX" "Register_ID_EX" 3 270, 14 1, S_0x116a020;
 .timescale 0 0;
v0x1171510_0 .alias "aluOp_i", 1 0, v0x1177f90_0;
v0x1171920_0 .var "aluOp_o", 1 0;
v0x11719c0_0 .alias "aluSrc_i", 0 0, v0x1178160_0;
v0x1171a60_0 .var "aluSrc_o", 0 0;
v0x1171b10_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x116e0f0_0 .alias "funct_i", 9 0, v0x1178230_0;
v0x1171cc0_0 .var "funct_o", 9 0;
v0x1171d60_0 .alias "immExtended_i", 31 0, v0x1178390_0;
v0x1171e80_0 .var "immExtended_o", 31 0;
v0x1171f20_0 .alias "memRead_i", 0 0, v0x1178980_0;
v0x1171fc0_0 .var "memRead_o", 0 0;
v0x1172040_0 .alias "memToReg_i", 0 0, v0x1178b30_0;
v0x11720e0_0 .var "memToReg_o", 0 0;
v0x1172160_0 .alias "memWrite_i", 0 0, v0x1178cf0_0;
v0x1172260_0 .var "memWrite_o", 0 0;
v0x11722e0_0 .net "rdAddr_i", 4 0, L_0x117bac0; 1 drivers
v0x11721e0_0 .var "rdAddr_o", 4 0;
v0x1172410_0 .alias "regWrite_i", 0 0, v0x1178dc0_0;
v0x1172530_0 .var "regWrite_o", 0 0;
v0x11725b0_0 .net "rsAddr_i", 4 0, L_0x117b870; 1 drivers
v0x1172490_0 .var "rsAddr_o", 4 0;
v0x11726e0_0 .alias "rsData_i", 31 0, v0x11790a0_0;
v0x1172820_0 .var "rsData_o", 31 0;
v0x11728a0_0 .net "rtAddr_i", 4 0, L_0x117ba20; 1 drivers
v0x1172760_0 .var "rtAddr_o", 4 0;
v0x11729f0_0 .alias "rtData_i", 31 0, v0x1178f40_0;
v0x1172920_0 .var "rtData_o", 31 0;
v0x1172b50_0 .alias "stall_i", 0 0, v0x1179950_0;
v0x1172cc0_0 .alias "wbAddr_i", 4 0, v0x1178fc0_0;
v0x1172d40_0 .var "wbAddr_o", 4 0;
E_0x116e180/0 .event edge, v0x1169860_0, v0x116c6e0_0, v0x1171510_0, v0x11719c0_0;
E_0x116e180/1 .event edge, v0x1171f20_0, v0x1172160_0, v0x1172040_0, v0x1172410_0;
E_0x116e180/2 .event edge, v0x116d3f0_0, v0x116d540_0, v0x116fd50_0, v0x11725b0_0;
E_0x116e180/3 .event edge, v0x11728a0_0, v0x11722e0_0, v0x1172cc0_0, v0x116e0f0_0;
E_0x116e180 .event/or E_0x116e180/0, E_0x116e180/1, E_0x116e180/2, E_0x116e180/3;
S_0x1170b40 .scope module, "Register_EX_MEM" "Register_EX_MEM" 3 305, 15 1, S_0x116a020;
 .timescale 0 0;
v0x1170c80_0 .alias "aluResult_i", 31 0, v0x1176e90_0;
v0x1170d20_0 .var "aluResult_o", 31 0;
v0x1170df0_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x1170e70_0 .alias "memRead_i", 0 0, v0x1177510_0;
v0x1170ef0_0 .var "memRead_o", 0 0;
v0x1170fa0_0 .alias "memToReg_i", 0 0, v0x1177590_0;
v0x1171020_0 .var "memToReg_o", 0 0;
v0x11710a0_0 .alias "memWrite_i", 0 0, v0x1177660_0;
v0x1171170_0 .var "memWrite_o", 0 0;
v0x1171220_0 .alias "regWrite_i", 0 0, v0x1177830_0;
v0x11712a0_0 .var "regWrite_o", 0 0;
v0x1171320_0 .alias "rtData_i", 31 0, v0x1177ca0_0;
v0x1171410_0 .var "rtData_o", 31 0;
v0x1171490_0 .alias "stall_i", 0 0, v0x1179950_0;
v0x1171590_0 .alias "wbAddr_i", 4 0, v0x1177b30_0;
v0x1171640_0 .var "wbAddr_o", 4 0;
E_0x116f8c0/0 .event edge, v0x1169860_0, v0x116c6e0_0, v0x116eee0_0, v0x11710a0_0;
E_0x116f8c0/1 .event edge, v0x1170fa0_0, v0x1171220_0, v0x1170c80_0, v0x1171320_0;
E_0x116f8c0/2 .event edge, v0x116ef80_0;
E_0x116f8c0 .event/or E_0x116f8c0/0, E_0x116f8c0/1, E_0x116f8c0/2;
S_0x1170200 .scope module, "Register_MEM_WB" "Register_MEM_WB" 3 326, 16 1, S_0x116a020;
 .timescale 0 0;
v0x1170340_0 .alias "aluResult_i", 31 0, v0x11794c0_0;
v0x1170410_0 .var "aluResult_o", 31 0;
v0x1170490_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x1170510_0 .alias "memData_i", 31 0, v0x11797b0_0;
v0x11705f0_0 .var "memData_o", 31 0;
v0x1170670_0 .alias "memToReg_i", 0 0, v0x1179650_0;
v0x1170730_0 .var "memToReg_o", 0 0;
v0x11707d0_0 .alias "regWrite_i", 0 0, v0x1179b20_0;
v0x11708a0_0 .var "regWrite_o", 0 0;
v0x1170970_0 .alias "stall_i", 0 0, v0x1179950_0;
v0x11709f0_0 .alias "wbAddr_i", 4 0, v0x11799d0_0;
v0x1170a70_0 .var "wbAddr_o", 4 0;
E_0x11702f0/0 .event edge, v0x1169860_0, v0x116c6e0_0, v0x1170670_0, v0x116f640_0;
E_0x11702f0/1 .event edge, v0x116c560_0, v0x116c4e0_0, v0x116f6e0_0;
E_0x11702f0 .event/or E_0x11702f0/0, E_0x11702f0/1;
S_0x116feb0 .scope module, "Sign_Extend" "Sign_Extend" 3 346, 17 1, S_0x116a020;
 .timescale 0 0;
v0x1170010_0 .var "immExtended_o", 31 0;
v0x11700e0_0 .alias "instr_i", 31 0, v0x1178500_0;
v0x1170160_0 .var "tmp", 11 0;
E_0x116ffa0 .event edge, v0x11700e0_0;
S_0x116fc30 .scope module, "Shift" "Shift" 3 351, 18 1, S_0x116a020;
 .timescale 0 0;
v0x116fd50_0 .alias "immExtended_i", 31 0, v0x1178390_0;
v0x116fe10_0 .var "immShifted_o", 31 0;
E_0x116fd20 .event edge, v0x116fd50_0;
S_0x116f8f0 .scope module, "Branch_Equal" "Branch_Equal" 3 356, 19 1, S_0x116a020;
 .timescale 0 0;
v0x116fa10_0 .var "equal_o", 0 0;
v0x116fad0_0 .alias "rsData_i", 31 0, v0x11790a0_0;
v0x116fb80_0 .alias "rtData_i", 31 0, v0x1178f40_0;
E_0x116f9e0 .event edge, v0x116d3f0_0, v0x116d540_0;
S_0x116f210 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 362, 20 1, S_0x116a020;
 .timescale 0 0;
v0x116f390_0 .alias "EX_rsAddr_i", 4 0, v0x1177900_0;
v0x116f450_0 .alias "EX_rtAddr_i", 4 0, v0x1177ab0_0;
v0x116f4f0_0 .var "Forward_A_o", 1 0;
v0x116f590_0 .var "Forward_B_o", 1 0;
v0x116f640_0 .alias "MEM_regWrite_i", 0 0, v0x1179b20_0;
v0x116f6e0_0 .alias "MEM_wbAddr_i", 4 0, v0x11799d0_0;
v0x116f7c0_0 .alias "WB_regWrite_i", 0 0, v0x1179d40_0;
v0x116f840_0 .alias "WB_wbAddr_i", 4 0, v0x117a0f0_0;
E_0x116f300/0 .event edge, v0x116f640_0, v0x116f6e0_0, v0x116f390_0, v0x116d5e0_0;
E_0x116f300/1 .event edge, v0x116ce70_0, v0x116f450_0;
E_0x116f300 .event/or E_0x116f300/0, E_0x116f300/1;
S_0x116edc0 .scope module, "Hazard_Detection_Unit" "Hazard_Detection_Unit" 3 374, 21 1, S_0x116a020;
 .timescale 0 0;
v0x116eee0_0 .alias "EX_memRead_i", 0 0, v0x1177510_0;
v0x116ef80_0 .alias "EX_wbAddr_i", 4 0, v0x1177b30_0;
v0x116f020_0 .net "ID_rsAddr_i", 4 0, L_0x117bb60; 1 drivers
v0x116f0c0_0 .net "ID_rtAddr_i", 4 0, L_0x117bc00; 1 drivers
v0x116f170_0 .var "hazardDetected_o", 0 0;
E_0x116c4b0 .event edge, v0x116eee0_0, v0x116ef80_0, v0x116f020_0, v0x116f0c0_0;
S_0x116e8b0 .scope module, "PC" "PC" 3 385, 22 1, S_0x116a020;
 .timescale 0 0;
v0x116e9a0_0 .net "PCWrite_i", 0 0, L_0x1174ab0; 1 drivers
v0x116ea60_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x116eae0_0 .alias "pc_i", 31 0, v0x1179580_0;
v0x116eb80_0 .var "pc_o", 31 0;
v0x116ec00_0 .alias "rst_i", 0 0, v0x117a5c0_0;
v0x116ec80_0 .alias "stall_i", 0 0, v0x1179950_0;
v0x116ed40_0 .alias "start_i", 0 0, v0x117a640_0;
S_0x116e380 .scope module, "Instruction_Memory" "Instruction_Memory" 3 396, 23 1, S_0x116a020;
 .timescale 0 0;
L_0x117bfb0 .functor BUFZ 32, L_0x117bd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x116e470_0 .net *"_s0", 31 0, L_0x117bd30; 1 drivers
v0x116e510_0 .net *"_s2", 31 0, L_0x117be70; 1 drivers
v0x116e5b0_0 .net *"_s4", 29 0, L_0x117bdd0; 1 drivers
v0x116e650_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x116e6f0_0 .alias "addr_i", 31 0, v0x1179170_0;
v0x116e790_0 .alias "instr_o", 31 0, v0x1179370_0;
v0x116e830 .array "memory", 255 0, 31 0;
L_0x117bd30 .array/port v0x116e830, L_0x117be70;
L_0x117bdd0 .part v0x116eb80_0, 2, 30;
L_0x117be70 .concat [ 30 2 0 0], L_0x117bdd0, C4<00>;
S_0x116d1e0 .scope module, "Registers" "Registers" 3 401, 24 1, S_0x116a020;
 .timescale 0 0;
L_0x117c190 .functor AND 1, L_0x117c060, v0x11708a0_0, C4<1>, C4<1>;
L_0x117c460 .functor AND 1, L_0x117c190, L_0x117c320, C4<1>, C4<1>;
L_0x117c8b0 .functor AND 1, L_0x117c7d0, v0x11708a0_0, C4<1>, C4<1>;
L_0x117cca0 .functor AND 1, L_0x117c8b0, L_0x117cb10, C4<1>, C4<1>;
v0x116ce70_0 .alias "RDaddr_i", 4 0, v0x117a0f0_0;
v0x116d2d0_0 .alias "RDdata_i", 31 0, v0x117a170_0;
v0x116d350_0 .net "RS1addr_i", 4 0, L_0x117d070; 1 drivers
v0x116d3f0_0 .alias "RS1data_o", 31 0, v0x11790a0_0;
v0x116d4a0_0 .net "RS2addr_i", 4 0, L_0x117d110; 1 drivers
v0x116d540_0 .alias "RS2data_o", 31 0, v0x1178f40_0;
v0x116d5e0_0 .alias "RegWrite_i", 0 0, v0x1179d40_0;
v0x116d680_0 .net *"_s0", 0 0, L_0x117c060; 1 drivers
v0x116d770_0 .net *"_s10", 0 0, L_0x117c320; 1 drivers
v0x116d810_0 .net *"_s12", 0 0, L_0x117c460; 1 drivers
v0x116d8b0_0 .net *"_s14", 31 0, L_0x117c560; 1 drivers
v0x116d950_0 .net *"_s18", 0 0, L_0x117c7d0; 1 drivers
v0x116d9f0_0 .net *"_s2", 0 0, L_0x117c190; 1 drivers
v0x116da90_0 .net *"_s20", 0 0, L_0x117c8b0; 1 drivers
v0x116dbb0_0 .net *"_s22", 5 0, L_0x117c960; 1 drivers
v0x116dc50_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v0x116db10_0 .net *"_s26", 5 0, C4<000000>; 1 drivers
v0x116dda0_0 .net *"_s28", 0 0, L_0x117cb10; 1 drivers
v0x116dec0_0 .net *"_s30", 0 0, L_0x117cca0; 1 drivers
v0x116df40_0 .net *"_s32", 31 0, L_0x117cda0; 1 drivers
v0x116de20_0 .net *"_s4", 5 0, L_0x117c280; 1 drivers
v0x116e070_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x116dfc0_0 .net *"_s8", 5 0, C4<000000>; 1 drivers
v0x116e1b0_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x116e300 .array "register", 31 0, 31 0;
L_0x117c060 .cmp/eq 5, L_0x117d070, v0x1170a70_0;
L_0x117c280 .concat [ 5 1 0 0], v0x1170a70_0, C4<0>;
L_0x117c320 .cmp/ne 6, L_0x117c280, C4<000000>;
L_0x117c560 .array/port v0x116e300, L_0x117d070;
L_0x117c650 .functor MUXZ 32, L_0x117c560, v0x1175b30_0, L_0x117c460, C4<>;
L_0x117c7d0 .cmp/eq 5, L_0x117d110, v0x1170a70_0;
L_0x117c960 .concat [ 5 1 0 0], v0x1170a70_0, C4<0>;
L_0x117cb10 .cmp/ne 6, L_0x117c960, C4<000000>;
L_0x117cda0 .array/port v0x116e300, L_0x117d110;
L_0x117ce90 .functor MUXZ 32, L_0x117cda0, v0x1175b30_0, L_0x117cca0, C4<>;
S_0x116a110 .scope module, "dcache" "dcache_top" 3 413, 25 2, S_0x116a020;
 .timescale 0 0;
P_0x116a208 .param/l "STATE_IDLE" 25 69, C4<000>;
P_0x116a230 .param/l "STATE_MISS" 25 73, C4<100>;
P_0x116a258 .param/l "STATE_READMISS" 25 70, C4<001>;
P_0x116a280 .param/l "STATE_READMISSOK" 25 71, C4<010>;
P_0x116a2a8 .param/l "STATE_WRITEBACK" 25 72, C4<011>;
L_0x117b510 .functor OR 1, v0x1170ef0_0, v0x1171170_0, C4<0>, C4<0>;
L_0x1172680 .functor NOT 1, L_0x117e8f0, C4<0>, C4<0>, C4<0>;
L_0x11754e0 .functor AND 1, L_0x1172680, L_0x117b510, C4<1>, C4<1>;
L_0x117d860 .functor BUFZ 5, L_0x117d250, C4<00000>, C4<00000>, C4<00000>;
L_0x117d8c0 .functor BUFZ 1, L_0x117b510, C4<0>, C4<0>, C4<0>;
L_0x117d960 .functor OR 1, v0x116ba50_0, L_0x117e4e0, C4<0>, C4<0>;
L_0x117e300 .functor BUFZ 256, L_0x117f050, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x117e4e0 .functor AND 1, L_0x117e8f0, v0x1171170_0, C4<1>, C4<1>;
L_0x117e5d0 .functor BUFZ 1, L_0x117e4e0, C4<0>, C4<0>, C4<0>;
L_0x117e170 .functor AND 1, L_0x117e6a0, L_0x117d5a0, C4<1>, C4<1>;
L_0x117dfe0 .functor BUFZ 256, L_0x117f050, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x116b1b0_0 .net *"_s26", 0 0, C4<1>; 1 drivers
v0x116b230_0 .net *"_s34", 4 0, C4<00000>; 1 drivers
v0x116b2d0_0 .net *"_s36", 31 0, L_0x117def0; 1 drivers
v0x116b370_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0x116b420_0 .net *"_s40", 31 0, L_0x117e040; 1 drivers
v0x116b4c0_0 .net *"_s52", 0 0, L_0x117e6a0; 1 drivers
v0x116b560_0 .net *"_s54", 0 0, L_0x117e170; 1 drivers
v0x116b600_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x116b6f0_0 .net *"_s58", 0 0, C4<0>; 1 drivers
v0x116b790_0 .net *"_s8", 0 0, L_0x1172680; 1 drivers
v0x116b830_0 .net "cache_dirty", 0 0, L_0x117e5d0; 1 drivers
v0x116b8d0_0 .net "cache_sram_data", 255 0, L_0x117dbe0; 1 drivers
v0x116b950_0 .net "cache_sram_enable", 0 0, L_0x117d8c0; 1 drivers
v0x116b9d0_0 .net "cache_sram_index", 4 0, L_0x117d860; 1 drivers
v0x116bb20_0 .net "cache_sram_tag", 23 0, L_0x117da50; 1 drivers
v0x116bba0_0 .net "cache_sram_write", 0 0, L_0x117d960; 1 drivers
v0x116ba50_0 .var "cache_we", 0 0;
v0x116bd00_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x116bc20_0 .net "hit", 0 0, L_0x117e8f0; 1 drivers
v0x116be20_0 .alias "mem_ack_i", 0 0, v0x117b0c0_0;
v0x116bd80_0 .alias "mem_addr_o", 31 0, v0x117acf0_0;
v0x116bf50_0 .alias "mem_data_i", 255 0, v0x117b140_0;
v0x116bed0_0 .alias "mem_data_o", 255 0, v0x117ad70_0;
v0x116c0c0_0 .var "mem_enable", 0 0;
v0x116bfd0_0 .alias "mem_enable_o", 0 0, v0x117adf0_0;
v0x116c210_0 .var "mem_write", 0 0;
v0x116c140_0 .alias "mem_write_o", 0 0, v0x117aec0_0;
v0x116c370_0 .alias "p1_MemRead_i", 0 0, v0x1179880_0;
v0x116c290_0 .alias "p1_MemWrite_i", 0 0, v0x1179720_0;
v0x116c4e0_0 .alias "p1_addr_i", 31 0, v0x11794c0_0;
v0x116c3f0_0 .var "p1_data", 31 0;
v0x116c660_0 .alias "p1_data_i", 31 0, v0x1179ba0_0;
v0x116c560_0 .alias "p1_data_o", 31 0, v0x11797b0_0;
v0x116c5e0_0 .net "p1_index", 4 0, L_0x117d250; 1 drivers
v0x116c800_0 .net "p1_offset", 4 0, L_0x117d1b0; 1 drivers
v0x116c880_0 .net "p1_req", 0 0, L_0x117b510; 1 drivers
v0x116c6e0_0 .alias "p1_stall_o", 0 0, v0x1179950_0;
v0x116c780_0 .net "p1_tag", 21 0, L_0x117d2f0; 1 drivers
v0x116ca40_0 .net "r_hit_data", 255 0, L_0x117dfe0; 1 drivers
v0x116cac0_0 .alias "rst_i", 0 0, v0x117a5c0_0;
v0x116c900_0 .net "sram_cache_data", 255 0, L_0x117f050; 1 drivers
v0x116c9b0_0 .net "sram_cache_tag", 23 0, L_0x117ecb0; 1 drivers
v0x116ccd0_0 .net "sram_dirty", 0 0, L_0x117d690; 1 drivers
v0x116cd50_0 .net "sram_tag", 21 0, L_0x117d730; 1 drivers
v0x116cb40_0 .net "sram_valid", 0 0, L_0x117d5a0; 1 drivers
v0x116cbc0_0 .var "state", 2 0;
v0x116cf50_0 .var "w_hit_data", 255 0;
v0x116cfd0_0 .var "write_back", 0 0;
v0x116cdd0_0 .net "write_hit", 0 0, L_0x117e4e0; 1 drivers
E_0x1169ba0 .event edge, v0x116c660_0, v0x116ca40_0, v0x116c800_0;
E_0x11691d0 .event edge, v0x116ca40_0, v0x116c800_0;
L_0x117d1b0 .part v0x1170d20_0, 0, 5;
L_0x117d250 .part v0x1170d20_0, 5, 5;
L_0x117d2f0 .part v0x1170d20_0, 10, 22;
L_0x117d5a0 .part L_0x117ecb0, 23, 1;
L_0x117d690 .part L_0x117ecb0, 22, 1;
L_0x117d730 .part L_0x117ecb0, 0, 22;
L_0x117da50 .concat [ 22 1 1 0], L_0x117d2f0, L_0x117e5d0, C4<1>;
L_0x117dbe0 .functor MUXZ 256, v0x1169a20_0, v0x116cf50_0, L_0x117e8f0, C4<>;
L_0x117def0 .concat [ 5 5 22 0], C4<00000>, L_0x117d250, L_0x117d730;
L_0x117e040 .concat [ 5 5 22 0], C4<00000>, L_0x117d250, L_0x117d2f0;
L_0x117e1d0 .functor MUXZ 32, L_0x117e040, L_0x117def0, v0x116cfd0_0, C4<>;
L_0x117e6a0 .cmp/eq 22, L_0x117d730, L_0x117d2f0;
L_0x117e8f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x117e170, C4<>;
S_0x116ab10 .scope module, "dcache_tag_sram" "dcache_tag_sram" 25 225, 26 1, S_0x116a110;
 .timescale 0 0;
v0x116ac00_0 .net *"_s0", 23 0, L_0x117eb40; 1 drivers
v0x116acc0_0 .net *"_s2", 23 0, C4<000000000000000000000000>; 1 drivers
v0x116ad60_0 .alias "addr_i", 4 0, v0x116b9d0_0;
v0x116ade0_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x116aee0_0 .alias "data_i", 23 0, v0x116bb20_0;
v0x116af60_0 .alias "data_o", 23 0, v0x116c9b0_0;
v0x116afe0_0 .alias "enable_i", 0 0, v0x116b950_0;
v0x116b060 .array "memory", 31 0, 23 0;
v0x116b130_0 .alias "write_i", 0 0, v0x116bba0_0;
L_0x117eb40 .array/port v0x116b060, L_0x117d860;
L_0x117ecb0 .functor MUXZ 24, C4<000000000000000000000000>, L_0x117eb40, L_0x117d8c0, C4<>;
S_0x116a440 .scope module, "dcache_data_sram" "dcache_data_sram" 25 238, 27 1, S_0x116a110;
 .timescale 0 0;
v0x116a530_0 .net *"_s0", 255 0, L_0x117ede0; 1 drivers
v0x116a5f0_0 .net *"_s2", 255 0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x116a690_0 .alias "addr_i", 4 0, v0x116b9d0_0;
v0x116a730_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x116a810_0 .alias "data_i", 255 0, v0x116b8d0_0;
v0x116a890_0 .alias "data_o", 255 0, v0x116c900_0;
v0x116a950_0 .alias "enable_i", 0 0, v0x116b950_0;
v0x116a9f0 .array "memory", 31 0, 255 0;
v0x116aa70_0 .alias "write_i", 0 0, v0x116bba0_0;
L_0x117ede0 .array/port v0x116a9f0, L_0x117d860;
L_0x117f050 .functor MUXZ 256, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, L_0x117ede0, L_0x117d8c0, C4<>;
S_0x1132480 .scope module, "Data_Memory" "Data_Memory" 2 39, 28 1, S_0x10ad5c0;
 .timescale 0 0;
P_0x1118258 .param/l "STATE_IDLE" 28 31, C4<0>;
P_0x1118280 .param/l "STATE_WAIT" 28 32, C4<1>;
L_0x117e480 .functor AND 1, L_0x117f3d0, L_0x117f550, C4<1>, C4<1>;
v0x10ca4e0_0 .net *"_s0", 2 0, L_0x117f1d0; 1 drivers
v0x1169010_0 .net *"_s10", 0 0, L_0x117f550; 1 drivers
v0x11690b0_0 .net *"_s14", 31 0, L_0x117f8a0; 1 drivers
v0x1169150_0 .net *"_s16", 26 0, L_0x117f720; 1 drivers
v0x1169200_0 .net *"_s18", 4 0, C4<00000>; 1 drivers
v0x11692a0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1169380_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x1169420_0 .net *"_s6", 0 0, L_0x117f3d0; 1 drivers
v0x1169510_0 .net *"_s8", 3 0, C4<1001>; 1 drivers
v0x11695b0_0 .alias "ack_o", 0 0, v0x117b0c0_0;
v0x11696b0_0 .net "addr", 26 0, L_0x117f990; 1 drivers
v0x1169750_0 .alias "addr_i", 31 0, v0x117acf0_0;
v0x1169860_0 .alias "clk_i", 0 0, v0x117a070_0;
v0x1169900_0 .var "count", 3 0;
v0x1169a20_0 .var "data", 255 0;
v0x1169ac0_0 .alias "data_i", 255 0, v0x117ad70_0;
v0x1169980_0 .alias "data_o", 255 0, v0x117b140_0;
v0x1169c10_0 .alias "enable_i", 0 0, v0x117adf0_0;
v0x1169d30 .array "memory", 511 0, 255 0;
v0x1169db0_0 .alias "rst_i", 0 0, v0x117a5c0_0;
v0x1169c90_0 .var "state", 1 0;
v0x1169ee0_0 .alias "write_i", 0 0, v0x117aec0_0;
E_0x111fbf0 .event posedge, v0x1169860_0;
E_0x11329c0/0 .event negedge, v0x1169db0_0;
E_0x11329c0/1 .event posedge, v0x1169860_0;
E_0x11329c0 .event/or E_0x11329c0/0, E_0x11329c0/1;
L_0x117f1d0 .concat [ 2 1 0 0], v0x1169c90_0, C4<0>;
L_0x117f3d0 .cmp/eq 3, L_0x117f1d0, C4<001>;
L_0x117f550 .cmp/eq 4, v0x1169900_0, C4<1001>;
L_0x117f720 .part L_0x117e1d0, 5, 27;
L_0x117f8a0 .concat [ 27 5 0 0], L_0x117f720, C4<00000>;
L_0x117f990 .part L_0x117f8a0, 0, 27;
    .scope S_0x1176a20;
T_0 ;
    %set/v v0x1176c40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x1176a20;
T_1 ;
    %wait E_0x1176b10;
    %load/v 8, v0x1176b40_0, 32;
    %load/v 40, v0x1176bc0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1176c40_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11766f0;
T_2 ;
    %set/v v0x1176970_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x11766f0;
T_3 ;
    %wait E_0x11767e0;
    %load/v 8, v0x1176810_0, 32;
    %load/v 40, v0x11768c0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1176970_0, 8, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1176340;
T_4 ;
    %set/v v0x1176460_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x1176340;
T_5 ;
    %wait E_0x1176430;
    %load/v 8, v0x1176510_0, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x1176640_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x11765c0_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %set/v v0x1176460_0, 9, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1175f90;
T_6 ;
    %set/v v0x11760b0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x1175f90;
T_7 ;
    %wait E_0x1176080;
    %load/v 8, v0x1176160_0, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x1176290_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x1176210_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %set/v v0x11760b0_0, 9, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1175be0;
T_8 ;
    %set/v v0x1175d00_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x1175be0;
T_9 ;
    %wait E_0x1175cd0;
    %load/v 8, v0x1175db0_0, 1;
    %jmp/0  T_9.0, 8;
    %load/v 9, v0x1175ee0_0, 5;
    %jmp/1  T_9.2, 8;
T_9.0 ; End of true expr.
    %load/v 14, v0x1175e60_0, 5;
    %jmp/0  T_9.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_9.2;
T_9.1 ;
    %mov 9, 14, 5; Return false value
T_9.2 ;
    %set/v v0x1175d00_0, 9, 5;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1175800;
T_10 ;
    %set/v v0x1175b30_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x1175800;
T_11 ;
    %wait E_0x11758f0;
    %load/v 8, v0x1175a80_0, 1;
    %jmp/0  T_11.0, 8;
    %load/v 9, v0x11759d0_0, 32;
    %jmp/1  T_11.2, 8;
T_11.0 ; End of true expr.
    %load/v 41, v0x1175920_0, 32;
    %jmp/0  T_11.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_11.2;
T_11.1 ;
    %mov 9, 41, 32; Return false value
T_11.2 ;
    %set/v v0x1175b30_0, 9, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1175310;
T_12 ;
    %set/v v0x1175780_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x1175310;
T_13 ;
    %wait E_0x1175400;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.3, 4;
    %load/x1p 8, v0x1175620_0, 1;
    %jmp T_13.4;
T_13.3 ;
    %mov 8, 2, 1;
T_13.4 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_13.0, 8;
    %load/v 9, v0x1175460_0, 32;
    %jmp/1  T_13.2, 8;
T_13.0 ; End of true expr.
    %load/v 41, v0x1175620_0, 1; Only need 1 of 2 bits
; Save base=41 wid=1 in lookaside.
    %jmp/0  T_13.5, 41;
    %load/v 42, v0x11756d0_0, 32;
    %jmp/1  T_13.7, 41;
T_13.5 ; End of true expr.
    %load/v 74, v0x1175570_0, 32;
    %jmp/0  T_13.6, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_13.7;
T_13.6 ;
    %mov 42, 74, 32; Return false value
T_13.7 ;
    %jmp/0  T_13.1, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_13.2;
T_13.1 ;
    %mov 9, 42, 32; Return false value
T_13.2 ;
    %set/v v0x1175780_0, 9, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1174e50;
T_14 ;
    %set/v v0x1175260_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x1174e50;
T_15 ;
    %wait E_0x1174f40;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.3, 4;
    %load/x1p 8, v0x11750d0_0, 1;
    %jmp T_15.4;
T_15.3 ;
    %mov 8, 2, 1;
T_15.4 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_15.0, 8;
    %load/v 9, v0x1174fa0_0, 32;
    %jmp/1  T_15.2, 8;
T_15.0 ; End of true expr.
    %load/v 41, v0x11750d0_0, 1; Only need 1 of 2 bits
; Save base=41 wid=1 in lookaside.
    %jmp/0  T_15.5, 41;
    %load/v 42, v0x1175180_0, 32;
    %jmp/1  T_15.7, 41;
T_15.5 ; End of true expr.
    %load/v 74, v0x1175020_0, 32;
    %jmp/0  T_15.6, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_15.7;
T_15.6 ;
    %mov 42, 74, 32; Return false value
T_15.7 ;
    %jmp/0  T_15.1, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_15.2;
T_15.1 ;
    %mov 9, 42, 32; Return false value
T_15.2 ;
    %set/v v0x1175260_0, 9, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1174290;
T_16 ;
    %set/v v0x1174480_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x1174290;
T_17 ;
    %set/v v0x11745e0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x1174290;
T_18 ;
    %set/v v0x1174800_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1174290;
T_19 ;
    %set/v v0x1174b40_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x1174290;
T_20 ;
    %set/v v0x1174980_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1174290;
T_21 ;
    %set/v v0x1174ca0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x1174290;
T_22 ;
    %wait E_0x1174380;
    %load/v 8, v0x11746c0_0, 1;
    %jmp/0  T_22.0, 8;
    %mov 9, 0, 2;
    %jmp/1  T_22.2, 8;
T_22.0 ; End of true expr.
    %load/v 11, v0x11743b0_0, 2;
    %jmp/0  T_22.1, 8;
 ; End of false expr.
    %blend  9, 11, 2; Condition unknown.
    %jmp  T_22.2;
T_22.1 ;
    %mov 9, 11, 2; Return false value
T_22.2 ;
    %set/v v0x1174480_0, 9, 2;
    %load/v 8, v0x11746c0_0, 1;
    %jmp/0  T_22.3, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.5, 8;
T_22.3 ; End of true expr.
    %load/v 10, v0x1174530_0, 1;
    %jmp/0  T_22.4, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.5;
T_22.4 ;
    %mov 9, 10, 1; Return false value
T_22.5 ;
    %set/v v0x11745e0_0, 9, 1;
    %load/v 8, v0x11746c0_0, 1;
    %jmp/0  T_22.6, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.8, 8;
T_22.6 ; End of true expr.
    %load/v 10, v0x1174740_0, 1;
    %jmp/0  T_22.7, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.8;
T_22.7 ;
    %mov 9, 10, 1; Return false value
T_22.8 ;
    %set/v v0x1174800_0, 9, 1;
    %load/v 8, v0x11746c0_0, 1;
    %jmp/0  T_22.9, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.11, 8;
T_22.9 ; End of true expr.
    %load/v 10, v0x1174a30_0, 1;
    %jmp/0  T_22.10, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.11;
T_22.10 ;
    %mov 9, 10, 1; Return false value
T_22.11 ;
    %set/v v0x1174b40_0, 9, 1;
    %load/v 8, v0x11746c0_0, 1;
    %jmp/0  T_22.12, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.14, 8;
T_22.12 ; End of true expr.
    %load/v 10, v0x1174880_0, 1;
    %jmp/0  T_22.13, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.14;
T_22.13 ;
    %mov 9, 10, 1; Return false value
T_22.14 ;
    %set/v v0x1174980_0, 9, 1;
    %load/v 8, v0x11746c0_0, 1;
    %jmp/0  T_22.15, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.17, 8;
T_22.15 ; End of true expr.
    %load/v 10, v0x1174bf0_0, 1;
    %jmp/0  T_22.16, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.17;
T_22.16 ;
    %mov 9, 10, 1; Return false value
T_22.17 ;
    %set/v v0x1174ca0_0, 9, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1173eb0;
T_23 ;
    %set/v v0x11740b0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x1173eb0;
T_24 ;
    %wait E_0x11739b0;
    %load/v 8, v0x1173fe0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_24.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.3, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_24.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/v 8, v0x1174160_0, 32;
    %load/v 40, v0x11741e0_0, 32;
    %and 8, 40, 32;
    %set/v v0x11740b0_0, 8, 32;
    %jmp T_24.6;
T_24.1 ;
    %load/v 8, v0x1174160_0, 32;
    %load/v 40, v0x11741e0_0, 32;
    %or 8, 40, 32;
    %set/v v0x11740b0_0, 8, 32;
    %jmp T_24.6;
T_24.2 ;
    %load/v 8, v0x1174160_0, 32;
    %load/v 40, v0x11741e0_0, 32;
    %add 8, 40, 32;
    %set/v v0x11740b0_0, 8, 32;
    %jmp T_24.6;
T_24.3 ;
    %load/v 8, v0x1174160_0, 32;
    %load/v 40, v0x11741e0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x11740b0_0, 8, 32;
    %jmp T_24.6;
T_24.4 ;
    %load/v 8, v0x1174160_0, 32;
    %load/v 40, v0x11741e0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x11740b0_0, 8, 32;
    %jmp T_24.6;
T_24.5 ;
    %load/v 8, v0x1174160_0, 32;
    %load/v 40, v0x11741e0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x11740b0_0, 8, 32;
    %jmp T_24.6;
T_24.6 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1173610;
T_25 ;
    %set/v v0x1173890_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x1173610;
T_26 ;
    %set/v v0x1173730_0, 0, 2;
    %end;
    .thread T_26;
    .scope S_0x1173610;
T_27 ;
    %set/v v0x11737f0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x1173610;
T_28 ;
    %set/v v0x1173e10_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1173610;
T_29 ;
    %set/v v0x1173ac0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x1173610;
T_30 ;
    %set/v v0x1173c00_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x1173610;
T_31 ;
    %set/v v0x1173b80_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x1173610;
T_32 ;
    %set/v v0x1173d70_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x1173610;
T_33 ;
    %set/v v0x1173a10_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x1173610;
T_34 ;
    %wait E_0x1173700;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 99, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1173930_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_34.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.2, 8;
T_34.0 ; End of true expr.
    %jmp/0  T_34.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.2;
T_34.1 ;
    %mov 9, 0, 1; Return false value
T_34.2 ;
    %set/v v0x1173890_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 99, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1173930_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_34.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.5, 8;
T_34.3 ; End of true expr.
    %jmp/0  T_34.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.5;
T_34.4 ;
    %mov 9, 0, 1; Return false value
T_34.5 ;
    %set/v v0x1173a10_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 51, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.6, 8;
    %movi 9, 2, 2;
    %jmp/1  T_34.8, 8;
T_34.6 ; End of true expr.
    %load/v 11, v0x1173cd0_0, 7;
    %cmpi/u 11, 19, 7;
    %mov 11, 4, 1;
    %jmp/0  T_34.9, 11;
    %movi 12, 1, 2;
    %jmp/1  T_34.11, 11;
T_34.9 ; End of true expr.
    %jmp/0  T_34.10, 11;
 ; End of false expr.
    %blend  12, 0, 2; Condition unknown.
    %jmp  T_34.11;
T_34.10 ;
    %mov 12, 0, 2; Return false value
T_34.11 ;
    %jmp/0  T_34.7, 8;
 ; End of false expr.
    %blend  9, 12, 2; Condition unknown.
    %jmp  T_34.8;
T_34.7 ;
    %mov 9, 12, 2; Return false value
T_34.8 ;
    %set/v v0x1173730_0, 9, 2;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 51, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.12, 8;
    %mov 9, 0, 1;
    %jmp/1  T_34.14, 8;
T_34.12 ; End of true expr.
    %jmp/0  T_34.13, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_34.14;
T_34.13 ;
    %mov 9, 1, 1; Return false value
T_34.14 ;
    %set/v v0x11737f0_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 35, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.15, 8;
    %mov 9, 0, 1;
    %jmp/1  T_34.17, 8;
T_34.15 ; End of true expr.
    %jmp/0  T_34.16, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_34.17;
T_34.16 ;
    %mov 9, 1, 1; Return false value
T_34.17 ;
    %set/v v0x1173e10_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 3, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.18, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.20, 8;
T_34.18 ; End of true expr.
    %jmp/0  T_34.19, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.20;
T_34.19 ;
    %mov 9, 0, 1; Return false value
T_34.20 ;
    %set/v v0x1173ac0_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 35, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.21, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.23, 8;
T_34.21 ; End of true expr.
    %jmp/0  T_34.22, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.23;
T_34.22 ;
    %mov 9, 0, 1; Return false value
T_34.23 ;
    %set/v v0x1173c00_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 3, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.24, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.26, 8;
T_34.24 ; End of true expr.
    %jmp/0  T_34.25, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.26;
T_34.25 ;
    %mov 9, 0, 1; Return false value
T_34.26 ;
    %set/v v0x1173b80_0, 9, 1;
    %load/v 8, v0x1173cd0_0, 7;
    %cmpi/u 8, 35, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1173cd0_0, 7;
    %cmpi/u 9, 99, 7;
    %or 8, 4, 1;
    %jmp/0  T_34.27, 8;
    %mov 9, 0, 1;
    %jmp/1  T_34.29, 8;
T_34.27 ; End of true expr.
    %jmp/0  T_34.28, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_34.29;
T_34.28 ;
    %mov 9, 1, 1; Return false value
T_34.29 ;
    %set/v v0x1173d70_0, 9, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x11732f0;
T_35 ;
    %set/v v0x1173410_0, 0, 4;
    %end;
    .thread T_35;
    .scope S_0x11732f0;
T_36 ;
    %wait E_0x11733e0;
    %load/v 8, v0x1173560_0, 10;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_36.0, 6;
    %cmpi/u 8, 6, 10;
    %jmp/1 T_36.1, 6;
    %cmpi/u 8, 0, 10;
    %jmp/1 T_36.2, 6;
    %cmpi/u 8, 256, 10;
    %jmp/1 T_36.3, 6;
    %cmpi/u 8, 8, 10;
    %jmp/1 T_36.4, 6;
    %jmp T_36.5;
T_36.0 ;
    %set/v v0x1173410_0, 0, 4;
    %jmp T_36.5;
T_36.1 ;
    %movi 8, 1, 4;
    %set/v v0x1173410_0, 8, 4;
    %jmp T_36.5;
T_36.2 ;
    %movi 8, 2, 4;
    %set/v v0x1173410_0, 8, 4;
    %jmp T_36.5;
T_36.3 ;
    %movi 8, 6, 4;
    %set/v v0x1173410_0, 8, 4;
    %jmp T_36.5;
T_36.4 ;
    %movi 8, 3, 4;
    %set/v v0x1173410_0, 8, 4;
    %jmp T_36.5;
T_36.5 ;
    %load/v 8, v0x1173560_0, 3; Only need 3 of 10 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_36.6, 4;
    %movi 8, 2, 4;
    %set/v v0x1173410_0, 8, 4;
T_36.6 ;
    %load/v 8, v0x11734b0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_36.8, 4;
    %movi 8, 2, 4;
    %set/v v0x1173410_0, 8, 4;
T_36.8 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1172bd0;
T_37 ;
    %set/v v0x11731c0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x1172bd0;
T_38 ;
    %set/v v0x11730c0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0x1172bd0;
T_39 ;
    %wait E_0x1171610;
    %load/v 8, v0x1172f40_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1173270_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x1173140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11731c0_0, 0, 8;
    %load/v 8, v0x1173040_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11730c0_0, 0, 8;
T_39.0 ;
    %load/v 8, v0x1172ec0_0, 1;
    %load/v 9, v0x1173270_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11731c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11730c0_0, 0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0x1172fc0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1173270_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.4, 8;
    %load/v 8, v0x1173140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11731c0_0, 0, 8;
    %load/v 8, v0x1173040_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11730c0_0, 0, 8;
T_39.4 ;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x11717a0;
T_40 ;
    %set/v v0x1171920_0, 0, 2;
    %end;
    .thread T_40;
    .scope S_0x11717a0;
T_41 ;
    %set/v v0x1171a60_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x11717a0;
T_42 ;
    %set/v v0x1171fc0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x11717a0;
T_43 ;
    %set/v v0x1172260_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x11717a0;
T_44 ;
    %set/v v0x11720e0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x11717a0;
T_45 ;
    %set/v v0x1172530_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x11717a0;
T_46 ;
    %set/v v0x1172820_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_0x11717a0;
T_47 ;
    %set/v v0x1172920_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x11717a0;
T_48 ;
    %set/v v0x1171e80_0, 0, 32;
    %end;
    .thread T_48;
    .scope S_0x11717a0;
T_49 ;
    %set/v v0x1172490_0, 0, 5;
    %end;
    .thread T_49;
    .scope S_0x11717a0;
T_50 ;
    %set/v v0x1172760_0, 0, 5;
    %end;
    .thread T_50;
    .scope S_0x11717a0;
T_51 ;
    %set/v v0x11721e0_0, 0, 5;
    %end;
    .thread T_51;
    .scope S_0x11717a0;
T_52 ;
    %set/v v0x1172d40_0, 0, 5;
    %end;
    .thread T_52;
    .scope S_0x11717a0;
T_53 ;
    %set/v v0x1171cc0_0, 0, 10;
    %end;
    .thread T_53;
    .scope S_0x11717a0;
T_54 ;
    %wait E_0x116e180;
    %load/v 8, v0x1171b10_0, 1;
    %load/v 9, v0x1172b50_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_54.0, 8;
    %load/v 8, v0x1171510_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1171920_0, 0, 8;
    %load/v 8, v0x11719c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1171a60_0, 0, 8;
    %load/v 8, v0x1171f20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1171fc0_0, 0, 8;
    %load/v 8, v0x1172160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1172260_0, 0, 8;
    %load/v 8, v0x1172040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11720e0_0, 0, 8;
    %load/v 8, v0x1172410_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1172530_0, 0, 8;
    %load/v 8, v0x11726e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1172820_0, 0, 8;
    %load/v 8, v0x11729f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1172920_0, 0, 8;
    %load/v 8, v0x1171d60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1171e80_0, 0, 8;
    %load/v 8, v0x11725b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1172490_0, 0, 8;
    %load/v 8, v0x11728a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1172760_0, 0, 8;
    %load/v 8, v0x11722e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x11721e0_0, 0, 8;
    %load/v 8, v0x1172cc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1172d40_0, 0, 8;
    %load/v 8, v0x116e0f0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1171cc0_0, 0, 8;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1170b40;
T_55 ;
    %set/v v0x1170ef0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x1170b40;
T_56 ;
    %set/v v0x1171170_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x1170b40;
T_57 ;
    %set/v v0x1171020_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x1170b40;
T_58 ;
    %set/v v0x11712a0_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x1170b40;
T_59 ;
    %set/v v0x1170d20_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x1170b40;
T_60 ;
    %set/v v0x1171410_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x1170b40;
T_61 ;
    %set/v v0x1171640_0, 0, 5;
    %end;
    .thread T_61;
    .scope S_0x1170b40;
T_62 ;
    %wait E_0x116f8c0;
    %load/v 8, v0x1170df0_0, 1;
    %load/v 9, v0x1171490_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_62.0, 8;
    %load/v 8, v0x1170e70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1170ef0_0, 0, 8;
    %load/v 8, v0x11710a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1171170_0, 0, 8;
    %load/v 8, v0x1170fa0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1171020_0, 0, 8;
    %load/v 8, v0x1171220_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11712a0_0, 0, 8;
    %load/v 8, v0x1170c80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1170d20_0, 0, 8;
    %load/v 8, v0x1171320_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1171410_0, 0, 8;
    %load/v 8, v0x1171590_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1171640_0, 0, 8;
T_62.0 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1170200;
T_63 ;
    %set/v v0x1170730_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x1170200;
T_64 ;
    %set/v v0x11708a0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x1170200;
T_65 ;
    %set/v v0x11705f0_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x1170200;
T_66 ;
    %set/v v0x1170410_0, 0, 32;
    %end;
    .thread T_66;
    .scope S_0x1170200;
T_67 ;
    %set/v v0x1170a70_0, 0, 5;
    %end;
    .thread T_67;
    .scope S_0x1170200;
T_68 ;
    %wait E_0x11702f0;
    %load/v 8, v0x1170490_0, 1;
    %load/v 9, v0x1170970_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_68.0, 8;
    %load/v 8, v0x1170670_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1170730_0, 0, 8;
    %load/v 8, v0x11707d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11708a0_0, 0, 8;
    %load/v 8, v0x1170510_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11705f0_0, 0, 8;
    %load/v 8, v0x1170340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1170410_0, 0, 8;
    %load/v 8, v0x11709f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1170a70_0, 0, 8;
T_68.0 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x116feb0;
T_69 ;
    %set/v v0x1170010_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x116feb0;
T_70 ;
    %set/v v0x1170160_0, 0, 12;
    %end;
    .thread T_70;
    .scope S_0x116feb0;
T_71 ;
    %wait E_0x116ffa0;
    %load/v 8, v0x11700e0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x11700e0_0, 7; Only need 7 of 32 bits
; Save base=9 wid=7 in lookaside.
    %cmpi/u 9, 3, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_71.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.2, 4;
    %load/x1p 8, v0x11700e0_0, 12;
    %jmp T_71.3;
T_71.2 ;
    %mov 8, 2, 12;
T_71.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x1170160_0, 8, 12;
    %jmp T_71.1;
T_71.0 ;
    %load/v 8, v0x11700e0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_71.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.6, 4;
    %load/x1p 8, v0x11700e0_0, 5;
    %jmp T_71.7;
T_71.6 ;
    %mov 8, 2, 5;
T_71.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1170160_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.8, 4;
    %load/x1p 8, v0x11700e0_0, 7;
    %jmp T_71.9;
T_71.8 ;
    %mov 8, 2, 7;
T_71.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x1170160_0, 8, 7;
    %jmp T_71.5;
T_71.4 ;
    %load/v 8, v0x11700e0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_71.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.12, 4;
    %load/x1p 8, v0x11700e0_0, 4;
    %jmp T_71.13;
T_71.12 ;
    %mov 8, 2, 4;
T_71.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1170160_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.14, 4;
    %load/x1p 8, v0x11700e0_0, 6;
    %jmp T_71.15;
T_71.14 ;
    %mov 8, 2, 6;
T_71.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x1170160_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.16, 4;
    %load/x1p 8, v0x11700e0_0, 1;
    %jmp T_71.17;
T_71.16 ;
    %mov 8, 2, 1;
T_71.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x1170160_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.18, 4;
    %load/x1p 8, v0x11700e0_0, 1;
    %jmp T_71.19;
T_71.18 ;
    %mov 8, 2, 1;
T_71.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x1170160_0, 8, 1;
T_71.10 ;
T_71.5 ;
T_71.1 ;
    %load/v 8, v0x1170160_0, 12;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.20, 4;
    %load/x1p 60, v0x1170160_0, 1;
    %jmp T_71.21;
T_71.20 ;
    %mov 60, 2, 1;
T_71.21 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v0x1170010_0, 8, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x116fc30;
T_72 ;
    %set/v v0x116fe10_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_0x116fc30;
T_73 ;
    %wait E_0x116fd20;
    %load/v 8, v0x116fd50_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x116fe10_0, 8, 32;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x116f8f0;
T_74 ;
    %set/v v0x116fa10_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x116f8f0;
T_75 ;
    %wait E_0x116f9e0;
    %load/v 8, v0x116fad0_0, 32;
    %load/v 40, v0x116fb80_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_75.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_75.2, 8;
T_75.0 ; End of true expr.
    %jmp/0  T_75.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_75.2;
T_75.1 ;
    %mov 9, 0, 1; Return false value
T_75.2 ;
    %set/v v0x116fa10_0, 9, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x116f210;
T_76 ;
    %set/v v0x116f4f0_0, 0, 2;
    %end;
    .thread T_76;
    .scope S_0x116f210;
T_77 ;
    %set/v v0x116f590_0, 0, 2;
    %end;
    .thread T_77;
    .scope S_0x116f210;
T_78 ;
    %wait E_0x116f300;
    %load/v 8, v0x116f640_0, 1;
    %load/v 9, v0x116f6e0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x116f6e0_0, 5;
    %load/v 14, v0x116f390_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.0, 8;
    %movi 8, 2, 2;
    %set/v v0x116f4f0_0, 8, 2;
    %jmp T_78.1;
T_78.0 ;
    %load/v 8, v0x116f7c0_0, 1;
    %load/v 9, v0x116f840_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x116f840_0, 5;
    %load/v 14, v0x116f390_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.2, 8;
    %movi 8, 1, 2;
    %set/v v0x116f4f0_0, 8, 2;
    %jmp T_78.3;
T_78.2 ;
    %set/v v0x116f4f0_0, 0, 2;
T_78.3 ;
T_78.1 ;
    %load/v 8, v0x116f640_0, 1;
    %load/v 9, v0x116f6e0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x116f6e0_0, 5;
    %load/v 14, v0x116f450_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.4, 8;
    %movi 8, 2, 2;
    %set/v v0x116f590_0, 8, 2;
    %jmp T_78.5;
T_78.4 ;
    %load/v 8, v0x116f7c0_0, 1;
    %load/v 9, v0x116f840_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x116f840_0, 5;
    %load/v 14, v0x116f450_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.6, 8;
    %movi 8, 1, 2;
    %set/v v0x116f590_0, 8, 2;
    %jmp T_78.7;
T_78.6 ;
    %set/v v0x116f590_0, 0, 2;
T_78.7 ;
T_78.5 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x116edc0;
T_79 ;
    %set/v v0x116f170_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x116edc0;
T_80 ;
    %wait E_0x116c4b0;
    %load/v 8, v0x116eee0_0, 1;
    %load/v 9, v0x116ef80_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x116f020_0, 5;
    %load/v 14, v0x116ef80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x116f0c0_0, 5;
    %load/v 15, v0x116ef80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_80.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_80.2, 8;
T_80.0 ; End of true expr.
    %jmp/0  T_80.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_80.2;
T_80.1 ;
    %mov 9, 0, 1; Return false value
T_80.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116f170_0, 0, 9;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x116e8b0;
T_81 ;
    %wait E_0x11329c0;
    %load/v 8, v0x116ec00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_81.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x116eb80_0, 0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/v 8, v0x116ec80_0, 1;
    %jmp/0xz  T_81.2, 8;
    %jmp T_81.3;
T_81.2 ;
    %load/v 8, v0x116e9a0_0, 1;
    %jmp/0xz  T_81.4, 8;
    %load/v 8, v0x116ed40_0, 1;
    %jmp/0xz  T_81.6, 8;
    %load/v 8, v0x116eae0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x116eb80_0, 0, 8;
T_81.6 ;
    %jmp T_81.5;
T_81.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x116eb80_0, 0, 0;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x116d1e0;
T_82 ;
    %wait E_0x111fbf0;
    %load/v 8, v0x116d5e0_0, 1;
    %load/v 9, v0x116ce70_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_82.0, 8;
    %load/v 8, v0x116d2d0_0, 32;
    %ix/getv 3, v0x116ce70_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x116e300, 0, 8;
t_0 ;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x116ab10;
T_83 ;
    %wait E_0x111fbf0;
    %load/v 8, v0x116afe0_0, 1;
    %load/v 9, v0x116b130_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_83.0, 8;
    %load/v 8, v0x116aee0_0, 24;
    %ix/getv 3, v0x116ad60_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x116b060, 0, 8;
t_1 ;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x116a440;
T_84 ;
    %wait E_0x111fbf0;
    %load/v 8, v0x116a950_0, 1;
    %load/v 9, v0x116aa70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_84.0, 8;
    %load/v 8, v0x116a810_0, 256;
    %ix/getv 3, v0x116a690_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x116a9f0, 0, 8;
t_2 ;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x116a110;
T_85 ;
    %wait E_0x11691d0;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.0, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.1;
T_85.0 ;
    %mov 8, 2, 3;
T_85.1 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_85.2, 4;
    %load/v 8, v0x116ca40_0, 32; Only need 32 of 256 bits
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.2 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.4, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.5;
T_85.4 ;
    %mov 8, 2, 3;
T_85.5 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_85.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.8, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.9;
T_85.8 ;
    %mov 8, 2, 32;
T_85.9 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.10, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.11;
T_85.10 ;
    %mov 8, 2, 3;
T_85.11 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_85.12, 4;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.14, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.15;
T_85.14 ;
    %mov 8, 2, 32;
T_85.15 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.12 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.16, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.17;
T_85.16 ;
    %mov 8, 2, 3;
T_85.17 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_85.18, 4;
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.20, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.21;
T_85.20 ;
    %mov 8, 2, 32;
T_85.21 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.18 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.22, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.23;
T_85.22 ;
    %mov 8, 2, 3;
T_85.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_85.24, 4;
    %ix/load 1, 128, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.26, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.27;
T_85.26 ;
    %mov 8, 2, 32;
T_85.27 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.24 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.28, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.29;
T_85.28 ;
    %mov 8, 2, 3;
T_85.29 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 5, 3;
    %jmp/0xz  T_85.30, 4;
    %ix/load 1, 160, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.32, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.33;
T_85.32 ;
    %mov 8, 2, 32;
T_85.33 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.30 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.34, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.35;
T_85.34 ;
    %mov 8, 2, 3;
T_85.35 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_85.36, 4;
    %ix/load 1, 192, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.38, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.39;
T_85.38 ;
    %mov 8, 2, 32;
T_85.39 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.36 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.40, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_85.41;
T_85.40 ;
    %mov 8, 2, 3;
T_85.41 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_85.42, 4;
    %ix/load 1, 224, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.44, 4;
    %load/x1p 8, v0x116ca40_0, 32;
    %jmp T_85.45;
T_85.44 ;
    %mov 8, 2, 32;
T_85.45 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x116c3f0_0, 8, 32;
T_85.42 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x116a110;
T_86 ;
    %wait E_0x1169ba0;
    %load/v 8, v0x116cdd0_0, 1;
    %jmp/0xz  T_86.0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.2, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.3;
T_86.2 ;
    %mov 8, 2, 3;
T_86.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_86.4, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.4 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.6, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.7;
T_86.6 ;
    %mov 8, 2, 3;
T_86.7 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_86.8, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 32, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.8 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.10, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.11;
T_86.10 ;
    %mov 8, 2, 3;
T_86.11 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_86.12, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 64, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.12 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.14, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.15;
T_86.14 ;
    %mov 8, 2, 3;
T_86.15 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_86.16, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 96, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.16 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.18, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.19;
T_86.18 ;
    %mov 8, 2, 3;
T_86.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_86.20, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 128, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.20 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.22, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.23;
T_86.22 ;
    %mov 8, 2, 3;
T_86.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 5, 3;
    %jmp/0xz  T_86.24, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 160, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.24 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.26, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.27;
T_86.26 ;
    %mov 8, 2, 3;
T_86.27 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_86.28, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 192, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.28 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.30, 4;
    %load/x1p 8, v0x116c800_0, 3;
    %jmp T_86.31;
T_86.30 ;
    %mov 8, 2, 3;
T_86.31 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_86.32, 4;
    %load/v 8, v0x116c660_0, 32;
    %ix/load 0, 224, 0;
    %set/x0 v0x116cf50_0, 8, 32;
T_86.32 ;
T_86.0 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x116a110;
T_87 ;
    %wait E_0x11329c0;
    %load/v 8, v0x116cac0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c0c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116ba50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116cfd0_0, 0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/v 8, v0x116cbc0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_87.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_87.3, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_87.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_87.5, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_87.6, 6;
    %jmp T_87.7;
T_87.2 ;
    %load/v 8, v0x116c880_0, 1;
    %load/v 9, v0x116bc20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_87.8, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
    %jmp T_87.9;
T_87.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %load/v 8, v0x116ccd0_0, 1;
    %jmp/0xz  T_87.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c210_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116cfd0_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
    %jmp T_87.11;
T_87.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116cfd0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
T_87.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c0c0_0, 0, 1;
    %jmp T_87.7;
T_87.4 ;
    %load/v 8, v0x116be20_0, 1;
    %jmp/0xz  T_87.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116ba50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c0c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
    %jmp T_87.13;
T_87.12 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
T_87.13 ;
    %jmp T_87.7;
T_87.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116ba50_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 0;
    %jmp T_87.7;
T_87.6 ;
    %load/v 8, v0x116be20_0, 1;
    %jmp/0xz  T_87.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116cfd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x116c210_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
    %jmp T_87.15;
T_87.14 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x116cbc0_0, 0, 8;
T_87.15 ;
    %jmp T_87.7;
T_87.7 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x1132480;
T_88 ;
    %set/v v0x1169900_0, 0, 4;
    %end;
    .thread T_88;
    .scope S_0x1132480;
T_89 ;
    %set/v v0x1169a20_0, 0, 256;
    %end;
    .thread T_89;
    .scope S_0x1132480;
T_90 ;
    %set/v v0x1169c90_0, 0, 2;
    %end;
    .thread T_90;
    .scope S_0x1132480;
T_91 ;
    %wait E_0x11329c0;
    %load/v 8, v0x1169db0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_91.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1169c90_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1169900_0, 0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/v 8, v0x1169c90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_91.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_91.3, 6;
    %jmp T_91.4;
T_91.2 ;
    %load/v 8, v0x1169c10_0, 1;
    %jmp/0xz  T_91.5, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1169c90_0, 0, 8;
    %load/v 8, v0x1169900_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1169900_0, 0, 8;
T_91.5 ;
    %jmp T_91.4;
T_91.3 ;
    %load/v 8, v0x1169900_0, 4;
    %cmpi/u 8, 9, 4;
    %jmp/0xz  T_91.7, 4;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1169c90_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1169900_0, 0, 0;
    %jmp T_91.8;
T_91.7 ;
    %load/v 8, v0x1169900_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1169900_0, 0, 8;
T_91.8 ;
    %jmp T_91.4;
T_91.4 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1132480;
T_92 ;
    %wait E_0x111fbf0;
    %load/v 8, v0x11695b0_0, 1;
    %jmp/0xz  T_92.0, 8;
    %load/v 8, v0x1169ee0_0, 1;
    %jmp/0xz  T_92.2, 8;
    %load/v 8, v0x1169ac0_0, 256;
    %ix/getv 3, v0x11696b0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1169d30, 0, 8;
t_3 ;
    %load/v 8, v0x1169ac0_0, 256;
    %ix/load 0, 256, 0;
    %assign/v0 v0x1169a20_0, 0, 8;
    %jmp T_92.3;
T_92.2 ;
    %ix/getv 3, v0x11696b0_0;
    %load/av 8, v0x1169d30, 256;
    %set/v v0x1169a20_0, 8, 256;
T_92.3 ;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x10ad5c0;
T_93 ;
    %delay 25, 0;
    %load/v 8, v0x117a9e0_0, 1;
    %inv 8, 1;
    %set/v v0x117a9e0_0, 8, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x10ad5c0;
T_94 ;
    %vpi_call 2 52 "$dumpfile", "Project2.vcd";
    %vpi_call 2 53 "$dumpvars";
    %set/v v0x117ac70_0, 0, 32;
    %set/v v0x117afc0_0, 0, 32;
T_94.0 ;
    %load/v 8, v0x117afc0_0, 32;
   %cmpi/s 8, 255, 32;
    %jmp/0xz T_94.1, 5;
    %ix/getv/s 3, v0x117afc0_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x116e830, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x117afc0_0, 32;
    %set/v v0x117afc0_0, 8, 32;
    %jmp T_94.0;
T_94.1 ;
    %set/v v0x117afc0_0, 0, 32;
T_94.2 ;
    %load/v 8, v0x117afc0_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_94.3, 5;
    %ix/getv/s 3, v0x117afc0_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1169d30, 0, 256;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x117afc0_0, 32;
    %set/v v0x117afc0_0, 8, 32;
    %jmp T_94.2;
T_94.3 ;
    %set/v v0x117afc0_0, 0, 32;
T_94.4 ;
    %load/v 8, v0x117afc0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_94.5, 5;
    %ix/getv/s 3, v0x117afc0_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x116b060, 0, 24;
t_6 ;
    %ix/getv/s 3, v0x117afc0_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x116a9f0, 0, 256;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x117afc0_0, 32;
    %set/v v0x117afc0_0, 8, 32;
    %jmp T_94.4;
T_94.5 ;
    %set/v v0x117afc0_0, 0, 32;
T_94.6 ;
    %load/v 8, v0x117afc0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_94.7, 5;
    %ix/getv/s 3, v0x117afc0_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x116e300, 0, 32;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x117afc0_0, 32;
    %set/v v0x117afc0_0, 8, 32;
    %jmp T_94.6;
T_94.7 ;
    %vpi_call 2 79 "$readmemb", "../testdata/instruction.txt", v0x116e830;
    %vpi_func 2 82 "$fopen", 8, 32, "../testdata/output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x117b240_0, 8, 32;
    %vpi_func 2 83 "$fopen", 8, 32, "../testdata/cache.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x117b2c0_0, 8, 32;
    %movi 8, 5, 256;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1169d30, 8, 256;
    %set/v v0x117a9e0_0, 0, 1;
    %set/v v0x117aa60_0, 0, 1;
    %set/v v0x117ab70_0, 0, 1;
    %delay 12, 0;
    %set/v v0x117aa60_0, 1, 1;
    %set/v v0x117ab70_0, 1, 1;
    %end;
    .thread T_94;
    .scope S_0x10ad5c0;
T_95 ;
    %wait E_0x111fbf0;
    %load/v 8, v0x117ac70_0, 32;
    %cmpi/u 8, 150, 32;
    %jmp/0xz  T_95.0, 4;
    %vpi_call 2 102 "$fdisplay", v0x117b240_0, "Flush Cache! \012";
    %set/v v0x117afc0_0, 0, 32;
T_95.2 ;
    %load/v 8, v0x117afc0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_95.3, 5;
    %ix/getv/s 3, v0x117afc0_0;
    %load/av 8, v0x116b060, 24;
    %set/v v0x117b1c0_0, 8, 24;
    %load/v 8, v0x117afc0_0, 32;
    %set/v v0x117b040_0, 8, 5;
    %load/v 8, v0x117b040_0, 5;
    %load/v 13, v0x117b1c0_0, 22; Select 22 out of 24 bits
    %set/v v0x117abf0_0, 8, 27;
    %ix/getv/s 3, v0x117afc0_0;
    %load/av 8, v0x116a9f0, 256;
    %ix/getv 3, v0x117abf0_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1169d30, 8, 256;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x117afc0_0, 32;
    %set/v v0x117afc0_0, 8, 32;
    %jmp T_95.2;
T_95.3 ;
T_95.0 ;
    %movi 8, 150, 32;
    %load/v 40, v0x117ac70_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_95.4, 5;
    %vpi_call 2 111 "$finish";
T_95.4 ;
    %vpi_call 2 115 "$fdisplay", v0x117b240_0, "cycle = %0d, Start = %b\012PC = %d", v0x117ac70_0, v0x117ab70_0, v0x116eb80_0;
    %vpi_call 2 118 "$fdisplay", v0x117b240_0, "Registers";
    %vpi_call 2 119 "$fdisplay", v0x117b240_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x116e300, 0>, &A<v0x116e300, 8>, &A<v0x116e300, 16>, &A<v0x116e300, 24>;
    %vpi_call 2 120 "$fdisplay", v0x117b240_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x116e300, 1>, &A<v0x116e300, 9>, &A<v0x116e300, 17>, &A<v0x116e300, 25>;
    %vpi_call 2 121 "$fdisplay", v0x117b240_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x116e300, 2>, &A<v0x116e300, 10>, &A<v0x116e300, 18>, &A<v0x116e300, 26>;
    %vpi_call 2 122 "$fdisplay", v0x117b240_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x116e300, 3>, &A<v0x116e300, 11>, &A<v0x116e300, 19>, &A<v0x116e300, 27>;
    %vpi_call 2 123 "$fdisplay", v0x117b240_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x116e300, 4>, &A<v0x116e300, 12>, &A<v0x116e300, 20>, &A<v0x116e300, 28>;
    %vpi_call 2 124 "$fdisplay", v0x117b240_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x116e300, 5>, &A<v0x116e300, 13>, &A<v0x116e300, 21>, &A<v0x116e300, 29>;
    %vpi_call 2 125 "$fdisplay", v0x117b240_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x116e300, 6>, &A<v0x116e300, 14>, &A<v0x116e300, 22>, &A<v0x116e300, 30>;
    %vpi_call 2 126 "$fdisplay", v0x117b240_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x116e300, 7>, &A<v0x116e300, 15>, &A<v0x116e300, 23>, &A<v0x116e300, 31>;
    %vpi_call 2 129 "$fdisplay", v0x117b240_0, "Data Memory: 0x0000 = %h", &A<v0x1169d30, 0>;
    %vpi_call 2 130 "$fdisplay", v0x117b240_0, "Data Memory: 0x0020 = %h", &A<v0x1169d30, 1>;
    %vpi_call 2 131 "$fdisplay", v0x117b240_0, "Data Memory: 0x0040 = %h", &A<v0x1169d30, 2>;
    %vpi_call 2 132 "$fdisplay", v0x117b240_0, "Data Memory: 0x0060 = %h", &A<v0x1169d30, 3>;
    %vpi_call 2 133 "$fdisplay", v0x117b240_0, "Data Memory: 0x0080 = %h", &A<v0x1169d30, 4>;
    %vpi_call 2 134 "$fdisplay", v0x117b240_0, "Data Memory: 0x00A0 = %h", &A<v0x1169d30, 5>;
    %vpi_call 2 135 "$fdisplay", v0x117b240_0, "Data Memory: 0x00C0 = %h", &A<v0x1169d30, 6>;
    %vpi_call 2 136 "$fdisplay", v0x117b240_0, "Data Memory: 0x00E0 = %h", &A<v0x1169d30, 7>;
    %vpi_call 2 137 "$fdisplay", v0x117b240_0, "Data Memory: 0x0400 = %h", &A<v0x1169d30, 32>;
    %vpi_call 2 139 "$fdisplay", v0x117b240_0, "\012";
    %load/v 8, v0x116c6e0_0, 1;
    %load/v 9, v0x116cbc0_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_95.6, 8;
    %load/v 8, v0x116ccd0_0, 1;
    %jmp/0xz  T_95.8, 8;
    %load/v 8, v0x116c290_0, 1;
    %jmp/0xz  T_95.10, 8;
    %vpi_call 2 145 "$fdisplay", v0x117b2c0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x117ac70_0, v0x116c4e0_0, v0x116c660_0;
    %jmp T_95.11;
T_95.10 ;
    %load/v 8, v0x116c370_0, 1;
    %jmp/0xz  T_95.12, 8;
    %vpi_call 2 147 "$fdisplay", v0x117b2c0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x117ac70_0, v0x116c4e0_0, v0x116c560_0;
T_95.12 ;
T_95.11 ;
    %jmp T_95.9;
T_95.8 ;
    %load/v 8, v0x116c290_0, 1;
    %jmp/0xz  T_95.14, 8;
    %vpi_call 2 151 "$fdisplay", v0x117b2c0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x117ac70_0, v0x116c4e0_0, v0x116c660_0;
    %jmp T_95.15;
T_95.14 ;
    %load/v 8, v0x116c370_0, 1;
    %jmp/0xz  T_95.16, 8;
    %vpi_call 2 153 "$fdisplay", v0x117b2c0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x117ac70_0, v0x116c4e0_0, v0x116c560_0;
T_95.16 ;
T_95.15 ;
T_95.9 ;
    %set/v v0x117af40_0, 1, 1;
    %jmp T_95.7;
T_95.6 ;
    %load/v 8, v0x116c6e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_95.18, 8;
    %load/v 8, v0x117af40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_95.20, 8;
    %load/v 8, v0x116c290_0, 1;
    %jmp/0xz  T_95.22, 8;
    %vpi_call 2 160 "$fdisplay", v0x117b2c0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x117ac70_0, v0x116c4e0_0, v0x116c660_0;
    %jmp T_95.23;
T_95.22 ;
    %load/v 8, v0x116c370_0, 1;
    %jmp/0xz  T_95.24, 8;
    %vpi_call 2 162 "$fdisplay", v0x117b2c0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x117ac70_0, v0x116c4e0_0, v0x116c560_0;
T_95.24 ;
T_95.23 ;
T_95.20 ;
    %set/v v0x117af40_0, 0, 1;
T_95.18 ;
T_95.7 ;
    %load/v 8, v0x117ac70_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x117ac70_0, 8, 32;
    %jmp T_95;
    .thread T_95;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./CPU.v";
    "./Adder.v";
    "./MUX32.v";
    "./MUX5.v";
    "./MUX_MemToReg.v";
    "./MUX_AluSrc.v";
    "./MUX_Stall.v";
    "./ALU.v";
    "./Control.v";
    "./ALU_Control.v";
    "./Register_IF_ID.v";
    "./Register_ID_EX.v";
    "./Register_EX_MEM.v";
    "./Register_MEM_WB.v";
    "./Sign_Extend.v";
    "./Shift.v";
    "./Branch_Equal.v";
    "./Forwarding_Unit.v";
    "./Hazard_Detection_Unit.v";
    "./PC.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./dcache_top.v";
    "./dcache_tag_sram.v";
    "./dcache_data_sram.v";
    "./Data_Memory.v";
