
---------- Begin Simulation Statistics ----------
final_tick                               926047745627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829876                       # Number of bytes of host memory used
host_op_rate                                    49914                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   337.08                       # Real time elapsed on the host
host_tick_rate                               24155331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008142                       # Number of seconds simulated
sim_ticks                                  8142344500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        154269                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4789004                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       556194                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5842027                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2714366                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4789004                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2074638                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5865095                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       264975                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15725365                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11704660                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       556194                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        963160                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18373107                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13519583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.244491                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.357107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9067109     67.07%     67.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1246462      9.22%     76.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       823072      6.09%     82.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       525671      3.89%     86.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       264018      1.95%     88.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       328940      2.43%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       158729      1.17%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       142422      1.05%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       963160      7.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13519583                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.628467                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.628467                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       4947234                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42313989                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3885338                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6346675                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         557146                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        545545                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3159566                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370543                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1013315                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3224                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5865095                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4476256                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              10964060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28233104                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1114292                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.360161                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4760737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2714366                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.733723                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16281943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.814455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.368529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8196440     50.34%     50.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           653836      4.02%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           796971      4.89%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           905835      5.56%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           445355      2.74%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           407897      2.51%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           930229      5.71%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           105803      0.65%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3839577     23.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16281943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18377                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18564                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       631138                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3516788                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.852182                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4521885                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1012227                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2309592                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3885725                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        60134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1487708                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35198141                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3509658                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1303997                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30162173                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         557146                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5838                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        91467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       111469                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1416                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2014349                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       913627                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1416                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       438927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       192211                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29026427                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29277487                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723948                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21013618                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.797856                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29417158                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39442847                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24724456                       # number of integer regfile writes
system.switch_cpus.ipc                       0.614075                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.614075                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       124190      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26563584     84.42%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13777      0.04%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3691104     11.73%     96.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1035892      3.29%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19217      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18406      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31466170                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38206                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        75842                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36764                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49002                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              492953                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015666                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          441515     89.57%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          50694     10.28%     99.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           161      0.03%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          555      0.11%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           28      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31796727                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     79736220                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29240723                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53523557                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35198141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31466170                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18373138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       104826                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18952792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16281943                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.932581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.314177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7976678     48.99%     48.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       951615      5.84%     54.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1481031      9.10%     63.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1487471      9.14%     73.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1507312      9.26%     82.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1169773      7.18%     89.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       927614      5.70%     95.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       597309      3.67%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183140      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16281943                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.932257                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4476256                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       463964                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       564389                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3885725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1487708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12426685                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16284669                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4732997                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          92764                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4283534                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        130792                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      97564782                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       39816775                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49118470                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6382158                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            296                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         557146                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        326103                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28274748                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22890                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56112846                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1236577                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             47754529                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73179444                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             71                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              79191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4765                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70295                       # Transaction distribution
system.membus.trans_dist::ReadExReq                17                       # Transaction distribution
system.membus.trans_dist::ReadExResp               17                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         79192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       233477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       233477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 233477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5374272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5374272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5374272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79209                       # Request fanout histogram
system.membus.reqLayer2.occupancy           188799000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          418405250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8142344500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22350                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          349394                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297081                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20174208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75131                       # Total snoops (count)
system.tol2bus.snoopTraffic                    304960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           372821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 372750     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     71      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             372821                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314734500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446452500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       218481                       # number of demand (read+write) hits
system.l2.demand_hits::total                   218481                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       218481                       # number of overall hits
system.l2.overall_hits::total                  218481                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        79155                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79209                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        79155                       # number of overall misses
system.l2.overall_misses::total                 79209                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6622911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6626859000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6622911000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6626859000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297690                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297690                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.265946                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.265946                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        78960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83670.153496                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83662.954967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        78960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83670.153496                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83662.954967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4765                       # number of writebacks
system.l2.writebacks::total                      4765                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        79155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        79155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79205                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5831371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5834819000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5831371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5834819000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.265946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.265946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        68960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73670.279831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73667.306357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        68960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73670.279831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73667.306357                       # average overall mshr miss latency
system.l2.replacements                          75131                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17585                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17585                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17585                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   540                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.030521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 52558.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52558.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.030521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 42558.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42558.823529                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        78960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75923.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        68960                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        68960                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       217941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            217941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        79138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           79140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6622017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6622017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.266387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.266392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83676.836665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83674.722012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        79138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        79138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5830647500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5830647500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.266387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.266385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73676.963027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73676.963027                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4026.415902                       # Cycle average of tags in use
system.l2.tags.total_refs                      570415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     75131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.592272                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.059739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.061148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.133446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.675753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4023.485816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4833651                       # Number of tag accesses
system.l2.tags.data_accesses                  4833651                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5065920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5069376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       304960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          304960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        79155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4765                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             15720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       393007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    622169696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             622594143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       393007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           408727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37453586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37453586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37453586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            15720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       393007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    622169696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660047729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     78913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000494444250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4765                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4765                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    55                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              263                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1092514500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  394815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2573070750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13835.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32585.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    59984                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4065                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4765                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.052943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.442078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.966158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7262     37.08%     37.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3225     16.47%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2572     13.13%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2512     12.82%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1910      9.75%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1206      6.16%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          557      2.84%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      1.13%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          122      0.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     271.958621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    249.380860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    294.700760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           161     55.52%     55.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          127     43.79%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           290                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.547788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              263     90.69%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      2.07%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20      6.90%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           290                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5053632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  300096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5069120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               304960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       620.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    622.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8142230000                       # Total gap between requests
system.mem_ctrls.avgGap                      96965.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5050432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       300096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 393007.198356689478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 620267540.878428697586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36856215.061890341341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        79155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4765                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1390750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2571680000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 195840836500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27815.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32489.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41099860.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71085840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37752660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           280594860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13504140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     642298800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2010971400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1433183520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4489391220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.363458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3707501000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    271700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4163133500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             68879580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             36580005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283200960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10972440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     642298800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1795425900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1614696480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4452054165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.777917                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4181189250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    271700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3689445250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8142334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4476171                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4476180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4476171                       # number of overall hits
system.cpu.icache.overall_hits::total         4476180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           85                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           85                       # number of overall misses
system.cpu.icache.overall_misses::total            87                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6217500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6217500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6217500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6217500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4476256                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4476267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4476256                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4476267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73147.058824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71465.517241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73147.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71465.517241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4024000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4024000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        80480                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        80480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80480                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4476171                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4476180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           85                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4476256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4476267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73147.058824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71465.517241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        80480                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80480                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8952586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8952586                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3210441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3210441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3210441                       # number of overall hits
system.cpu.dcache.overall_hits::total         3210441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       365050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         365052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       365050                       # number of overall misses
system.cpu.dcache.overall_misses::total        365052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11522505499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11522505499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11522505499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11522505499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3575491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3575493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3575491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3575493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.102098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.102098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.102098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.102098                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31564.184356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31564.011426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31564.184356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31564.011426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2602539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          296                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            101483                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.645074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17585                       # number of writebacks
system.cpu.dcache.writebacks::total             17585                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        67414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        67414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67414                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297636                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297636                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9405804999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9405804999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9405804999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9405804999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.083243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083243                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.083243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083243                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31601.704764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31601.704764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31601.704764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31601.704764                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296613                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2636356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2636356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       364491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        364493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11514503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11514503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3000847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3000849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.121463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31590.637355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31590.464014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        67412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        67412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9398390500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9398390500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31635.997496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31635.997496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8002499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8002499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14315.740608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14315.740608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7414499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7414499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13311.488330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13311.488330                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926047745627000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.008959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3500270                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.800798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.008959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7448623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7448623                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926114869459500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33730                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830012                       # Number of bytes of host memory used
host_op_rate                                    54756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1185.89                       # Real time elapsed on the host
host_tick_rate                               56601944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067124                       # Number of seconds simulated
sim_ticks                                 67123832500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       708950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1417904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13863611                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1559782                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15370174                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6749415                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13863611                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7114196                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15441035                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       909807                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45674665                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         32969117                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1559782                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2408603                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50211679                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110274                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    126433343                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.380519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.364224                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    112223012     88.76%     88.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4283382      3.39%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3108567      2.46%     94.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1717458      1.36%     95.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1228957      0.97%     96.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       769954      0.61%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       430908      0.34%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       262502      0.21%     98.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2408603      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    126433343                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505967     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110274                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.474922                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.474922                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     106439738                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119709487                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8465901                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15477963                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1564103                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2299440                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8697659                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518647                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3301894                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469228                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15441035                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10235372                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             121540770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        389861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               83802100                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3128206                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115019                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11142272                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6749415                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.624235                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    134247145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.983935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.444123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        112232388     83.60%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1730078      1.29%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1584080      1.18%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1843818      1.37%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1321576      0.98%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1036178      0.77%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2128366      1.59%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           541885      0.40%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11828776      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    134247145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23067                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23078                       # number of floating regfile writes
system.switch_cpus.idleCycles                     520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1901640                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8621253                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.605887                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12570263                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3300189                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6637614                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11150066                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       206113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4802230                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98321806                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9270074                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3654819                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81338910                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10668525                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1564103                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10737267                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       160632                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       420123                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11662                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6753                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5610964                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2891788                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6753                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1373708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       527932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84747885                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79363432                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676628                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57342800                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.591172                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79843883                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        112012021                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67157788                       # number of integer regfile writes
system.switch_cpus.ipc                       0.223468                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.223468                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       819008      0.96%      0.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70833995     83.34%     84.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47304      0.06%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9819318     11.55%     95.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3426875      4.03%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24098      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23131      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       84993729                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48077                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95349                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46001                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59610                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1107479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013030                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1028905     92.91%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          77291      6.98%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           435      0.04%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          722      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          126      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85234123                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    305581905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79317431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    148479811                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98321800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          84993729                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50211536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       335172                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     58296974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    134247145                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.633114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.606530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    110834308     82.56%     82.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3983594      2.97%     85.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4468915      3.33%     88.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3452378      2.57%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3385512      2.52%     93.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3414393      2.54%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2484411      1.85%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1594380      1.19%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       629254      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    134247145                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.633111                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10235372                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1116574                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1063492                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11150066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4802230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32074311                       # number of misc regfile reads
system.switch_cpus.numCycles                134247665                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        26844912                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         185788                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9802128                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            779                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        331579                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     280011211                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112215300                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140803645                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16074782                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       78933073                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1564103                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      79961220                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78697540                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28439                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    165678614                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7539486                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            222346693                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204552041                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           95                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             95                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             269359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       455504                       # Transaction distribution
system.membus.trans_dist::CleanEvict           253442                       # Transaction distribution
system.membus.trans_dist::ReadExReq            439600                       # Transaction distribution
system.membus.trans_dist::ReadExResp           439600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        269358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2126863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2126863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2126863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74525632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74525632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74525632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            708958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  708958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              708958                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3482795500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3936962500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67123832500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       969477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          741014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516910                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96989248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96989696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          709007                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29152256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1710497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1710398     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     99      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1710497                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515460000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502226000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       292532                       # number of demand (read+write) hits
system.l2.demand_hits::total                   292532                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       292532                       # number of overall hits
system.l2.overall_hits::total                  292532                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       708951                       # number of demand (read+write) misses
system.l2.demand_misses::total                 708958                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       708951                       # number of overall misses
system.l2.overall_misses::total                708958                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  70255556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70256403000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       847000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  70255556000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70256403000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001483                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001483                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.707901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.707901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       121000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99097.900983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99098.117237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       121000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99097.900983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99098.117237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              455504                       # number of writebacks
system.l2.writebacks::total                    455504                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       708951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            708958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       708951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           708958                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  63166036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63166813000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  63166036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63166813000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.707901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707903                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.707901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.707903                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst       111000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89097.886878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89098.103132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst       111000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89097.886878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89098.103132                       # average overall mshr miss latency
system.l2.replacements                         709007                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513973                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513973                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513973                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        44973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       439600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              439600                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43982601500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43982601500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.907190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100051.413785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100051.413785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       439600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         439600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  39586601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39586601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.907190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90051.413785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90051.413785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       847000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       847000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       121000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       121000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst       111000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       111000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       247559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            247559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       269351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          269351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  26272954500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26272954500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.521079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.521079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97541.700235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97541.700235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       269351                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       269351                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  23579434500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23579434500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.521079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.521079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87541.663109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87541.663109                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     2026825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    713103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.842261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.231556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.022718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4095.745726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16732775                       # Number of tag accesses
system.l2.tags.data_accesses                 16732775                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67123832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     45372864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45373312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29152256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29152256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       708951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              708958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       455504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             455504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    675957589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             675964264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      434305595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            434305595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      434305595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    675957589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1110269858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    455450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    708274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000501313250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28352                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28352                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1789077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             427476                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      708958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     455504                       # Number of write requests accepted
system.mem_ctrls.readBursts                    708958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   455504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    677                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20500573750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3541405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             33780842500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28944.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47694.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    99753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86938                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                708958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               455504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  527445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  107906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       977034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.233597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.606947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    55.372354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       865071     88.54%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       100408     10.28%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3787      0.39%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2840      0.29%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2134      0.22%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1230      0.13%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          625      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          345      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          594      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       977034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.977215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.802882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.563116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27346     96.45%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            51      0.18%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      0.05%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.05%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           65      0.23%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          111      0.39%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          177      0.62%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          189      0.67%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          157      0.55%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          113      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           50      0.18%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           30      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           15      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            8      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28352                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.063876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.059742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.382103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27489     96.96%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              166      0.59%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      1.65%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              211      0.74%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28352                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45329984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29148352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45373312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29152256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       675.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       434.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    675.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67123557000                       # Total gap between requests
system.mem_ctrls.avgGap                      57643.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     45329536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29148352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6674.231540637970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 675312095.744831085205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 434247433.651825547218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       708951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       455504                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       489500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  33780353000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1656407173500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     69928.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47648.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3636427.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3440401860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1828616955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2493173760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1170840780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5298811440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28383481170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1873672800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44488998765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.789908                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4630134000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2241460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60252238500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3535613760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1879227075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2563952580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1206571680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5298811440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28421688270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1841498400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44747363205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.638980                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4544592750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2241460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60337779750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    75266167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14711531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14711540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14711531                       # number of overall hits
system.cpu.icache.overall_hits::total        14711540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             99                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            99                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7663500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7663500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7663500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7663500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14711628                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14711639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14711628                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14711639                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79005.154639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79005.154639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77409.090909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4881500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4881500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85640.350877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85640.350877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85640.350877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85640.350877                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14711531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14711540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14711628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14711639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79005.154639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77409.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85640.350877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85640.350877                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004600                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14711599                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          249349.135593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29423337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29423337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12104338                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12104338                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12104338                       # number of overall hits
system.cpu.dcache.overall_hits::total        12104338                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1574512                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1574514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1574512                       # number of overall misses
system.cpu.dcache.overall_misses::total       1574514                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  96305533497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  96305533497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  96305533497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  96305533497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13678850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13678852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13678850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13678852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.115106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.115106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61165.322015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61165.244321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61165.322015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61165.244321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9671343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            279508                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.601310                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       531558                       # number of writebacks
system.cpu.dcache.writebacks::total            531558                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       275393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       275393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       275393                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       275393                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  84509051497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84509051497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  84509051497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84509051497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65051.047284                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65051.047284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65051.047284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65051.047284                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298097                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10103744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10103744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1089377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1089379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50411605500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50411605500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11193121                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11193123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.097326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46275.628639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46275.543681                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       275386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       275386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813991                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813991                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  39100423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39100423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48035.448795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48035.448795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45893927997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45893927997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94600.323615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94600.323615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  45408628497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45408628497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93601.335105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93601.335105                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926114869459500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.083177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13403459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.317329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.083177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28656825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28656825                       # Number of data accesses

---------- End Simulation Statistics   ----------
