{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602888083905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602888083906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 19:41:23 2020 " "Processing started: Fri Oct 16 19:41:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602888083906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1602888083906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_relogio -c projeto_relogio --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_relogio -c projeto_relogio --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1602888083906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1602888084978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1602888084978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888098987 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888098987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888098987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888098995 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888098995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888098995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099002 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099010 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099018 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099028 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099044 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "UnidadeControle.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/UnidadeControle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099052 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_relogio-arch_name " "Found design unit 1: projeto_relogio-arch_name" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099061 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_relogio " "Found entity 1: projeto_relogio" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099068 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCHAVES-comportamento " "Found design unit 1: interfaceCHAVES-comportamento" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceCHAVES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099075 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCHAVES " "Found entity 1: interfaceCHAVES" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceCHAVES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099083 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBotao-comportamento " "Found design unit 1: interfaceBotao-comportamento" {  } { { "interfaceBotao.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceBotao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099090 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBotao " "Found entity 1: interfaceBotao" {  } { { "interfaceBotao.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceBotao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602888099090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602888099090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_relogio " "Elaborating entity \"projeto_relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1602888099212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaBtempo_Limpa projeto_relogio.vhd(27) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(27): object \"habilitaBtempo_Limpa\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaBtempo_Hab projeto_relogio.vhd(28) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(28): object \"habilitaBtempo_Hab\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaBotao projeto_relogio.vhd(30) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(30): object \"habilitaBotao\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaDisp_u_h projeto_relogio.vhd(34) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(34): object \"habilitaDisp_u_h\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaDisp_d_h projeto_relogio.vhd(35) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(35): object \"habilitaDisp_d_h\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaDisp_d_m projeto_relogio.vhd(36) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(36): object \"habilitaDisp_d_m\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaDisp_u_m projeto_relogio.vhd(37) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(37): object \"habilitaDisp_u_m\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaDisp_d_s projeto_relogio.vhd(38) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(38): object \"habilitaDisp_d_s\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099215 "|projeto_relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "processador_in_end projeto_relogio.vhd(45) " "Verilog HDL or VHDL warning at projeto_relogio.vhd(45): object \"processador_in_end\" assigned a value but never read" {  } { { "projeto_relogio.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099216 "|projeto_relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "projeto_relogio.vhd" "processador" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099238 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "barramentoEnd processador.vhd(15) " "VHDL Signal Declaration warning at processador.vhd(15): used implicit default value for signal \"barramentoEnd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1602888099239 "|projeto_relogio|processador:processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagUC processador.vhd(26) " "Verilog HDL or VHDL warning at processador.vhd(26): object \"flagUC\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099240 "|projeto_relogio|processador:processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selMuxProxPC_flag processador.vhd(27) " "Verilog HDL or VHDL warning at processador.vhd(27): object \"selMuxProxPC_flag\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602888099240 "|projeto_relogio|processador:processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "operacao processador.vhd(28) " "VHDL Signal Declaration warning at processador.vhd(28): used implicit default value for signal \"operacao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1602888099240 "|projeto_relogio|processador:processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaFlipFlop processador.vhd(29) " "VHDL Signal Declaration warning at processador.vhd(29): used implicit default value for signal \"saidaFlipFlop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1602888099240 "|projeto_relogio|processador:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:processador\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:processador\|memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:incremento1 " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:incremento1\"" {  } { { "processador.vhd" "incremento1" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:MUX_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:MUX_PC\"" {  } { { "processador.vhd" "MUX_PC" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:processador\|bancoRegistradoresArqRegMem:bancoRegistrador " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:processador\|bancoRegistradoresArqRegMem:bancoRegistrador\"" {  } { { "processador.vhd" "bancoRegistrador" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:muxULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:muxULA\"" {  } { { "processador.vhd" "muxULA" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|ULA:ULA\"" {  } { { "processador.vhd" "ULA" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico processador:processador\|flipflopGenerico:flipFLop " "Elaborating entity \"flipflopGenerico\" for hierarchy \"processador:processador\|flipflopGenerico:flipFLop\"" {  } { { "processador.vhd" "flipFLop" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle processador:processador\|UnidadeControle:unidadeControle " "Elaborating entity \"UnidadeControle\" for hierarchy \"processador:processador\|UnidadeControle:unidadeControle\"" {  } { { "processador.vhd" "unidadeControle" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceCHAVES interfaceCHAVES:interfaceSW " "Elaborating entity \"interfaceCHAVES\" for hierarchy \"interfaceCHAVES:interfaceSW\"" {  } { { "projeto_relogio.vhd" "interfaceSW" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:regDSP " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:regDSP\"" {  } { { "projeto_relogio.vhd" "regDSP" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DSP0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DSP0\"" {  } { { "projeto_relogio.vhd" "DSP0" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificadorRelogio " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificadorRelogio\"" {  } { { "projeto_relogio.vhd" "decodificadorRelogio" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602888099324 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(48) " "VHDL warning at decodificador.vhd(48): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 48 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099325 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(49) " "VHDL warning at decodificador.vhd(49): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 49 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099325 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(52) " "VHDL warning at decodificador.vhd(52): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 52 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(53) " "VHDL warning at decodificador.vhd(53): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 53 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(54) " "VHDL warning at decodificador.vhd(54): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 54 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(55) " "VHDL warning at decodificador.vhd(55): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 55 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(56) " "VHDL warning at decodificador.vhd(56): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 56 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(57) " "VHDL warning at decodificador.vhd(57): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 57 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(59) " "VHDL warning at decodificador.vhd(59): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 59 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decodificador.vhd(60) " "VHDL warning at decodificador.vhd(60): comparison between unequal length operands always returns FALSE" {  } { { "decodificador.vhd" "" { Text "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd" 60 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1602888099326 "|projeto_relogio|decodificador:decodificadorRelogio"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602888099557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 19:41:39 2020 " "Processing ended: Fri Oct 16 19:41:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602888099557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602888099557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602888099557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602888099557 ""}
