\doxysection{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Directory\+Cntlr Class Reference}
\label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr}\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}


{\ttfamily \#include $<$dram\+\_\+directory\+\_\+cntlr.\+h$>$}



Collaboration diagram for Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Directory\+Cntlr\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Directory\+Cntlr} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Memory\+Manager\+Base} $\ast$memory\+\_\+manager, \textbf{ Address\+Home\+Lookup} $\ast$dram\+\_\+controller\+\_\+home\+\_\+lookup, \textbf{ Nuca\+Cache} $\ast$nuca\+\_\+cache, \textbf{ UInt32} dram\+\_\+directory\+\_\+total\+\_\+entries, \textbf{ UInt32} dram\+\_\+directory\+\_\+associativity, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ UInt32} dram\+\_\+directory\+\_\+max\+\_\+num\+\_\+sharers, \textbf{ UInt32} dram\+\_\+directory\+\_\+max\+\_\+hw\+\_\+sharers, String dram\+\_\+directory\+\_\+type\+\_\+str, \textbf{ Component\+Latency} dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
\textbf{ $\sim$\+Dram\+Directory\+Cntlr} ()
\item 
void \textbf{ handle\+Msg\+From\+L2\+Cache} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ handle\+Msg\+From\+DRAM} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
\textbf{ Dram\+Directory\+Cache} $\ast$ \textbf{ get\+Dram\+Directory\+Cache} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ UInt32} \textbf{ get\+Cache\+Block\+Size} ()
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ get\+Memory\+Manager} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
\textbf{ Directory\+Entry} $\ast$ \textbf{ process\+Directory\+Entry\+Allocation\+Req} (\textbf{ Shmem\+Req} $\ast$shmem\+\_\+req)
\item 
void \textbf{ process\+Nullify\+Req} (\textbf{ Shmem\+Req} $\ast$shmem\+\_\+req)
\item 
void \textbf{ process\+Next\+Req\+From\+L2\+Cache} (\textbf{ Int\+Ptr} address)
\item 
void \textbf{ process\+Ex\+Req\+From\+L2\+Cache} (\textbf{ Shmem\+Req} $\ast$shmem\+\_\+req, \textbf{ Byte} $\ast$cached\+\_\+data\+\_\+buf=NULL)
\item 
void \textbf{ process\+Sh\+Req\+From\+L2\+Cache} (\textbf{ Shmem\+Req} $\ast$shmem\+\_\+req, \textbf{ Byte} $\ast$cached\+\_\+data\+\_\+buf=NULL)
\item 
void \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache} (\textbf{ Shmem\+Msg\+::msg\+\_\+t} reply\+\_\+msg\+\_\+type, \textbf{ core\+\_\+id\+\_\+t} receiver, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$cached\+\_\+data\+\_\+buf, \textbf{ Shmem\+Msg} $\ast$orig\+\_\+shmem\+\_\+msg)
\item 
void \textbf{ process\+DRAMReply} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache} (\textbf{ Shmem\+Req} $\ast$shmem\+\_\+req, \textbf{ Byte} $\ast$cached\+\_\+data\+\_\+buf=NULL)
\item 
void \textbf{ process\+Inv\+Rep\+From\+L2\+Cache} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Flush\+Rep\+From\+L2\+Cache} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ process\+Wb\+Rep\+From\+L2\+Cache} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg)
\item 
void \textbf{ send\+Data\+To\+NUCA} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, bool count, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type)
\item 
void \textbf{ send\+Data\+To\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type)
\item 
void \textbf{ update\+Shmem\+Perf} (\textbf{ Shmem\+Req} $\ast$shmem\+\_\+req, \textbf{ Shmem\+Perf\+::shmem\+\_\+times\+\_\+type\+\_\+t} reason=\textbf{ Shmem\+Perf\+::\+UNKNOWN})
\item 
void \textbf{ update\+Shmem\+Perf} (\textbf{ Shmem\+Msg} $\ast$shmem\+\_\+msg, \textbf{ Shmem\+Perf\+::shmem\+\_\+times\+\_\+type\+\_\+t} reason=\textbf{ Shmem\+Perf\+::\+UNKNOWN})
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ m\+\_\+memory\+\_\+manager}
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}
\item 
\textbf{ Dram\+Directory\+Cache} $\ast$ \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}
\item 
\textbf{ Req\+Queue\+List} $\ast$ \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}
\item 
\textbf{ Nuca\+Cache} $\ast$ \textbf{ m\+\_\+nuca\+\_\+cache}
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
\textbf{ Shmem\+Perf} \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}
\item 
\textbf{ Coherency\+Protocol\+::type\+\_\+t} \textbf{ m\+\_\+protocol}
\item 
\textbf{ UInt64} \textbf{ evict} [\textbf{ Directory\+State\+::\+NUM\+\_\+\+DIRECTORY\+\_\+\+STATES}]
\item 
\textbf{ UInt64} \textbf{ forward}
\item 
\textbf{ UInt64} \textbf{ forward\+\_\+failed}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 18} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!DramDirectoryCntlr@{DramDirectoryCntlr}}
\index{DramDirectoryCntlr@{DramDirectoryCntlr}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{DramDirectoryCntlr()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_abfacff3a1c4f89034729a203073e07cc} 
Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::\+Dram\+Directory\+Cntlr (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Memory\+Manager\+Base} $\ast$}]{memory\+\_\+manager}{, }\item[{\textbf{ Address\+Home\+Lookup} $\ast$}]{dram\+\_\+controller\+\_\+home\+\_\+lookup}{, }\item[{\textbf{ Nuca\+Cache} $\ast$}]{nuca\+\_\+cache}{, }\item[{\textbf{ UInt32}}]{dram\+\_\+directory\+\_\+total\+\_\+entries}{, }\item[{\textbf{ UInt32}}]{dram\+\_\+directory\+\_\+associativity}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ UInt32}}]{dram\+\_\+directory\+\_\+max\+\_\+num\+\_\+sharers}{, }\item[{\textbf{ UInt32}}]{dram\+\_\+directory\+\_\+max\+\_\+hw\+\_\+sharers}{, }\item[{String}]{dram\+\_\+directory\+\_\+type\+\_\+str}{, }\item[{\textbf{ Component\+Latency}}]{dram\+\_\+directory\+\_\+cache\+\_\+access\+\_\+time}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 34} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+DState\+String()}, \textbf{ evict}, \textbf{ forward}, \textbf{ forward\+\_\+failed}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ m\+\_\+protocol}, \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}, \textbf{ Coherency\+Protocol\+::\+MESI}, \textbf{ Coherency\+Protocol\+::\+MESIF}, \textbf{ Coherency\+Protocol\+::\+MSI}, \textbf{ Directory\+State\+::\+NUM\+\_\+\+DIRECTORY\+\_\+\+STATES}, \textbf{ register\+Stats\+Metric()}, and \textbf{ Directory\+State\+::\+UNCACHED}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_abfacff3a1c4f89034729a203073e07cc_cgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!````~DramDirectoryCntlr@{$\sim$DramDirectoryCntlr}}
\index{````~DramDirectoryCntlr@{$\sim$DramDirectoryCntlr}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{$\sim$DramDirectoryCntlr()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a7f83b837b6af7201d5088728774b9995} 
Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::$\sim$\+Dram\+Directory\+Cntlr (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 96} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, and \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}.



\doxysubsection{Member Function Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!getCacheBlockSize@{getCacheBlockSize}}
\index{getCacheBlockSize@{getCacheBlockSize}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{getCacheBlockSize()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a9327277ffb8aee29765746773a3be0b8} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::get\+Cache\+Block\+Size (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 40} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}.



Referenced by \textbf{ process\+DRAMReply()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ send\+Data\+To\+Dram()}, and \textbf{ send\+Data\+To\+NUCA()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a9327277ffb8aee29765746773a3be0b8_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!getDramDirectoryCache@{getDramDirectoryCache}}
\index{getDramDirectoryCache@{getDramDirectoryCache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{getDramDirectoryCache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a0034e438488f973740b83d115da9b73a} 
\textbf{ Dram\+Directory\+Cache} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::get\+Dram\+Directory\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 89} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Dram\+Directory\+Cache()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a0034e438488f973740b83d115da9b73a_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!getMemoryManager@{getMemoryManager}}
\index{getMemoryManager@{getMemoryManager}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{getMemoryManager()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a19e3268e788297a32a12b7d08d47d56f} 
\textbf{ Memory\+Manager\+Base} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::get\+Memory\+Manager (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 41} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+memory\+\_\+manager}.



Referenced by \textbf{ process\+DRAMReply()}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Nullify\+Req()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ send\+Data\+To\+Dram()}, and \textbf{ send\+Data\+To\+NUCA()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a19e3268e788297a32a12b7d08d47d56f_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!getShmemPerfModel@{getShmemPerfModel}}
\index{getShmemPerfModel@{getShmemPerfModel}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{getShmemPerfModel()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_abedf6802ede630c060cd73f8c172240d} 
\textbf{ Shmem\+Perf\+Model} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::get\+Shmem\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ process\+DRAMReply()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, \textbf{ process\+Wb\+Rep\+From\+L2\+Cache()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ send\+Data\+To\+NUCA()}, and \textbf{ update\+Shmem\+Perf()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_abedf6802ede630c060cd73f8c172240d_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!handleMsgFromDRAM@{handleMsgFromDRAM}}
\index{handleMsgFromDRAM@{handleMsgFromDRAM}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{handleMsgFromDRAM()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aff6986173c5cacb12ec739559b971792} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::handle\+Msg\+From\+DRAM (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 204} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+READ\+\_\+\+REP}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ MYLOG}, and \textbf{ process\+DRAMReply()}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::handle\+Msg\+From\+Network()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aff6986173c5cacb12ec739559b971792_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aff6986173c5cacb12ec739559b971792_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!handleMsgFromL2Cache@{handleMsgFromL2Cache}}
\index{handleMsgFromL2Cache@{handleMsgFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{handleMsgFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aeec5684eabf3e1b7c99e2273d19cd580} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::handle\+Msg\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 103} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::enqueue()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REP}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REP}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ MYLOG}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ process\+Wb\+Rep\+From\+L2\+Cache()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ update\+Shmem\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+WB\+\_\+\+REP}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::handle\+Msg\+From\+Network()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aeec5684eabf3e1b7c99e2273d19cd580_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aeec5684eabf3e1b7c99e2273d19cd580_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processDirectoryEntryAllocationReq@{processDirectoryEntryAllocationReq}}
\index{processDirectoryEntryAllocationReq@{processDirectoryEntryAllocationReq}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processDirectoryEntryAllocationReq()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a64d199583ab7df23fff755edb9bacd7e} 
\textbf{ Directory\+Entry} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Directory\+Entry\+Allocation\+Req (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Req} $\ast$}]{shmem\+\_\+req}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 265} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::enqueue()}, \textbf{ evict}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Replacement\+Candidates()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ MYLOG}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+NULLIFY\+\_\+\+REQ}, \textbf{ process\+Nullify\+Req()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::replace\+Directory\+Entry()}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, and \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}.



Referenced by \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, and \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a64d199583ab7df23fff755edb9bacd7e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a64d199583ab7df23fff755edb9bacd7e_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processDRAMReply@{processDRAMReply}}
\index{processDRAMReply@{processDRAMReply}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processDRAMReply()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_ab5913130b84195d80acdc3ea16b9335d} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+DRAMReply (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 731} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Hit\+Where\+::\+DRAM}, \textbf{ Hit\+Where\+::\+DRAM\+\_\+\+LOCAL}, \textbf{ Hit\+Where\+::\+DRAM\+\_\+\+REMOTE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REP}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REQ}, \textbf{ Directory\+State\+::\+EXCLUSIVE}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Block\+Type()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Where()}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ Directory\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, \textbf{ send\+Data\+To\+NUCA()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REP}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ update\+Shmem\+Perf()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}.



Referenced by \textbf{ handle\+Msg\+From\+DRAM()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_ab5913130b84195d80acdc3ea16b9335d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_ab5913130b84195d80acdc3ea16b9335d_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processExReqFromL2Cache@{processExReqFromL2Cache}}
\index{processExReqFromL2Cache@{processExReqFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processExReqFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a13062717831bf43dbb81a08849281336} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Ex\+Req\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Req} $\ast$}]{shmem\+\_\+req}{, }\item[{\textbf{ Byte} $\ast$}]{cached\+\_\+data\+\_\+buf}{ = {\ttfamily NULL}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 405} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Directory\+Entry\+::add\+Sharer()}, \textbf{ Memory\+Manager\+Base\+::broadcast\+Msg()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REP}, \textbf{ Directory\+State\+::\+EXCLUSIVE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Block\+Type()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Max\+Hw\+Sharers()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Directory\+Entry\+::get\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Directory\+Entry\+::get\+Sharers\+List()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REQ}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ Directory\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Directory\+Block\+Info\+::set\+DState()}, \textbf{ Directory\+Entry\+::set\+Owner()}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ Directory\+State\+::\+UNCACHED}, \textbf{ Hit\+Where\+::\+UNKNOWN}, and \textbf{ update\+Shmem\+Perf()}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, and \textbf{ process\+Next\+Req\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a13062717831bf43dbb81a08849281336_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a13062717831bf43dbb81a08849281336_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processFlushRepFromL2Cache@{processFlushRepFromL2Cache}}
\index{processFlushRepFromL2Cache@{processFlushRepFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processFlushRepFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a41be38301b0ba3b042429a400637c931} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Flush\+Rep\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1092} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REQ}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Directory\+Entry\+::get\+Num\+Sharers()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Time()}, \textbf{ Directory\+Entry\+::has\+Sharer()}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ MYLOG}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Nullify\+Req()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ Directory\+Entry\+::remove\+Sharer()}, \textbf{ send\+Data\+To\+Dram()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::set\+Data\+Buf()}, \textbf{ Directory\+Block\+Info\+::set\+DState()}, \textbf{ Directory\+Entry\+::set\+Forwarder()}, \textbf{ Directory\+Entry\+::set\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ Directory\+State\+::\+UNCACHED}, \textbf{ Shmem\+Perf\+Model\+::update\+Elapsed\+Time()}, \textbf{ update\+Shmem\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::update\+Time()}, \textbf{ Shmem\+Perf\+::update\+Time()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a41be38301b0ba3b042429a400637c931_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a41be38301b0ba3b042429a400637c931_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processInvRepFromL2Cache@{processInvRepFromL2Cache}}
\index{processInvRepFromL2Cache@{processInvRepFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processInvRepFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a301f3a2910442a6286c918f234dd441d} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Inv\+Rep\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 809} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REQ}, \textbf{ Directory\+State\+::\+EXCLUSIVE}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ Directory\+Entry\+::get\+Forwarder()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Forwarding\+From()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Directory\+Entry\+::get\+Num\+Sharers()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Wait\+For\+Data()}, \textbf{ Directory\+Entry\+::has\+Sharer()}, \textbf{ Shmem\+Perf\+::\+INV\+\_\+\+IMBALANCE}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::is\+Forwarding()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ MYLOG}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Nullify\+Req()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ Directory\+Entry\+::remove\+Sharer()}, \textbf{ Directory\+Block\+Info\+::set\+DState()}, \textbf{ Directory\+Entry\+::set\+Forwarder()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, \textbf{ Directory\+State\+::\+UNCACHED}, \textbf{ Shmem\+Perf\+Model\+::update\+Elapsed\+Time()}, \textbf{ update\+Shmem\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::update\+Time()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a301f3a2910442a6286c918f234dd441d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a301f3a2910442a6286c918f234dd441d_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processNextReqFromL2Cache@{processNextReqFromL2Cache}}
\index{processNextReqFromL2Cache@{processNextReqFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processNextReqFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_afb48c62407dcfd364f6d37d97741669f} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Next\+Req\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 223} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::dequeue()}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::empty()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REQ}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Time()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ MYLOG}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}.



Referenced by \textbf{ process\+DRAMReply()}, \textbf{ process\+Nullify\+Req()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, and \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_afb48c62407dcfd364f6d37d97741669f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_afb48c62407dcfd364f6d37d97741669f_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processNullifyReq@{processNullifyReq}}
\index{processNullifyReq@{processNullifyReq}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processNullifyReq()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa4028a9b9d0594eeec8b94831c50b6bd} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Nullify\+Req (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Req} $\ast$}]{shmem\+\_\+req}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 319} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Memory\+Manager\+Base\+::broadcast\+Msg()}, \textbf{ Directory\+State\+::\+EXCLUSIVE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Block\+Type()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Directory\+Entry\+::get\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Directory\+Entry\+::get\+Sharers\+List()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::invalidate\+Directory\+Entry()}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ Directory\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Directory\+State\+::\+UNCACHED}, and \textbf{ Hit\+Where\+::\+UNKNOWN}.



Referenced by \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, and \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa4028a9b9d0594eeec8b94831c50b6bd_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa4028a9b9d0594eeec8b94831c50b6bd_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processShReqFromL2Cache@{processShReqFromL2Cache}}
\index{processShReqFromL2Cache@{processShReqFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processShReqFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a27941250f107c2ea2c35ad642f8d0ec1} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Sh\+Req\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Req} $\ast$}]{shmem\+\_\+req}{, }\item[{\textbf{ Byte} $\ast$}]{cached\+\_\+data\+\_\+buf}{ = {\ttfamily NULL}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 499} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Directory\+Entry\+::add\+Sharer()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REP}, \textbf{ Directory\+State\+::\+EXCLUSIVE}, \textbf{ forward}, \textbf{ forward\+\_\+failed}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Block\+Type()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Max\+Hw\+Sharers()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Directory\+Entry\+::get\+One\+Sharer()}, \textbf{ Directory\+Entry\+::get\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ Directory\+Entry\+::has\+Sharer()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REQ}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+protocol}, \textbf{ Directory\+State\+::\+MODIFIED}, \textbf{ Coherency\+Protocol\+::\+MSI}, \textbf{ MYLOG}, \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Directory\+Block\+Info\+::set\+DState()}, \textbf{ Directory\+Entry\+::set\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REP}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ Directory\+State\+::\+UNCACHED}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ update\+Shmem\+Perf()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+WB\+\_\+\+REQ}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, and \textbf{ process\+Wb\+Rep\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a27941250f107c2ea2c35ad642f8d0ec1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a27941250f107c2ea2c35ad642f8d0ec1_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processUpgradeReqFromL2Cache@{processUpgradeReqFromL2Cache}}
\index{processUpgradeReqFromL2Cache@{processUpgradeReqFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processUpgradeReqFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa45649f9e94fca884e8a1c98815fefe3} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Upgrade\+Req\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Req} $\ast$}]{shmem\+\_\+req}{, }\item[{\textbf{ Byte} $\ast$}]{cached\+\_\+data\+\_\+buf}{ = {\ttfamily NULL}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 916} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Directory\+Entry\+::add\+Sharer()}, \textbf{ Memory\+Manager\+Base\+::broadcast\+Msg()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+EX\+\_\+\+REP}, \textbf{ Directory\+State\+::\+EXCLUSIVE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+FLUSH\+\_\+\+REQ}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Max\+Hw\+Sharers()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Directory\+Entry\+::get\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Requester()}, \textbf{ Directory\+Entry\+::get\+Sharers\+List()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ Directory\+Entry\+::has\+Sharer()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+INV\+\_\+\+REQ}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ Directory\+State\+::\+MODIFIED}, \textbf{ MYLOG}, \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Directory\+Block\+Info\+::set\+DState()}, \textbf{ Directory\+Entry\+::set\+Owner()}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ Directory\+State\+::\+UNCACHED}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ update\+Shmem\+Perf()}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REP}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, and \textbf{ process\+Next\+Req\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa45649f9e94fca884e8a1c98815fefe3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa45649f9e94fca884e8a1c98815fefe3_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!processWbRepFromL2Cache@{processWbRepFromL2Cache}}
\index{processWbRepFromL2Cache@{processWbRepFromL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{processWbRepFromL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_af740b4412ca88493dfc23a98addf52d8} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::process\+Wb\+Rep\+From\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{sender}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1183} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Time()}, \textbf{ Directory\+Entry\+::has\+Sharer()}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ MYLOG}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ Directory\+Block\+Info\+::set\+DState()}, \textbf{ Directory\+Entry\+::set\+Owner()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+SH\+\_\+\+REQ}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, \textbf{ Shmem\+Perf\+::\+TD\+\_\+\+ACCESS}, \textbf{ Shmem\+Perf\+Model\+::update\+Elapsed\+Time()}, \textbf{ update\+Shmem\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::update\+Time()}, and \textbf{ Shmem\+Perf\+::update\+Time()}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_af740b4412ca88493dfc23a98addf52d8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_af740b4412ca88493dfc23a98addf52d8_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!retrieveDataAndSendToL2Cache@{retrieveDataAndSendToL2Cache}}
\index{retrieveDataAndSendToL2Cache@{retrieveDataAndSendToL2Cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{retrieveDataAndSendToL2Cache()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a67d440db25a14cd1acee73df63f0923c} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::retrieve\+Data\+And\+Send\+To\+L2\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Msg\+::msg\+\_\+t}}]{reply\+\_\+msg\+\_\+type}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{receiver}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Byte} $\ast$}]{cached\+\_\+data\+\_\+buf}{, }\item[{\textbf{ Shmem\+Msg} $\ast$}]{orig\+\_\+shmem\+\_\+msg}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 619} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Hit\+Where\+::\+CACHE\+\_\+\+REMOTE}, \textbf{ Mem\+Component\+::\+DRAM}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+READ\+\_\+\+REQ}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::front()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Block\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Block\+Type()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Directory\+Entry\+::get\+Directory\+Block\+Info()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache\+::get\+Directory\+Entry()}, \textbf{ Directory\+Block\+Info\+::get\+DState()}, \textbf{ Directory\+Entry\+::get\+Forwarder()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Forwarding\+From()}, \textbf{ Address\+Home\+Lookup\+::get\+Home()}, \textbf{ get\+Memory\+Manager()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Shmem\+Perf\+Model\+::incr\+Elapsed\+Time()}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ m\+\_\+protocol}, \textbf{ Coherency\+Protocol\+::\+MESIF}, \textbf{ Hit\+Where\+::\+MISS}, \textbf{ MYLOG}, \textbf{ Hit\+Where\+::\+NUCA\+\_\+\+CACHE}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, \textbf{ Nuca\+Cache\+::read()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Directory\+Entry\+::set\+Forwarder()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::set\+Forwarding\+From()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::set\+Wait\+For\+Data()}, \textbf{ Directory\+State\+::\+SHARED}, \textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$\+::size()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+UPGRADE\+\_\+\+REQ}, and \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+WB\+\_\+\+REQ}.



Referenced by \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, and \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a67d440db25a14cd1acee73df63f0923c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a67d440db25a14cd1acee73df63f0923c_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!sendDataToDram@{sendDataToDram}}
\index{sendDataToDram@{sendDataToDram}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{sendDataToDram()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a92217d47d60ccc0eceed17a36b0fcd0d} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::send\+Data\+To\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1261} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Mem\+Component\+::\+DRAM}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+WRITE\+\_\+\+REQ}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Address\+Home\+Lookup\+::get\+Home()}, \textbf{ get\+Memory\+Manager()}, \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ MYLOG}, \textbf{ send\+Data\+To\+NUCA()}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, and \textbf{ Hit\+Where\+::\+UNKNOWN}.



Referenced by \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a92217d47d60ccc0eceed17a36b0fcd0d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a92217d47d60ccc0eceed17a36b0fcd0d_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!sendDataToNUCA@{sendDataToNUCA}}
\index{sendDataToNUCA@{sendDataToNUCA}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{sendDataToNUCA()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a4b46910e7e28de8bd2d761556a373889} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::send\+Data\+To\+NUCA (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{bool}]{count}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 1226} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Mem\+Component\+::\+DRAM}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::\+DRAM\+\_\+\+WRITE\+\_\+\+REQ}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Address\+Home\+Lookup\+::get\+Home()}, \textbf{ get\+Memory\+Manager()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ MYLOG}, \textbf{ Memory\+Manager\+Base\+::send\+Msg()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Hit\+Where\+::\+UNKNOWN}, and \textbf{ Nuca\+Cache\+::write()}.



Referenced by \textbf{ process\+DRAMReply()}, and \textbf{ send\+Data\+To\+Dram()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a4b46910e7e28de8bd2d761556a373889_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a4b46910e7e28de8bd2d761556a373889_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!updateShmemPerf@{updateShmemPerf}}
\index{updateShmemPerf@{updateShmemPerf}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{updateShmemPerf()\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a49ee5248ae56d8b902588852c006b95e} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::update\+Shmem\+Perf (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Msg} $\ast$}]{shmem\+\_\+msg}{, }\item[{\textbf{ Shmem\+Perf\+::shmem\+\_\+times\+\_\+type\+\_\+t}}]{reason}{ = {\ttfamily \textbf{ Shmem\+Perf\+::\+UNKNOWN}}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 66} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ get\+Shmem\+Perf\+Model()}, and \textbf{ Shmem\+Perf\+::update\+Time()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a49ee5248ae56d8b902588852c006b95e_cgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!updateShmemPerf@{updateShmemPerf}}
\index{updateShmemPerf@{updateShmemPerf}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{updateShmemPerf()\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a3453df9e55e9c4ab59669127296d0950} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::update\+Shmem\+Perf (\begin{DoxyParamCaption}\item[{\textbf{ Shmem\+Req} $\ast$}]{shmem\+\_\+req}{, }\item[{\textbf{ Shmem\+Perf\+::shmem\+\_\+times\+\_\+type\+\_\+t}}]{reason}{ = {\ttfamily \textbf{ Shmem\+Perf\+::\+UNKNOWN}}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line \textbf{ 62} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



References \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req\+::get\+Shmem\+Msg()}, and \textbf{ update\+Shmem\+Perf()}.



Referenced by \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+DRAMReply()}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ process\+Wb\+Rep\+From\+L2\+Cache()}, and \textbf{ update\+Shmem\+Perf()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a3453df9e55e9c4ab59669127296d0950_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a3453df9e55e9c4ab59669127296d0950_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!evict@{evict}}
\index{evict@{evict}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{evict}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a430e376b543333107a9ed07499ddf995} 
\textbf{ UInt64} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::evict[\textbf{ Directory\+State\+::\+NUM\+\_\+\+DIRECTORY\+\_\+\+STATES}]\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 37} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, and \textbf{ process\+Directory\+Entry\+Allocation\+Req()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!forward@{forward}}
\index{forward@{forward}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{forward}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a8963dfd8c62971ed4a57f06ccff3f511} 
\textbf{ UInt64} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::forward\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 38} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, and \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!forward\_failed@{forward\_failed}}
\index{forward\_failed@{forward\_failed}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{forward\_failed}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a61cca4466b9e1a8d87c513e09e654aa0} 
\textbf{ UInt64} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::forward\+\_\+failed\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 38} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, and \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_cache\_block\_size@{m\_cache\_block\_size}}
\index{m\_cache\_block\_size@{m\_cache\_block\_size}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_cache\_block\_size}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_adb754245464f44cd3e942a681ab9c82e} 
\textbf{ UInt32} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 30} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Cache\+Block\+Size()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_core\_id@{m\_core\_id}}
\index{m\_core\_id@{m\_core\_id}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_core\_id}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_acdd926d2ced94c55931558fddffc29ae} 
\textbf{ core\+\_\+id\+\_\+t} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+core\+\_\+id\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 29} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ send\+Data\+To\+NUCA()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_dram\_controller\_home\_lookup@{m\_dram\_controller\_home\_lookup}}
\index{m\_dram\_controller\_home\_lookup@{m\_dram\_controller\_home\_lookup}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_dram\_controller\_home\_lookup}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aa85d9aa2dadebdf85ff675887f7c7e61} 
\textbf{ Address\+Home\+Lookup}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 23} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ send\+Data\+To\+Dram()}, and \textbf{ send\+Data\+To\+NUCA()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_dram\_directory\_cache@{m\_dram\_directory\_cache}}
\index{m\_dram\_directory\_cache@{m\_dram\_directory\_cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_dram\_directory\_cache}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a92c4fe7a7fda751b1f5c1ace9452805b} 
\textbf{ Dram\+Directory\+Cache}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+dram\+\_\+directory\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, \textbf{ get\+Dram\+Directory\+Cache()}, \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ process\+DRAMReply()}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Nullify\+Req()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ process\+Wb\+Rep\+From\+L2\+Cache()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, and \textbf{ $\sim$\+Dram\+Directory\+Cntlr()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_dram\_directory\_req\_queue\_list@{m\_dram\_directory\_req\_queue\_list}}
\index{m\_dram\_directory\_req\_queue\_list@{m\_dram\_directory\_req\_queue\_list}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_dram\_directory\_req\_queue\_list}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_ad5a95e7448ace4e52d946494c4eef151} 
\textbf{ Req\+Queue\+List}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+dram\+\_\+directory\+\_\+req\+\_\+queue\+\_\+list\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, \textbf{ handle\+Msg\+From\+L2\+Cache()}, \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ process\+DRAMReply()}, \textbf{ process\+Flush\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Inv\+Rep\+From\+L2\+Cache()}, \textbf{ process\+Next\+Req\+From\+L2\+Cache()}, \textbf{ process\+Wb\+Rep\+From\+L2\+Cache()}, \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, and \textbf{ $\sim$\+Dram\+Directory\+Cntlr()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}}
\index{m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_dummy\_shmem\_perf}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_adeb77068c551d4c671a84a1ce0f3a76f} 
\textbf{ Shmem\+Perf} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+dummy\+\_\+shmem\+\_\+perf\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 33} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ process\+Directory\+Entry\+Allocation\+Req()}, \textbf{ process\+Ex\+Req\+From\+L2\+Cache()}, \textbf{ process\+Nullify\+Req()}, \textbf{ process\+Upgrade\+Req\+From\+L2\+Cache()}, \textbf{ send\+Data\+To\+Dram()}, and \textbf{ send\+Data\+To\+NUCA()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_memory\_manager@{m\_memory\_manager}}
\index{m\_memory\_manager@{m\_memory\_manager}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_memory\_manager}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aeca7c82c3f8ea7f648e915a392ce581c} 
\textbf{ Memory\+Manager\+Base}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+memory\+\_\+manager\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 22} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Memory\+Manager()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_nuca\_cache@{m\_nuca\_cache}}
\index{m\_nuca\_cache@{m\_nuca\_cache}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_nuca\_cache}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_af166fb59ad175fc6d6b20788b9d82123} 
\textbf{ Nuca\+Cache}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+nuca\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 27} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}, \textbf{ send\+Data\+To\+Dram()}, and \textbf{ send\+Data\+To\+NUCA()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_protocol@{m\_protocol}}
\index{m\_protocol@{m\_protocol}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_protocol}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_a838a0ec7efc11d9a61e92f399f9dbb3a} 
\textbf{ Coherency\+Protocol\+::type\+\_\+t} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+protocol\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 35} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, \textbf{ process\+Sh\+Req\+From\+L2\+Cache()}, and \textbf{ retrieve\+Data\+And\+Send\+To\+L2\+Cache()}.

\index{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}!m\_shmem\_perf\_model@{m\_shmem\_perf\_model}}
\index{m\_shmem\_perf\_model@{m\_shmem\_perf\_model}!PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr@{PrL1PrL2DramDirectoryMSI::DramDirectoryCntlr}}
\doxysubsubsection{m\_shmem\_perf\_model}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr_aedf074786112f1864ff98a7b69f40dd6} 
\textbf{ Shmem\+Perf\+Model}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::m\+\_\+shmem\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Directory\+Cntlr()}, and \textbf{ get\+Shmem\+Perf\+Model()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ dram\+\_\+directory\+\_\+cntlr.\+h}\item 
common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ dram\+\_\+directory\+\_\+cntlr.\+cc}\end{DoxyCompactItemize}
