
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032633                       # Number of seconds simulated
sim_ticks                                 32632503051                       # Number of ticks simulated
final_tick                               604135426170                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138822                       # Simulator instruction rate (inst/s)
host_op_rate                                   178930                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1312525                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907500                       # Number of bytes of host memory used
host_seconds                                 24862.39                       # Real time elapsed on the host
sim_insts                                  3451446043                       # Number of instructions simulated
sim_ops                                    4448626939                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1753856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1942912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1766656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5468544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1194240                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1194240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13702                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13802                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42723                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9330                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9330                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53745678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59539166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     54137925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167579667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             156899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36596641                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36596641                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36596641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53745678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59539166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     54137925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204176308                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78255404                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432079                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24861818                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800902                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14179043                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13680560                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042284                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56639                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158168908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432079                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722844                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32569143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845684                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3843669                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16521917                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76965314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44396171     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615032      2.10%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2964358      3.85%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763493      3.59%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559824      5.92%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4742565      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126981      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847492      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949398     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76965314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363324                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.021188                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34576067                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3714966                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519125                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125817                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029329                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093389                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176958724                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029329                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36030058                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1291671                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       422373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178252                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2013622                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172296918                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688128                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       814074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228744633                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784229153                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784229153                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79848461                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20367                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5394629                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26510456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95903                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1914502                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163098826                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137673714                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182067                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48928408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134292876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76965314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788776                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26604071     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14382547     18.69%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12522545     16.27%     69.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7675056      9.97%     79.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8026780     10.43%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4732376      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083675      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556253      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382011      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76965314                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540574     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174718     21.41%     87.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100832     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107986399     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085544      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23695721     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896129      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137673714                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.759287                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816124                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005928                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353310933                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212047515                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133180768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138489838                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338499                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7580385                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406740                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029329                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         702092                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59253                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163118688                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26510456                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760095                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020792                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135100592                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775720                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573122                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27552953                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418628                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4777233                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.726406                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133329720                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133180768                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832555                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199708717                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701873                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409760                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49507743                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805658                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69935985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624508                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32126135     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846453     21.23%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306218     11.88%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814145      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695034      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1122350      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3005410      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876005      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4144235      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69935985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4144235                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228911078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333273819                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1290090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782554                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782554                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.277867                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.277867                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624942123                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174561144                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182406870                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78255404                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28191316                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22911865                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1924296                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11883491                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10999047                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2977143                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81540                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28297090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156358261                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28191316                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13976190                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34393549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10332292                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5741584                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13861954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       829826                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76797317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42403768     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3022968      3.94%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2440300      3.18%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5937944      7.73%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1602475      2.09%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2073574      2.70%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1498265      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835723      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16982300     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76797317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360248                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998051                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29604123                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5570979                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33070800                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224062                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8327348                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4815448                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38032                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186950245                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        72584                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8327348                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31774512                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1241589                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1129077                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31072919                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3251867                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180324462                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29415                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1347751                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1180                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252521287                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841799461                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841799461                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154784482                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97736780                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36668                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20573                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8922222                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16812679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8544392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133527                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2897493                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170534246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135486299                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260785                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58900649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179858126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76797317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764206                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26572664     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16536474     21.53%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10910568     14.21%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8021422     10.44%     80.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6889154      8.97%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3577735      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3059715      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575838      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653747      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76797317                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793426     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161293     14.47%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160246     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112896620     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1928694      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14991      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13452886      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7193108      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135486299                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731335                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1114972                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349145671                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229470810                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132041631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136601271                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509732                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6626974                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2656                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          598                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2174579                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8327348                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         496359                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73321                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170569566                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16812679                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8544392                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20327                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          598                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1152993                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079442                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2232435                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133335559                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12618191                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2150739                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19625414                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18807739                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7007223                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703851                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132129847                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132041631                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86059043                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242949085                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687316                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354227                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90675914                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111356916                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59213345                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1929098                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68469969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26549402     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19004592     27.76%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7734071     11.30%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4340177      6.34%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3556929      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1446753      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1720804      2.51%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860582      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3256659      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68469969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90675914                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111356916                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16555510                       # Number of memory references committed
system.switch_cpus1.commit.loads             10185701                       # Number of loads committed
system.switch_cpus1.commit.membars              14992                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15999624                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100336452                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266777                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3256659                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235783571                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349473160                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1458087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90675914                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111356916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90675914                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863023                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863023                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158718                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158718                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599846530                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182528841                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172488155                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29984                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78255404                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28381081                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23283698                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1847005                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12137280                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11089588                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2889819                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79725                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29355635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156093401                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28381081                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13979407                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33528703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9915083                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6068051                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14361121                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       738788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76990591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.490943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43461888     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3336587      4.33%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2924408      3.80%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3152214      4.09%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2770300      3.60%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1438797      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          945757      1.23%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2497743      3.24%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16462897     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76990591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362672                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994666                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30870870                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5690893                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31901511                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       495116                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8032195                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4645244                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5982                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     185088707                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47226                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8032195                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32405734                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2517913                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       714744                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30833815                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2486185                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     178804378                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14754                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1541289                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       691930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           86                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    248237385                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    833918564                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    833918564                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154089312                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94147983                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        30600                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15940                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6642273                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17666631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9221220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       222653                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2893666                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168587142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        30587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135499779                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       261050                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     55890318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    170819007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1267                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76990591                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759952                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909319                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27304758     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16342380     21.23%     56.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10958458     14.23%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7012542      9.11%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6922393      8.99%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4065118      5.28%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3104086      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683669      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       597187      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76990591                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         990922     69.74%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            38      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        185731     13.07%     82.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       244245     17.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111381540     82.20%     82.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1848953      1.36%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14660      0.01%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14489456     10.69%     94.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7765170      5.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135499779                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.731507                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1420936                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010487                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349672135                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    224508994                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131701703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136920715                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240016                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6432482                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          965                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2095683                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8032195                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1800548                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       149654                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168617734                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       287940                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17666631                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9221220                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15927                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        108826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7268                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          965                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1133860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1031354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2165214                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133137261                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13618362                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2362518                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21162065                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18860872                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7543703                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.701317                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131836590                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131701703                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85901963                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239756274                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.682973                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358289                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     91641937                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112175600                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56445262                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1870277                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68958396                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626714                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172162                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27454196     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18727758     27.16%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7670178     11.12%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3931809      5.70%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3370845      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1671879      2.42%     91.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1827805      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       928954      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3374972      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68958396                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91641937                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112175600                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18359677                       # Number of memory references committed
system.switch_cpus2.commit.loads             11234140                       # Number of loads committed
system.switch_cpus2.commit.membars              14660                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16098290                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100924998                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2208241                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3374972                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           234204286                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          345281644                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1264813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           91641937                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112175600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     91641937                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.853926                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.853926                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.171062                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.171062                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       601327374                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      180557687                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      173715878                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29320                       # number of misc regfile writes
system.l2.replacements                          42724                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1377574                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75492                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.247947                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           458.446452                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.434776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5507.555222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.400866                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4942.950205                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.002167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5755.411251                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5229.578513                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4656.762775                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6191.457772                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013991                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.168077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.150847                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.175641                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.159594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.142113                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.188948                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35932                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        73749                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  160189                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43440                       # number of Writeback hits
system.l2.Writeback_hits::total                 43440                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35932                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        73749                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160189                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35932                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50508                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        73749                       # number of overall hits
system.l2.overall_hits::total                  160189                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13702                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15179                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13802                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42723                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13802                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42723                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13702                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15179                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13802                       # number of overall misses
system.l2.overall_misses::total                 42723                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       828603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    845175317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       761301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    895601552                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       699529                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    851724630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2594790932                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       828603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    845175317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       761301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    895601552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       699529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    851724630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2594790932                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       828603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    845175317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       761301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    895601552                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       699529                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    851724630                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2594790932                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        87551                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              202912                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43440                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43440                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49634                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        87551                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202912                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49634                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        87551                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202912                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.276061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.231081                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.157645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210549                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.276061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.157645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210549                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.276061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.157645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210549                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55240.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61682.624215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58561.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59002.671586                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 58294.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61710.232575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60735.222995                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55240.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61682.624215                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58561.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59002.671586                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 58294.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61710.232575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60735.222995                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55240.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61682.624215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58561.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59002.671586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 58294.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61710.232575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60735.222995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9330                       # number of writebacks
system.l2.writebacks::total                      9330                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13702                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42723                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42723                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42723                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       743978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    765751288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       687383                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    807744729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       631561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    772403519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2347962458                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       743978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    765751288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       687383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    807744729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       631561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    772403519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2347962458                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       743978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    765751288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       687383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    807744729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       631561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    772403519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2347962458                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.276061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.157645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210549                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.276061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.157645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.276061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.157645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210549                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49598.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55886.096044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52875.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53214.620792                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52630.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 55963.158890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54957.808628                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49598.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55886.096044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52875.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53214.620792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 52630.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 55963.158890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54957.808628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49598.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55886.096044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52875.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53214.620792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 52630.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 55963.158890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54957.808628                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991762                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554012                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875560.907749                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991762                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16521898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16521898                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16521898                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16521898                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16521898                       # number of overall hits
system.cpu0.icache.overall_hits::total       16521898                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1023654                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1023654                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1023654                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1023654                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1023654                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1023654                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16521917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16521917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16521917                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16521917                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16521917                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16521917                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53876.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53876.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53876.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53876.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53876.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53876.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       845890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       845890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       845890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       845890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       845890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       845890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56392.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56392.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49634                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246458125                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49890                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.030567                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.202539                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.797461                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675356                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008848                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008848                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008848                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008848                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158226                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158226                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158226                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158226                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158226                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7085855761                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7085855761                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7085855761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7085855761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7085855761                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7085855761                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20833582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20833582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25167074                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25167074                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25167074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25167074                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007595                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006287                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006287                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006287                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006287                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44783.131476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44783.131476                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44783.131476                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44783.131476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44783.131476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44783.131476                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10216                       # number of writebacks
system.cpu0.dcache.writebacks::total            10216                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108592                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108592                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108592                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108592                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49634                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49634                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49634                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1164571015                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1164571015                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1164571015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1164571015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1164571015                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1164571015                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23463.170710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23463.170710                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23463.170710                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23463.170710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23463.170710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23463.170710                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996883                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100835350                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219426.108871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996883                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13861936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13861936                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13861936                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13861936                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13861936                       # number of overall hits
system.cpu1.icache.overall_hits::total       13861936                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1081584                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1081584                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1081584                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1081584                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1081584                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1081584                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13861954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13861954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13861954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13861954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13861954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13861954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        60088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        60088                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        60088                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        60088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        60088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        60088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       791745                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       791745                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       791745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       791745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       791745                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       791745                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60903.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60903.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60903.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60903.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60903.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60903.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65687                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192159503                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65943                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2914.024279                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106586                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893414                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9584017                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9584017                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6339827                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6339827                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19983                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15923844                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15923844                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15923844                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15923844                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140178                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140178                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140178                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140178                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140178                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140178                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4709818808                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4709818808                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4709818808                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4709818808                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4709818808                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4709818808                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9724195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9724195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6339827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6339827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16064022                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16064022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16064022                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16064022                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014415                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008726                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008726                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008726                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008726                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33598.844384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33598.844384                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33598.844384                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33598.844384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33598.844384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33598.844384                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17428                       # number of writebacks
system.cpu1.dcache.writebacks::total            17428                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74491                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74491                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74491                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74491                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74491                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65687                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65687                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65687                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65687                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1364852637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1364852637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1364852637                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1364852637                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1364852637                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1364852637                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004089                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004089                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004089                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004089                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20778.124088                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20778.124088                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20778.124088                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20778.124088                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20778.124088                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20778.124088                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               551.492329                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096531158                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1986469.489130                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.492329                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.018417                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883802                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14361107                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14361107                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14361107                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14361107                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14361107                       # number of overall hits
system.cpu2.icache.overall_hits::total       14361107                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       883981                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       883981                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       883981                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       883981                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       883981                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       883981                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14361121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14361121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14361121                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14361121                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14361121                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14361121                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63141.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63141.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63141.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63141.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63141.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63141.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       714209                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       714209                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       714209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       714209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       714209                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       714209                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59517.416667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59517.416667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59517.416667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59517.416667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59517.416667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59517.416667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 87550                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203465998                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 87806                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2317.222035                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.393403                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.606597                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10725398                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10725398                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7096086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7096086                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15348                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14660                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14660                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17821484                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17821484                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17821484                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17821484                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       325303                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       325303                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       325328                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        325328                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       325328                       # number of overall misses
system.cpu2.dcache.overall_misses::total       325328                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9690333159                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9690333159                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1477970                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1477970                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9691811129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9691811129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9691811129                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9691811129                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11050701                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11050701                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7096111                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7096111                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18146812                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18146812                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18146812                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18146812                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029437                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029437                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000004                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017928                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017928                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017928                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017928                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29788.637544                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29788.637544                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 59118.800000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59118.800000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29790.891436                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29790.891436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29790.891436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29790.891436                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15796                       # number of writebacks
system.cpu2.dcache.writebacks::total            15796                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       237752                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       237752                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           25                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       237777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       237777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       237777                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       237777                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        87551                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        87551                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        87551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        87551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        87551                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        87551                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1561133450                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1561133450                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1561133450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1561133450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1561133450                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1561133450                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007923                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007923                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004825                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004825                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004825                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004825                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17831.132140                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17831.132140                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17831.132140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17831.132140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17831.132140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17831.132140                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
