5 18 181 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (num1.vcd) 2 -o (num1.cdd) 2 -v (num1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 num1.v 9 30 1
1 a 1 11 7000b 1 0 15 0 16 17 0 ffff 0 0 0 0
1 b 2 12 7000b 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.$u0 "main.$u0" 0 num1.v 0 19 1
3 1 main.$u1 "main.$u1" 0 num1.v 0 28 1
