#include "svmvalidator.h"
#include "svmutils.h"
#include "sifteo.h"


unsigned SvmValidator::validBytes(void *block, unsigned lenInBytes)
{
    unsigned numValidBytes = 0;
    uint16_t *b = static_cast<uint16_t*>(block);

    uint16_t *end = b + lenInBytes;
    while (b < end) {
        uint16_t instr = *b++;
        if (Svm::instructionSize(instr) == Svm::InstrBits16) {
            if (!isValid16(instr))
                break;
            numValidBytes++;
        }
        else {
            uint16_t instrLow = *b++;
            if (!isValid32(instr << 16 | instrLow))
                break;
            numValidBytes += 2;
        }
    }
    LOG(("validation complete, valid: %d\n", numValidBytes));
    return numValidBytes;
}

bool SvmValidator::addressIsValid(uintptr_t address)
{
    return true;
}

/*
Allowed 16-bit instruction encodings:

  00xxxxxx xxxxxxxx     lsl, lsr, asr, add, sub, mov, cmp
  010000xx xxxxxxxx     and, eor, lsl, lsr, asr, adc, sbc, ror,
                        tst, rsb, cmp, cmn, orr, mul, bic, mvn

  10110010 xxxxxxxx     uxth, sxth, uxtb, sxtb
  10111111 00000000     nop
  11011111 xxxxxxxx     svc

  01001xxx xxxxxxxx     ldr r0-r7, [PC, #imm8]
  1001xxxx xxxxxxxx     ldr/str r0-r7, [SP, #imm8]
  10101xxx xxxxxxxx     add r0-r7, SP, #imm8

Near branches are allowed, assuming the target address is within the code
region of the same page, and the target is 32-bit aligned:

  1011x0x1 xxxxxxxx     cb(n)z
  1101xxxx xxxxxxxx     bcc
  11100xxx xxxxxxxx     b
*/
bool SvmValidator::isValid16(uint16_t instr)
{
    if ((instr & Svm::AluMask) == Svm::AluTest) {
        LOG(("arithmetic\n"));
        return true;
    }
    if ((instr & Svm::DataProcMask) == Svm::DataProcTest) {
        LOG(("data processing\n"));
        return true;
    }
    if ((instr & Svm::MiscMask) == Svm::MiscTest) {
        LOG(("miscellaneous\n"));
        return true;
    }
    if ((instr & Svm::SvcMask) == Svm::SvcTest) {
        LOG(("svc\n"));
        return true;
    }
    if ((instr & Svm::PcRelLdrMask) == Svm::PcRelLdrTest) {
        LOG(("pc relative ldr\n"));
        return true;
    }
    if ((instr & Svm::SpRelLdrStrMask) == Svm::SpRelLdrStrTest) {
        LOG(("sp relative ldr/str\n"));
        return true;
    }
    if ((instr & Svm::SpRelAddMask) == Svm::SpRelAddTest) {
        LOG(("sp relative add\n"));
        return true;
    }
    if ((instr & Svm::UncondBranchMask) == Svm::UncondBranchTest) {
        LOG(("unconditional branch\n"));
        // TODO: must validate target
        return true;
    }
    if ((instr & Svm::CompareBranchMask) == Svm::CompareBranchTest) {
        LOG(("compare and branch\n"));
        // TODO: must validate target
        return true;
    }
    if ((instr & Svm::CondBranchMask) == Svm::CondBranchTest) {
        LOG(("branchcc\n"));
        // TODO: must validate target
        return true;
    }
    if (instr == Svm::Nop) {
        // 10111111 00000000     nop
        LOG(("nop\n"));
        return true;
    }
    LOG(("*********************************** invalid 16bit instruction: 0x%x\n", instr));
    return false;
}

/*
Allowed 32-bit instruction encodings:

  11111000 11001001, 0xxxxxxx xxxxxxxx      str         r0-r7, [r9, #imm12]
  11111000 10x01001, 0xxxxxxx xxxxxxxx      str[bh]     r0-r7, [r9, #imm12]

  1111100x 10x1100x, 0xxxxxxx xxxxxxxx      ldr(s)[bh]  r0-r7, [r8-9, #imm12]
  11111000 1101100x, 0xxxxxxx xxxxxxxx      ldr         r0-r7, [r8-9, #imm12]

  11110x10 x100xxxx, 0xxx0xxx xxxxxxxx      mov[wt]     r0-r7, #imm16
    
  11111011 10x10xxx, 11110xxx 11110xxx      [su]div     r0-r7, r0-r7, r0-r7
*/
bool SvmValidator::isValid32(uint32_t instr)
{
    if ((instr & Svm::StrMask) == Svm::StrTest) {
        LOG(("32bit str\n"));
        return true;
    }
    if ((instr & Svm::StrBhMask) == Svm::StrBhTest) {
        LOG(("32bit str[bh]\n"));
        return true;
    }
    if ((instr & Svm::LdrBhMask) == Svm::LdrBhTest) {
        LOG(("32bit ldr(s)[bh]\n"));
        return true;
    }
    if ((instr & Svm::LdrMask) == Svm::LdrTest) {
        LOG(("32bit ldr(s)[bh]\n"));
        return true;
    }
    if ((instr & Svm::MovWtMask) == Svm::MovWtTest) {
        LOG(("32bit mov[wt]\n"));
        return true;
    }
    if ((instr & Svm::DivMask) == Svm::DivTest) {
        LOG(("32bit [su]div\n"));
        return true;
    }
    LOG(("----------------------- invalid 32-bit instruction: 0x%x\n", instr));
    return false;
}

