# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Fri Aug 25 08:34:40 2023 


#
# I/O constraints
#

set_io ADC_FD P6
set_io ADC_GPIO_0 P8
set_io ADC_GPIO_1 P5
set_io ADC_GPIO_2 N8
set_io ADC_GPIO_3 L5
set_io ADC_GPIO_4 N7
set_io ADC_LDO_PWR_GOOD K7
set_io ADC_PWDN K8
set_io ADC_PWR_RUN J5
set_io ADC_sclk J1
set_io ADC_sdio L8
set_io ADC_ss_n J6
set_io BOARD_PWR_RUN M6
set_io BTN_1 T4
set_io CLK_OUT_N F9
set_io CLK_OUT_P G9
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL25
set_io DBGport_9 AH22
set_io EXT_ADC_Reset_N J4
set_io EXT_HMC_Reset_N K2
set_io EXT_LMX1_Reset_N J15
set_io EXT_LMX2_Reset_N H2
set_io FTDI_BE[0] A8
set_io FTDI_BE[1] A7
set_io FTDI_BE[2] G11
set_io FTDI_BE[3] G12
set_io FTDI_CLK G4
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] F5
set_io FTDI_DATA[2] C1
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] E8
set_io FTDI_DATA[6] C2
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] D6
set_io FTDI_DATA[9] C8
set_io FTDI_DATA[10] E6
set_io FTDI_DATA[11] D8
set_io FTDI_DATA[12] H8
set_io FTDI_DATA[13] C4
set_io FTDI_DATA[14] H9
set_io FTDI_DATA[15] C3
set_io FTDI_DATA[16] H11
set_io FTDI_DATA[17] G7
set_io FTDI_DATA[18] J11
set_io FTDI_DATA[19] H7
set_io FTDI_DATA[20] A3
set_io FTDI_DATA[21] A4
set_io FTDI_DATA[22] A2
set_io FTDI_DATA[23] B4
set_io FTDI_DATA[24] A5
set_io FTDI_DATA[25] B5
set_io FTDI_DATA[26] B6
set_io FTDI_DATA[27] C6
set_io FTDI_DATA[28] B7
set_io FTDI_DATA[29] C7
set_io FTDI_DATA[30] F7
set_io FTDI_DATA[31] F8
set_io FTDI_GPIO_0 B9
set_io FTDI_GPIO_1 A9
set_io FTDI_RESET_N F10
set_io FTDI_nOE C11
set_io FTDI_nRD B11
set_io FTDI_nRXF E10
set_io FTDI_nTXE E11
set_io FTDI_nWR F13
set_io GPIO_0 J8
set_io GPIO_1 P9
set_io HMC_GPIO_0 K6
set_io HMC_GPIO_1 N6
set_io HMC_GPIO_2 K5
set_io HMC_GPIO_3 R8
set_io HMC_SYNC M7
set_io HMC_sclk K3
set_io HMC_sdio L7
set_io HMC_ss_n K1
set_io LDO_PWR_GOOD M5
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso K15
set_io LMX1_mosi H1
set_io LMX1_sclk E5
set_io LMX1_ss_n J3
set_io LMX2_miso H4
set_io LMX2_mosi H3
set_io LMX2_sclk G2
set_io LMX2_ss_n G1
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N E13
set_io SMPS_PWR_GOOD L4
set_io SYNCINB_N N1
set_io SYNCINB_P N2
set_io SYNC_IN_N R6
set_io SYNC_IN_P R5
set_io SYNC_OUT_1_N N3
set_io SYNC_OUT_1_P N4
set_io SYNC_OUT_2_N P3
set_io SYNC_OUT_2_P P4
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2_1_1_1 132 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 649 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 647 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 560 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[172] 273 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 335 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1007 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 438 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[20] 409 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 321 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[12] 50 19
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 490 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 281 52
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[10] 910 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 647 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 532 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc5 264 33
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_2 419 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[512] 268 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1299 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[9] 364 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1064 211
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 626 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 544 16
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 475 84
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29] 423 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 439 42
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1052 156
set_location Communication_Switch_0/state_reg_ns_a2_0_0[0] 466 84
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 443 60
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[14] 431 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 474 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[8] 492 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1 228 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[232] 60 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 417 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 268 61
set_location Controler_0/ADI_SPI_1/data_counter[15] 436 79
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[9] 1002 154
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[2] 337 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 290 52
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 547 64
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 391 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1503 270
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[463] 243 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1562 256
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 671 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 722 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 937 136
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 657 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[71] 116 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 703 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 571 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 980 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 728 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[27] 18 43
set_location Controler_0/ADI_SPI_0/addr_counter[19] 404 82
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 324 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 294 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 514 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 962 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[5] 337 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 985 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[26] 404 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 613 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[21] 382 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 649 102
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 239 46
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 392 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 817 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1404 210
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[1] 393 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_2_1_1_1 62 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1030 154
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[44] 192 33
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 448 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[1] 304 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc3 372 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1706 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 224 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1115 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_2_1_1_1 142 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1056 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[454] 229 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 710 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[15] 306 10
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 223 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 564 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 456 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 814 115
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[7] 389 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[150] 227 34
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 491 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1408 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 664 106
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 412 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 508 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 615 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 761 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[4] 63 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 702 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[93] 138 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1_2_RNICA424 287 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[137] 115 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1109 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 469 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 720 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 260 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[7] 496 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 272 49
set_location Controler_0/ADI_SPI_0/data_counter[12] 385 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[79] 94 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1509 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 605 109
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[3] 412 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout 997 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 417 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 436 76
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0 490 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[7] 393 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[29] 108 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1_0 177 9
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1036 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_2_1_1_1 126 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[10] 55 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[15] 275 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 537 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 254 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_2_1_1 24 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 666 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 833 109
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 238 46
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 216 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 835 109
set_location Controler_0/Reset_Controler_0/state_reg[1] 456 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_3 268 33
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_2 418 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1036 211
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 208 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 718 81
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[7] 415 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[11] 293 30
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 445 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[179] 122 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1_0 150 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 595 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 391 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1_RNIG1E82 170 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 1067 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[1] 492 75
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 408 106
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 691 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 625 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 646 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[41] 323 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[8] 345 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[26] 331 10
set_location UART_Protocol_1/mko_0/counter[20] 301 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_1_0 360 18
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 354 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[130] 275 10
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[4] 350 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 997 289
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 388 90
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1669 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 549 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 409 58
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[23] 442 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 872 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 999 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 535 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[15] 318 21
set_location Controler_0/gpio_controler_0/read_data_frame[0] 451 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 395 84
set_location Controler_0/ADI_SPI_0/data_counter[25] 398 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 230 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 558 79
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 449 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 610 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 834 109
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[14] 319 9
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 349 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_98 162 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[30] 559 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 699 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_129 172 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1_0 205 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_123 102 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 459 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[19] 607 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[56] 132 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 608 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 337 54
set_location UART_Protocol_1/mko_0/counter[9] 290 124
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 489 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 516 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 748 109
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 456 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[507] 277 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[154] 191 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 612 109
set_location Controler_0/gpio_controler_0/read_data_frame[13] 424 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[260] 144 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[137] 274 7
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 224 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1_0 233 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 659 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 478 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b6_BATJwN_4 150 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1 183 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2_1_1 201 9
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 601 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[86] 92 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_ac0_3 267 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 621 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 572 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 999 151
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 547 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 299 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 327 49
set_location UART_Protocol_1/mko_0/counter[24] 305 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[157] 125 43
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 223 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1542 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 993 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 256 192
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 473 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_2_1_1_1 119 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 192 42
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[7] 399 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1 48 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 646 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 546 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_0 331 24
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 435 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[364] 191 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 424 87
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1048 157
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 385 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[0] 563 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[146] 189 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_4 149 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 287 46
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQG531[14] 430 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 436 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 753 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 759 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 688 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 733 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[7] 379 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 282 55
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 685 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1_0 117 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 951 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 601 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[164] 203 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 664 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 722 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[109] 178 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 702 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1_RNIOG012 92 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[234] 66 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[2] 340 31
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 479 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2_1_1_1 264 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 410 99
set_location Controler_0/Command_Decoder_0/counter[28] 472 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 198 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[23] 35 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 654 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1_0_RNI6C9J2 73 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[10] 606 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv[31] 519 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 347 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1004 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv[31] 609 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 622 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr4 354 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 263 192
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 206 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 241 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 844 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1292 199
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[410] 116 19
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 364 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 742 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[22] 299 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 566 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 719 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 542 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL7 334 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[5] 34 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv_0[31] 608 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[66] 96 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 471 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[89] 129 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[19] 29 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[94] 112 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1_0 201 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[83] 81 42
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 440 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1118 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 546 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[179] 251 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1347 181
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 446 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1539 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1287 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2162 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 639 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 402 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 1157 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 340 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1 434 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1_RNIVATH2 62 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[114] 158 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1507 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[96] 138 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 461 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 441 33
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 472 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_i_0 378 18
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 450 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1168 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_1[4] 302 36
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNICHG01[28] 641 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_2_1_1_1 55 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[159] 184 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[100] 179 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 2076 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[190] 265 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 676 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 1260 103
set_location Controler_0/Command_Decoder_0/cmd_data_RNIEH4S2[14] 375 96
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 666 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 324 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1052 201
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[47] 316 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 398 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 639 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 778 171
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 621 58
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[7] 1075 109
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 211 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 488 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 605 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[3] 455 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 499 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_2_1_1_1 64 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 290 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1233 187
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 650 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[14] 364 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 534 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[43] 34 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1549 271
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 426 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 846 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 817 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1_RNIS1EC2 218 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[2] 562 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[47] 375 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1105 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 708 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 598 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 688 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH95 328 27
set_location Controler_0/ADI_SPI_0/addr_counter[10] 395 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1390 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[43] 299 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[11] 44 19
set_location Controler_0/REGISTERS_0/state_reg[4] 408 76
set_location UART_Protocol_0/mko_0/counter[19] 379 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1388 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 320 51
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 441 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[163] 199 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 726 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[140] 203 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1516 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 955 136
set_location Controler_0/ADI_SPI_0/data_counter[21] 394 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 355 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2_1_1_1 174 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 846 288
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b6_BATJwN_4 79 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 515 33
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 651 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 542 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[1] 338 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[169] 205 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1130 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1293 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 747 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 340 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1283 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 373 54
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[6] 405 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 440 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 723 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[80] 300 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1_0 250 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 286 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 373 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 719 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 525 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_1[0] 544 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 547 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[54] 43 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 644 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[21] 291 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 778 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[199] 71 22
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 362 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 599 91
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[5] 388 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[32] 130 34
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 442 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 359 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 540 82
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 455 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 685 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 534 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 491 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 409 85
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 964 160
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_0 402 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1071 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[75] 51 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[49] 40 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 472 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b6_BATJwN_4 129 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 253 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 806 139
set_location ident_coreinst/IICE_INST/mdiclink_reg[148] 220 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 804 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 492 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 671 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 610 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 1071 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[6] 390 25
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1062 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 722 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 435 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[14] 384 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1422 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b6_BATJwN_4 40 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 436 90
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE 1156 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[385] 86 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 341 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[38] 306 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[182] 168 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1868 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[19] 330 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 402 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[11] 430 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 641 99
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 528 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 504 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[155] 130 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_o3[2] 357 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIIDC7[0] 635 69
set_location Controler_0/gpio_controler_0/read_data_frame[5] 438 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 755 85
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[25] 299 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 624 102
set_location Controler_0/ADI_SPI_0/data_counter[15] 388 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 847 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[152] 189 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[36] 368 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 626 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 645 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[103] 282 7
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 401 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1_0 32 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 356 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1228 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 321 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1_0_RNIJU463 45 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1 268 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[49] 382 16
set_location ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2 373 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 402 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1128 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1058 261
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 288 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b6_BATJwN_4 428 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1285 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1095 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[132] 83 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[14] 39 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc2 273 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[136] 106 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 644 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1037 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b6_BATJwN_4 182 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 563 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 628 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 191 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 2154 264
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 639 87
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 428 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv[31] 566 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1200 180
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[26] 42 37
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 451 82
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 356 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 508 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1_0 31 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 286 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2_1_1 188 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1352 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8] 346 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[122] 77 16
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_5 378 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 754 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 487 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[6] 330 30
set_location Controler_0/ADI_SPI_0/addr_counter[9] 394 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 286 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 367 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 656 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 466 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 1261 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 344 43
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[15] 394 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 734 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 561 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 630 87
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 432 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 401 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[450] 235 34
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_3_RNI9G3O5 385 9
set_location Controler_0/Command_Decoder_0/decode_vector[8] 427 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[105] 218 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 528 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 682 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 644 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 367 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1 217 24
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1057 159
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 591 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 387 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 319 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1 34 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 554 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 462 34
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 363 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2_1_1_1 173 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[152] 179 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1537 100
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b11_nYByBFtg_XH_0_a2_2 367 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 634 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[151] 173 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 500 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_2_1_1 50 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid_RNIGSC11 646 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[159] 199 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte 550 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 636 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 607 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 620 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 883 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 504 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1 72 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[23] 373 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[14] 305 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 635 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 366 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 457 75
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[0] 624 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 699 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 555 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1067 210
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO 274 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[5] 252 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 522 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_10 237 27
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0_RNI3V143 426 6
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 322 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1 150 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7[6] 965 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 751 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_RNIV2QD3 286 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 819 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1132 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 487 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 678 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[138] 105 33
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 436 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 539 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 427 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 602 82
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[21] 408 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 654 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 678 72
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[4] 299 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 703 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 618 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1093 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[116] 212 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[162] 193 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[41] 298 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[1] 358 37
set_location Controler_0/Answer_Encoder_0/periph_data[7] 449 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[129] 274 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[109] 119 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 589 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 415 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2_1_1_1 87 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 612 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[19] 22 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 673 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[116] 162 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 710 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[1] 349 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 294 52
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_1 417 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 416 43
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 464 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[23] 386 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1_0 20 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 639 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1407 223
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 332 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4[139] 114 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 343 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[7] 325 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 468 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNI1C7V5[1] 228 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[1] 85 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[16] 429 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 628 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 687 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 707 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 696 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 966 144
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 320 73
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2_RNIOCS52 404 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1282 174
set_location Controler_0/ADI_SPI_0/addr_counter[31] 416 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2_1_1 130 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b6_BATJwN_4 243 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI05G01[22] 614 60
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 666 87
set_location Controler_0/ADI_SPI_1/addr_counter[8] 453 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_ofmZd_rGt[41] 194 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 681 91
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_5 407 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[80] 170 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1319 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 503 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 372 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1 32 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[12] 258 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[433] 234 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 653 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[10] 23 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[183] 221 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 612 79
set_location Controler_0/Command_Decoder_0/state_reg[9] 439 61
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 383 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 438 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 448 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[132] 119 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 702 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_11 79 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 744 85
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 425 84
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 421 90
set_location Controler_0/ADI_SPI_0/data_counter[11] 384 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 818 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2_1_1_1 115 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1_0_RNIBUHU2 62 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[27] 56 19
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 461 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 487 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc4 380 15
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1022 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[111] 121 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[3] 339 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[16] 349 51
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 423 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 855 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 616 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2303 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1560 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 815 139
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 680 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o2 640 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 264 55
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[38] 370 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_2S5I_vPL9_0 266 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv_0[31] 594 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b6_BATJwN_4 122 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1049 201
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[0] 378 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 398 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 240 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 504 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[18] 345 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1410 217
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[148] 178 36
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 387 100
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 357 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 686 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1 202 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 353 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 354 57
set_location Controler_0/Answer_Encoder_0/periph_data[6] 422 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2_1_1_1 145 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1_0 135 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 997 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 303 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 827 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 557 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[472] 254 25
set_location Controler_0/ADI_SPI_0/counter_3[3] 361 84
set_location Controler_0/Answer_Encoder_0/periph_data[8] 448 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_125 112 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1099 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 479 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[29] 297 19
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 668 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 246 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1_RNICEH82 249 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1457 180
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 399 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14] 310 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 307 51
set_location Communication_Switch_0/read_data_frame_1[0] 591 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[127] 95 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 341 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[69] 101 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 319 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0_RNIMRQM2 276 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 546 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 383 55
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 727 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1378 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 771 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1023 154
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[11] 269 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 342 48
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0 402 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 746 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 552 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[13] 46 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b6_BATJwN_4 184 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[123] 164 19
set_location Controler_0/Command_Decoder_0/counter[20] 464 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 463 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 721 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1 66 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 614 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 341 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 479 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[139] 153 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 540 75
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 334 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[25] 335 10
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_4_RNIAG3O5 386 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[81] 92 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[11] 59 22
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 450 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 679 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[23] 363 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 494 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_2_1_1 31 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[50] 287 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 262 201
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0 399 6
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 430 85
set_location Controler_0/gpio_controler_0/read_data_frame[2] 439 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 596 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1085 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 991 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 666 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 326 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1034 166
set_location Controler_0/ADI_SPI_0/counter_3[1] 360 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 489 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 625 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[19] 428 16
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[5] 594 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 760 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 991 156
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m15 374 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[37] 363 16
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 323 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[19] 304 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 624 64
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1059 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 967 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1_0_RNIVBLC2 77 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1331 256
set_location Controler_0/ADI_SPI_0/addr_counter[25] 410 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[13] 315 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[18] 309 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 433 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[230] 67 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 611 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 635 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 726 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 356 63
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[34] 348 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[137] 116 22
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 432 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[164] 243 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[85] 95 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[7] 599 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 259 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[180] 83 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[65] 47 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 592 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 854 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 647 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1405 210
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 263 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[334] 171 31
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 453 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1_0 120 36
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 478 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1530 235
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 504 72
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1055 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 385 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[121] 180 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 529 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[146] 239 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 832 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[173] 215 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req_d 329 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 668 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 597 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 286 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 440 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[156] 146 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[5] 359 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 635 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1044 159
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[42] 371 16
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[1] 384 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 667 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 351 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[17] 334 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1_0_RNINKSA2 234 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[149] 147 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 614 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[31] 317 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 550 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1097 174
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 396 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1381 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 325 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[97] 128 37
set_location UART_Protocol_0/mko_0/counter[18] 378 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 1131 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[10] 321 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1286 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 358 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 778 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b6_BATJwN_4 191 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 685 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[11] 21 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[128] 89 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 725 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 736 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 612 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[5] 264 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 567 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[180] 179 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 566 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 706 91
set_location Controler_0/Answer_Encoder_0/periph_data[3] 421 75
set_location ident_coreinst/FTDI_INST/mdiclink_reg[41] 401 10
set_location Controler_0/ADI_SPI_0/sclk_4 381 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1094 123
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv[31] 561 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 617 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2_1_1 134 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 673 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 407 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[142] 223 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 424 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[5] 381 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 2113 150
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[1] 344 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 575 18
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1064 160
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1073 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1_0 161 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 255 99
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 607 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_2_1_1_1 118 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[15] 275 25
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[24] 417 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 687 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 186 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 613 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_100 183 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1_0_RNIM5772 233 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[36] 363 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[153] 188 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[92] 136 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 452 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 749 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 369 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 646 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[1] 556 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[13] 315 22
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 377 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 529 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[30] 292 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 750 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 612 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b6_BATJwN_4 27 33
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 501 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 426 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 456 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 619 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[112] 210 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 547 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 553 81
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 522 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 505 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 669 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 757 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 459 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[124] 273 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1933 306
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 254 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[110] 286 10
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[15] 495 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 391 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 428 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1268 174
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 700 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[3] 300 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1 212 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 385 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[17] 568 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 994 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[113] 163 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1 112 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1410 223
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 998 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[140] 180 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[144] 246 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 377 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2_1_1_1 232 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0 281 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 312 55
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 475 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 442 76
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 448 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 704 84
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_RNIPS0D2 437 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 703 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 645 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 690 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 311 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 604 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0 286 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 991 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[4] 254 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[73] 66 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 607 109
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[117] 285 10
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 245 48
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[3] 303 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 972 156
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1 432 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 695 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 612 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 426 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 615 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[3] 308 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[189] 245 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[116] 128 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 995 157
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[84] 92 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1066 211
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[7] 17 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 782 141
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 360 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o 186 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[492] 247 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 673 78
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2 365 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 398 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[8] 421 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 251 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 788 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 679 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[313] 177 43
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 389 102
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[9] 429 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1231 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 535 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 692 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[2] 69 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1413 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1310 208
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[12] 338 9
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 492 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[42] 368 9
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 221 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 659 72
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[17] 274 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1527 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b6_BATJwN_4 214 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[38] 352 16
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_1 383 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2186 315
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 653 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 336 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 641 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 637 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1020 181
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 603 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1002 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1415 223
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 561 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 328 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[19] 337 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1 38 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[83] 173 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 642 73
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 374 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 507 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_2_1_1_1 46 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[25] 335 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[36] 358 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2_1_1_1 202 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1256 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[187] 191 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 305 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 699 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 348 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[130] 92 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1030 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 302 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 309 48
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 989 157
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[5] 557 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 595 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 672 84
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[4] 294 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[151] 262 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1303 208
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[218] 68 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 693 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 373 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[30] 14 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1349 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_118 207 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNI3PGK1 298 36
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1152 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 313 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 483 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r 621 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 989 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1525 342
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[17] 303 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[110] 82 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 388 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 422 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 369 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 474 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 571 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_2_1_1_1 56 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 596 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[43] 34 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_90 74 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 195 46
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 391 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 1107 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNISK2P 352 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 537 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1075 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 381 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 953 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[52] 42 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1_0_RNI5C752 171 45
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 352 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[1] 377 6
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 471 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[2] 304 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 552 79
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 676 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 218 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 537 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 719 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1413 211
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 806 138
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 494 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 364 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 537 91
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 629 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 391 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 539 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 600 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 958 157
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 722 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_d 269 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 804 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 553 79
set_location ident_coreinst/IICE_INST/mdiclink_reg[16] 271 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 613 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 701 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[66] 76 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[155] 263 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO_0 559 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1022 181
set_location Controler_0/ADI_SPI_1/counter[0] 372 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 655 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1371 171
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[13] 341 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_2_1_1_1 78 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[39] 303 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 457 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 462 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1288 192
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1 87 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 453 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 730 72
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 379 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 552 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 607 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1374 175
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_7 429 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1399 210
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 276 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 655 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[6] 68 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 609 31
set_location UART_Protocol_1/mko_0/counter[11] 292 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 719 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[73] 62 31
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 650 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 548 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[20] 394 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_o2 305 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 651 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1_0 82 21
set_location Controler_0/gpio_controler_0/state_reg[1] 428 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 636 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 384 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 275 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[152] 148 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 427 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 481 49
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1064 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 814 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[9] 81 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 404 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[177] 227 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b12_PSyi_KyDbLbb_0_sqmuxa 376 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[149] 232 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 539 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 530 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1_0_RNIRGLH2 271 18
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[4] 1117 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 494 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_97 92 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 729 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[6] 291 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 385 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[4] 415 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 305 46
set_location Controler_0/Command_Decoder_0/decode_vector[2] 423 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[48] 126 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1_0 140 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 850 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_2_1_1_1 130 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[28] 23 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 917 109
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 446 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 516 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1243 181
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 705 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1001 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 618 109
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 600 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 709 69
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1066 156
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[10] 340 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 718 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 686 105
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[27] 640 63
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_2 394 9
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 380 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 397 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 766 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1_0 233 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1416 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1_0_RNIKH5B3 30 33
set_location ident_coreinst/FTDI_INST/mdiclink_reg[18] 342 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[7] 31 16
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 386 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1239 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 297 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_6 398 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1146 271
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY 348 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 486 78
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 382 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 389 103
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 597 81
set_location Controler_0/gpio_controler_0/state_reg[5] 423 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 634 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 349 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 696 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 640 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 676 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[0] 261 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[30] 232 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 684 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 357 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 609 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[41] 25 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[159] 123 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 715 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 352 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 413 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 409 100
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 445 84
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 391 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 803 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[125] 245 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[3] 551 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0] 28 25
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[25] 379 34
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 439 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[353] 180 10
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 224 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1109 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[23] 395 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 677 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 593 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[74] 58 15
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 417 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1 250 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[54] 146 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 435 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 446 52
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 431 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[65] 105 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1037 111
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 703 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 613 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 570 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[1] 318 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 818 139
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 421 76
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 488 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 599 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1351 255
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 408 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 714 70
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1023 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 553 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[25] 47 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 378 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[105] 175 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1083 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 336 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 698 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1097 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 711 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 600 72
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 530 87
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2 402 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1 20 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 528 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 852 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1127 100
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1295 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 709 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m14_0 376 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 505 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 756 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_11 43 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 466 78
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 487 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 978 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 503 69
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1066 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 329 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[184] 319 19
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[15] 278 30
set_location ident_coreinst/IICE_INST/mdiclink_reg[131] 142 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[3] 317 31
set_location CFG0_GND_INST 384 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[258] 62 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 642 112
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 387 106
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 330 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1_0 121 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1545 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1284 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 705 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_2_1_1 26 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_0[13] 295 30
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_361_fast 391 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[189] 61 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 672 78
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1 425 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 403 45
set_location Controler_0/Answer_Encoder_0/periph_data[2] 427 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[305] 185 46
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[3] 377 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 544 87
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 418 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[13] 427 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2_1_1_1 168 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[13] 302 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1482 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 707 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1_RNIMMAN3 123 33
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 466 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[25] 333 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 606 108
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[110] 168 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 428 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 348 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 478 88
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1053 159
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[2] 343 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 843 97
set_location ident_coreinst/IICE_INST/mdiclink_reg[101] 76 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 638 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1250 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1129 124
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1 427 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[68] 100 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[27] 298 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[170] 32 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1393 208
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 504 76
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 217 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 465 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 309 54
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 400 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1_0_RNIGGDD2 223 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1288 108
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[23] 295 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 845 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1120 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 619 58
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 454 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 698 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1 254 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[5] 327 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1510 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1413 228
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2_1_1 166 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[76] 88 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 452 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[149] 190 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 589 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 639 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 474 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[183] 178 15
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 370 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[3] 383 6
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY 363 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1117 97
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 478 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 600 108
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[5] 331 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 1130 151
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[4] 360 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 691 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[3] 705 105
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_2 416 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 455 76
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 647 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 412 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1496 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 569 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[88] 152 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_2_1_1_1 74 27
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 662 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 954 262
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 559 79
set_location Controler_0/ADI_SPI_1/addr_counter[6] 451 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 530 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 500 82
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 534 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 339 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 459 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[5] 424 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 656 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[2] 15 16
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 425 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1293 108
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 531 82
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 544 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 706 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 606 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 871 136
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 435 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1314 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 558 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1003 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 613 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 279 55
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 439 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 600 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 479 315
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[65] 47 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 951 136
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[15] 422 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 506 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 906 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 605 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[442] 233 31
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_1 402 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 829 132
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 391 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1265 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 741 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 379 51
set_location Controler_0/ADI_SPI_1/divider_enable 375 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 460 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 770 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 636 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 346 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 342 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 536 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 361 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 715 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO_1 357 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 827 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 477 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 448 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1 285 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 625 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 658 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_1_0[2] 341 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[4] 320 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 331 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 272 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 726 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_i_a2 638 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 370 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 666 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[165] 133 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b6_BATJwN_4 67 36
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 396 102
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 452 84
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[3] 357 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[94] 95 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[0] 405 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 809 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1024 160
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_d_RNI5L431 273 30
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[7] 1000 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1054 202
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1060 156
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf 549 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 486 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 396 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 954 261
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[39] 26 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 982 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 663 109
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 316 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1409 211
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[10] 343 9
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[40] 360 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 809 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b6_BATJwN_4 79 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 508 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 370 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 658 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1772 184
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[31] 332 7
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 613 57
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1 415 9
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 465 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[5] 351 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[2] 94 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 405 60
set_location ident_coreinst/IICE_INST/mdiclink_reg[181] 41 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 570 87
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[46] 369 10
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1058 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1_RNI934V2 48 24
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1076 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 320 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1240 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 810 138
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc3 265 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1 129 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_i_a3_0[1] 337 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[24] 41 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 461 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1010 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[141] 104 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 387 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b6_BATJwN_4 146 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 771 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[5] 435 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1112 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_1 198 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[148] 182 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_2 232 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1383 229
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[7] 339 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1486 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 631 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 798 138
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 600 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 563 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[66] 298 25
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1021 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[6] 64 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 659 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 694 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 480 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[30] 121 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 533 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_6[0] 261 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 510 85
set_location Controler_0/ADI_SPI_1/addr_counter[20] 465 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 588 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1087 69
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM_RNO[1] 396 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_29 343 6
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 547 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 432 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[116] 162 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1042 159
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 677 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 332 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 405 78
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[7] 404 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1140 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 811 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 261 201
set_location UART_Protocol_0/mko_0/counter[10] 370 91
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 478 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 623 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1096 123
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 533 16
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1154 162
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 614 109
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_0 366 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 814 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1_RNI914A2 206 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 626 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 646 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[52] 42 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[6] 556 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[6] 344 34
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 372 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 716 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 479 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 420 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 729 75
set_location ident_coreinst/IICE_INST/mdiclink_reg[11] 264 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 296 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1132 151
set_location Controler_0/Reset_Controler_0/un8_write_signal_2_0_a2 477 81
set_location Controler_0/Command_Decoder_0/counter[9] 453 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv[31] 603 21
set_location Controler_0/Command_Decoder_0/decode_vector[5] 418 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[2] 527 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[50] 167 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[58] 144 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 630 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[24] 50 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[87] 80 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 404 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[22] 441 16
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 471 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 550 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 711 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[38] 33 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 607 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 242 54
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 425 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 737 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 719 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 935 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[41] 443 19
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 498 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 253 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1521 100
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 319 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[33] 228 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 420 97
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[20] 407 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 601 88
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 697 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 563 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 680 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 528 70
set_location UART_Protocol_0/mko_0/counter[14] 374 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 494 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 575 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1387 229
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL 326 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 655 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[1] 302 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 509 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 723 79
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 455 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 510 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 530 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 676 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[57] 139 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[23] 337 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1526 100
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 333 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1403 228
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[0] 369 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 194 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 597 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme 352 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[47] 32 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[10] 102 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 449 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[118] 127 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1 109 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[12] 103 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[508] 280 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2383 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 549 288
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[1] 338 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 907 112
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 646 34
set_location Communication_Switch_0/state_reg[4] 462 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 548 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2_1_1_1 231 30
set_location Controler_0/ADI_SPI_0/counter[4] 364 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_2_1_1_1 63 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1_0 189 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[126] 97 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[3] 391 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 559 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1771 244
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 589 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 654 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[35] 356 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1237 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1402 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 554 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 530 72
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[32] 323 6
set_location Controler_0/ADI_SPI_1/busy 423 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2_1_1 229 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 608 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 650 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 824 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 558 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[27] 557 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 988 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[144] 186 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1_RNINIAI3 112 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[8] 402 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 664 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv[31] 589 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2250 255
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2_1_1 199 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1128 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 258 58
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 998 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[80] 82 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 363 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1978 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1541 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 618 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[117] 157 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 822 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[8] 368 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[3] 336 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2_1_1_1 96 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 443 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 303 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 826 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 644 75
set_location UART_Protocol_1/mko_0/counter[13] 294 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 344 45
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[20] 330 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 526 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 383 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[120] 159 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 376 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[6] 298 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 411 103
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[3] 411 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2_1_1 237 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[148] 172 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[76] 308 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv[31] 553 15
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 467 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 502 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[36] 299 22
set_location UART_Protocol_0/mko_0/counter[22] 382 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 409 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[13] 272 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 677 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1292 97
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 524 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 747 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[100] 221 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[34] 415 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 530 15
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 355 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1018 181
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 607 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[150] 177 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1103 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 480 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 686 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 291 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 506 87
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 431 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[34] 410 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 554 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 620 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1506 96
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 517 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1009 150
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 348 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[182] 220 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1_RNI63U62 70 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 746 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 314 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 806 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1_RNI20BH2 168 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[27] 115 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 623 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 916 109
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[10] 328 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 522 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 633 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 704 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 538 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[116] 184 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[15] 47 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 490 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b5_iSWcC_i_a3_0 346 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_2_1_1_1 146 33
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 339 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 688 91
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 451 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[0] 319 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[15] 36 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 645 88
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 536 85
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 235 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[170] 147 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 610 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_2_1_1 50 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 658 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 293 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 988 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1 79 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1066 210
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[11] 106 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 396 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 639 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 533 82
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[20] 277 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 441 42
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 525 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[160] 202 21
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 425 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[4] 542 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[3] 14 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1_RNIM88K2 232 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[170] 167 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 614 87
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 649 85
set_location Controler_0/Command_Decoder_0/counter[21] 465 61
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 714 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 392 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 992 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1369 172
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2 382 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[46] 392 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[112] 175 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 948 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 593 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 651 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[90] 97 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 625 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 632 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 487 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 614 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1_0 265 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 670 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 361 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1025 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 524 30
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[10] 1003 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1348 225
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 490 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 501 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 573 88
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 678 82
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0 415 6
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 419 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1_0 180 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 670 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1258 174
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1 421 6
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 795 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 375 49
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 483 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1676 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[133] 153 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_2_RNI4JNJ2 319 33
set_location Controler_0/ADI_SPI_0/state_reg[1] 393 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[16] 312 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 849 97
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb[1] 417 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 562 76
set_location ident_coreinst/IICE_INST/mdiclink_reg[60] 190 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 692 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 736 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[10] 541 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv[31] 554 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1005 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[130] 82 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1480 106
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 712 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1128 159
set_location ident_coreinst/IICE_INST/mdiclink_reg[28] 259 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 647 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[156] 181 28
set_location UART_Protocol_0/mko_0/MKO_OUT 386 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 694 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 992 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[142] 185 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1 96 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2_1_1_1 179 42
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRSH 399 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req 328 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 390 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1265 175
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[10] 1123 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b6_BATJwN_4 148 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[161] 40 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 381 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[58] 46 43
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_6 409 6
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 662 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1277 199
set_location Controler_0/gpio_controler_0/un20_write_signal_2 435 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 477 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1292 105
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 664 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 328 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[103] 80 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1275 106
set_location Controler_0/ADI_SPI_1/addr_counter[12] 457 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 420 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[110] 179 22
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[0] 292 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 709 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 420 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_2_1_1 54 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 201 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[89] 164 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 682 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 709 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_89 115 21
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 518 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[8] 557 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 619 88
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 380 84
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[5] 679 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[8] 97 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[482] 273 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 263 255
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[123] 272 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 504 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[5] 261 37
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 630 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[31] 122 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 426 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 477 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1 189 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv[31] 555 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[152] 129 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 711 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[20] 45 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 742 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[156] 128 42
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1035 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[143] 190 31
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 588 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 463 55
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 448 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[161] 198 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1402 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 506 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1532 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 563 90
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 546 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_2_1_1_1 115 36
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[31] 405 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1412 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 643 103
set_location Controler_0/ADI_SPI_1/addr_counter[7] 452 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 454 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/b6_oGA_fF_0_a2 376 30
set_location Controler_0/ADI_SPI_0/addr_counter[27] 412 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1226 187
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 954 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 680 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[67] 99 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[3] 339 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 276 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1_0_RNIBG5N2 128 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 678 84
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1104 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_2 313 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 589 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 856 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1915 238
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[49] 387 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 461 75
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1000 160
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 416 106
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[19] 284 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[31] 297 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1281 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 474 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[72] 57 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 697 105
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 500 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[2] 391 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1_RNIG9JG2 147 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 560 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[22] 324 36
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 413 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0_RNITJ8J2 280 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 636 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 775 79
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[28] 319 7
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 389 99
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 519 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 648 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 480 36
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[19] 630 45
set_location Controler_0/ADI_SPI_1/data_counter[21] 442 79
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 334 46
set_location ident_coreinst/FTDI_INST/b3_SoW/m2 387 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 338 46
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 278 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 558 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 227 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 391 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 566 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 613 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 279 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 639 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[43] 219 34
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 389 100
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[34] 442 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 754 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1237 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[7] 334 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 617 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[4] 454 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 274 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 752 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1054 201
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[13] 302 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[135] 124 19
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 631 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 994 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1345 171
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1082 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 992 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 273 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 286 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 489 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[28] 117 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[137] 103 33
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 213 43
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 440 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 603 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[72] 57 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[158] 127 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[6] 18 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[92] 299 7
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 331 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1044 166
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127 156 27
set_location Controler_0/ADI_SPI_0/data_counter[0] 373 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 452 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 504 85
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 431 99
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_RNIUUKP2 414 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1499 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 822 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_2_1_1_1 199 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_2_1_1 86 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 756 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 758 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_2_1_1 63 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b6_BATJwN_4 81 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 718 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 808 114
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 654 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b6_BATJwN_4 237 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1041 166
set_location ident_coreinst/IICE_INST/mdiclink_reg[183] 38 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[177] 250 22
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 423 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[325] 162 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[52] 161 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[6] 291 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 570 73
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1297 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 644 88
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_2_RNI8G3O5 384 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 538 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[1] 343 25
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 648 90
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 425 88
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1110 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 448 34
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 354 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 667 102
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 313 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[25] 368 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b6_BATJwN_4 172 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1368 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[28] 114 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 375 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b6_BATJwN_4 268 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1_0 240 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b6_BATJwN_4 143 18
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 590 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 659 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 496 63
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 377 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[163] 193 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 638 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 593 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[3] 378 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1279 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[119] 191 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1320 256
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1088 118
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[5] 402 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[160] 273 19
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 312 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 276 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[419] 132 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 203 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[17] 322 22
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa 406 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 547 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[117] 219 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 478 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 242 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[176] 226 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1056 154
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 403 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 510 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b 554 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[6] 330 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 682 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 390 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[135] 212 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 955 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1058 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 826 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_2_1_1 58 33
set_location Controler_0/ADI_SPI_1/data_counter[30] 451 79
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme 358 28
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 398 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 1159 199
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4] 342 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[55] 133 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 360 288
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1_0 224 33
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1054 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1232 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 416 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b6_BATJwN_4 259 18
set_location Communication_Switch_0/state_reg_RNIFHTC[5] 409 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 386 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 2008 253
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH 1007 144
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 949 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 340 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 351 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[7] 237 37
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[5] 298 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[89] 90 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_2_1_1_1 73 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[14] 308 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[174] 176 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1089 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 300 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_1 274 30
set_location Controler_0/gpio_controler_0/Outputs[4] 459 97
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 411 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 551 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 643 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 645 87
set_location ident_coreinst/FTDI_INST/b20_i2WM2X_F8tsl_Ae1cdJ4 403 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 726 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 446 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 728 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[15] 21 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[59] 155 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 325 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[32] 385 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 416 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 389 84
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[27] 421 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 705 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 548 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 100
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 703 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 566 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 692 84
set_location Controler_0/ADI_SPI_0/ss_n 378 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1044 202
set_location Controler_0/ADI_SPI_1/addr_counter[16] 461 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 256 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[50] 160 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1291 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 339 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1_0 93 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[30] 322 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1019 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[138] 104 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 608 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[33] 19 43
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 417 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[102] 161 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 569 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o 39 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_2_1_1_1 63 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 998 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 658 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 656 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_2_1_1_1 19 27
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 724 72
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[3] 312 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[92] 94 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[5] 353 19
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 369 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 476 55
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 428 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 607 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 645 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 387 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[92] 137 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2_1_1_1 191 21
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b6_BATJwN_4 398 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 386 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1_RNIP1K42 229 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 933 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 705 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 939 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1392 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_RNID0MR6 365 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 375 42
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 445 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0] 255 31
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 210 48
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[11] 342 9
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[41] 356 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 659 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1278 270
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL_RNI8JAL 325 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 298 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[109] 222 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 905 112
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 287 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 315 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 509 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 726 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 768 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 705 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 600 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 813 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 289 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 807 145
set_location UART_Protocol_1/mko_0/counter[2] 283 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 247 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 420 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_2_1_1 56 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[63] 180 16
set_location Controler_0/Answer_Encoder_0/periph_data[1] 426 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1_0 232 24
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 407 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 952 159
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 566 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 360 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 422 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1_0 210 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1_RNIBMBR2 102 36
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 632 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1 213 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 813 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 807 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[179] 316 19
set_location USB_3_Protocol_0/Synchronizer_0/Chain[0] 475 28
set_location Controler_0/ADI_SPI_0/addr_counter[8] 393 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[99] 143 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 399 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 400 76
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1 411 6
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1040 159
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 460 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 762 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 621 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1639 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 622 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 932 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 325 49
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1060 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 658 87
set_location Controler_0/ADI_SPI_0/data_counter[27] 400 88
set_location Communication_Switch_0/state_reg_ns_a2[4] 465 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 732 79
set_location Controler_0/Answer_Encoder_0/periph_data[9] 444 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 241 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1_0 128 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNI27IF1 363 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 343 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 631 102
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b12_voSc3_gmasbb 372 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 597 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_2_1_1_1 210 33
set_location Controler_0/gpio_controler_0/Outputs[14] 374 97
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b9_ofmZd_rGt[9] 337 9
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 366 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1000 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[2] 343 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[11] 911 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 667 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 406 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1974 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_8 81 30
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 211 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[1] 300 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b6_BATJwN_4 55 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 616 76
set_location Controler_0/ADI_SPI_1/data_counter[11] 432 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 445 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 546 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 985 180
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 648 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_i_a3_2[0] 353 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 603 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 551 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[365] 181 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1281 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1_RNI48G73 53 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[183] 317 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[53] 135 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 693 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 956 159
set_location Communication_Switch_0/read_data_frame_1[2] 595 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_2_1_1 80 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[90] 108 37
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 438 84
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1157 192
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 453 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 1286 208
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[78] 63 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 359 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 955 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[370] 200 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 621 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1130 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 751 79
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 413 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[113] 150 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 984 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1_0 153 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 610 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[1] 365 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 482 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 505 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[78] 50 16
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[22] 423 10
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 449 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 616 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 466 69
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 411 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1500 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1927 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 623 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 426 49
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 468 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 380 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 807 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1284 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 344 54
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 437 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_2_1_1_1 75 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 614 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 360 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 954 159
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[18] 41 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[459] 246 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1013 181
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 410 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[157] 147 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1_RNI03833 15 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1002 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 958 135
set_location Controler_0/Reset_Controler_0/un10_write_signal 476 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 575 73
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 396 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 567 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 680 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 708 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 611 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 797 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 613 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m5 380 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[133] 81 15
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1744 286
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[191] 269 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 761 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 840 112
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 338 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 319 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[1] 562 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 458 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 403 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 417 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1390 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1106 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[122] 157 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1293 198
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[30] 556 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 551 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1263 196
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 258 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 998 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2_1_1 188 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[22] 41 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 841 118
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 691 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 650 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 493 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 851 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 434 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_29_0_0[3] 549 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 393 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1_RNI7MUJ3 31 33
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 218 48
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1048 156
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 574 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[144] 188 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 624 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1273 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[0] 362 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 406 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 373 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 391 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 416 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 713 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 524 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 489 88
set_location Communication_Switch_0/read_data_frame_4_f0[0] 591 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 503 70
set_location ident_coreinst/IICE_INST/mdiclink_reg[163] 46 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[135] 111 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 708 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[124] 165 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1301 199
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 412 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 755 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 472 70
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 428 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 478 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1501 109
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 452 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 686 85
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 522 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[74] 69 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[1] 320 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 420 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 772 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[62] 42 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2_1_1 170 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1_RNII8CC2 214 33
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 444 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 302 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 620 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[120] 247 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[8] 354 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[53] 41 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[1] 377 10
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 383 42
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 694 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b6_BATJwN_4 197 18
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 669 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 575 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 773 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 494 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 600 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 723 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 656 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[0] 508 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[63] 82 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 458 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 351 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1100 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 294 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1517 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 496 70
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 371 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1225 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 557 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_26 329 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIAFG01[27] 638 57
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 447 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[176] 226 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[99] 298 7
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1302 180
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1154 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 645 108
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[23] 46 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 661 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1566 255
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 676 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0 287 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 642 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 659 88
set_location ident_coreinst/IICE_INST/mdiclink_reg[39] 235 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 184 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1386 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 666 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 691 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3] 336 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 674 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[20] 37 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 441 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 396 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 630 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 536 33
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 408 63
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[25] 394 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 617 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 574 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[7] 324 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[43] 390 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 696 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 657 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 403 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 731 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 537 82
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1 413 9
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_21_0_0 562 30
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 521 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1382 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 568 79
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[14] 416 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 472 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[16] 273 15
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3_CLK_GATING_AND2 299 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1347 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1064 229
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 924 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 670 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 763 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[4] 371 25
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 433 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 396 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[5] 308 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 635 58
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 435 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[17] 14 19
set_location Controler_0/Command_Decoder_0/cmd_data_RNIHDCU3[14] 374 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[418] 120 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1290 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[185] 210 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2_1_1_1 235 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_116 182 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_5 286 36
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 392 79
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[8] 591 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[5] 358 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 308 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 657 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 650 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 429 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 594 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 779 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[17] 319 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2_1_1_1 171 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 304 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[129] 97 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 699 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[185] 212 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD 534 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1 185 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 818 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 529 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 588 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1010 181
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 385 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 826 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1 85 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 413 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1389 229
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 465 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[6] 343 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 520 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[13] 272 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 327 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 302 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 545 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1301 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1290 108
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[6] 289 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_10 97 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1370 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[180] 179 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 306 49
set_location Controler_0/ADI_SPI_0/data_counter[17] 390 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 637 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[174] 335 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1_RNIIVEA2 131 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 703 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2_1_1 84 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 1122 139
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[11] 430 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 998 289
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 760 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1509 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 669 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[390] 91 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[92] 159 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1_0_RNINKV62 163 33
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1065 156
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[3] 372 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1_0 40 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[117] 125 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 511 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b6_BATJwN_4 253 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 495 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 515 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 2161 151
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[8] 386 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 417 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 851 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 626 70
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 540 70
set_location Communication_Switch_0/state_reg_ns[0] 459 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[26] 294 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[136] 144 34
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[24] 374 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1501 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 744 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 469 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 469 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1239 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 283 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 464 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 509 76
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[7] 615 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1310 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 638 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[0] 302 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 725 72
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 373 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 501 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 643 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 556 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1282 175
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 483 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 105 261
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 551 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 716 99
set_location Controler_0/ADI_SPI_1/state_reg_RNIOKVG1[4] 420 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 400 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2_1_1 178 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 711 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 445 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 987 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_8_0_0 543 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 725 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[5] 679 82
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1063 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 310 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[5] 352 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[120] 124 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 693 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_111 127 24
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 369 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1404 229
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_2_1_1_1 145 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 424 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 403 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1280 271
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 449 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1285 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[2] 492 81
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1038 166
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 436 48
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 218 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 455 70
set_location ident_coreinst/IICE_INST/mdiclink_reg[106] 81 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 595 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_3[9] 297 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 681 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 697 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[8] 70 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 826 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[97] 166 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 616 109
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 449 46
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 534 85
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 439 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[135] 113 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 386 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 661 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 493 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1524 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 479 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIOD8P2[9] 284 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 506 88
set_location UART_Protocol_1/mko_0/counter[0] 281 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 613 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1_RNIQ8B72 99 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 688 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 939 135
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 987 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[160] 140 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[65] 49 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1043 159
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 226 48
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 451 46
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1054 159
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[6] 403 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1512 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1564 265
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[14] 384 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1 412 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1_0 79 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[22] 48 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO_1 336 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 425 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1055 202
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[8] 431 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 637 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 708 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 554 84
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 370 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 464 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d 339 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[4] 553 16
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1 397 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 382 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1047 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1063 210
set_location Communication_Switch_0/Builder_Enable_1 597 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[20] 374 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 686 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 588 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 478 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_130 134 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1081 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 280 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv_0[31] 561 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[106] 281 7
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 824 139
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[29] 293 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 605 22
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 667 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 695 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 611 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 481 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 472 28
set_location Controler_0/ADI_SPI_0/data_counter[5] 378 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 559 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 543 87
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 375 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 604 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1155 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_2_1_1 128 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/b6_oGA_fF_0_a2 388 30
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1064 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1304 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 548 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[0] 345 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 692 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[9] 39 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 467 69
set_location Communication_Switch_0/Communication_vote_vector[0] 592 85
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1045 156
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[2] 418 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1 171 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1290 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[78] 63 25
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 440 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1284 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 716 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_10 134 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1_RNI3IND2 198 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[68] 55 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb_RNO 293 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 665 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 472 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 991 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 655 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 478 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 263 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[157] 178 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[3] 349 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1 163 42
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 230 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[24] 288 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 717 85
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[22] 343 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 575 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 280 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 398 45
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[2] 392 22
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 451 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[173] 246 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[31] 438 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[90] 88 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[1] 407 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1543 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1501 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 756 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[24] 353 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[122] 157 18
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 434 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[86] 79 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2_1_1_1 238 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 528 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[40] 187 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 533 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1292 192
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 233 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[7] 325 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 745 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1282 271
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 685 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_2_1_1 113 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 395 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 925 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[458] 240 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1540 100
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 454 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[12] 426 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[171] 203 25
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 426 57
set_location Controler_0/ADI_SPI_1/counter_3[0] 372 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 387 102
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[4] 406 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 327 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 192 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[83] 81 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[162] 193 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 276 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_1 336 9
set_location Data_Block_0/Test_Generator_0/Test_Data_0__4_fast[3] 1137 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1275 192
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIOVI61 671 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1092 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[402] 134 19
set_location Communication_Switch_0/DataFifo_RD_u_1 592 84
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 493 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 811 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 426 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 420 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[9] 297 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[4] 340 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 997 142
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[40] 320 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 690 72
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 524 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 439 37
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 221 51
set_location ident_coreinst/IICE_INST/mdiclink_reg[95] 127 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[125] 69 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[21] 381 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 811 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 344 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 696 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[46] 31 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 557 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 513 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 415 43
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[1] 278 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1710 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 700 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1498 106
set_location Controler_0/Command_Decoder_0/decode_vector[3] 439 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 366 54
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1262 196
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1 287 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1280 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2369 255
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 463 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo 563 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[11] 343 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1004 289
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 806 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1_RNIB4VN1 297 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 390 46
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1075 159
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_0 485 81
set_location ident_coreinst/FTDI_INST/mdiclink_reg[16] 305 4
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 646 105
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 433 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 652 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[0] 370 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[174] 225 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 665 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1305 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 636 112
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 627 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 681 85
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[26] 296 15
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[2] 302 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 561 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 403 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 397 36
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[9] 429 19
set_location Controler_0/Command_Decoder_0/counter[30] 474 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 666 112
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[31] 321 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1523 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 558 82
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[38] 359 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1525 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[5] 81 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 727 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1092 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1417 211
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[1] 235 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[24] 334 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 709 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 610 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 698 84
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1285 199
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[50] 321 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[13] 349 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 574 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 437 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 702 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 691 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_2_1_1 24 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1290 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 407 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 631 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[501] 279 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 265 64
set_location Controler_0/gpio_controler_0/read_data_frame[1] 450 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[66] 50 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 322 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 540 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 358 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1 61 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 427 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 718 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_93 163 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1530 234
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_2_1_1_1 123 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1022 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 329 309
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 460 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 553 75
set_location ident_coreinst/FTDI_INST/mdiclink_reg[14] 304 4
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 588 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 653 64
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 434 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 524 34
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 527 87
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[25] 339 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 813 139
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[23] 295 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2_1_1_1 186 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_5 390 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1501 96
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 351 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[335] 172 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1290 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[42] 296 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[21] 424 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 413 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 228 46
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 445 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 829 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 451 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[78] 63 34
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[5] 431 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 402 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 260 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 830 109
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20] 607 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[271] 123 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 937 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 807 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1 259 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 418 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[184] 169 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 721 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[0] 309 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 718 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 617 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 603 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 986 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/runstart_d_RNIEHQ51 312 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[1] 415 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1_0_RNI1VIC2 196 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1064 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 804 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[129] 242 34
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 472 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[54] 146 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 511 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1511 97
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[4] 287 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 422 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[182] 222 16
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[5] 290 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[147] 234 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[143] 184 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 777 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 607 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 696 102
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 449 81
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[6] 285 28
set_location ident_coreinst/FTDI_INST/mdiclink_reg[10] 367 7
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 329 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 710 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[13] 46 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 723 207
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[2] 390 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 509 88
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 678 81
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 452 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 484 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 244 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 403 54
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 417 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1923 96
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 408 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 1070 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 408 64
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_RNIGUPI2 428 9
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 446 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 383 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1000 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 678 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[38] 306 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 521 28
set_location Communication_Switch_0/state_reg_RNO[4] 462 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 684 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 355 63
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[1] 1139 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 681 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 387 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 497 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 454 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 553 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 834 133
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1264 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 462 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 396 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 640 87
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[18] 380 21
set_location Controler_0/gpio_controler_0/read_data_frame[14] 449 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 1133 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[179] 211 21
set_location UART_Protocol_0/mko_0/counter[17] 377 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 326 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[24] 52 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1809 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 725 75
set_location Controler_0/gpio_controler_0/Outputs_6[3] 462 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 549 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2 633 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 254 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1012 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[158] 202 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 821 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[124] 79 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1290 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 294 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 747 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1405 223
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 498 84
set_location Controler_0/ADI_SPI_0/addr_counter[6] 391 82
set_location Communication_Switch_0/un8_read_signal_0_a2 593 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 682 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1291 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1228 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1517 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 545 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 243 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 563 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 678 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[62] 74 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 441 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 659 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 438 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO 381 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1336 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1414 229
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 278 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 611 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_2_1_1_1 44 33
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1064 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1520 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 510 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 626 73
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1159 166
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1_1 403 6
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1016 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[417] 121 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 662 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[340] 169 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 730 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 347 69
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 223 48
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 368 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 314 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 852 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 642 34
set_location ident_coreinst/IICE_INST/mdiclink_reg[96] 114 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 640 33
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_0 396 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1552 99
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[2] 373 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 500 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 253 261
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 573 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[6] 399 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 515 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 690 76
set_location Communication_Switch_0/DEST_1_Fifo_Empty 594 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1_0_RNIO9P72 195 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[165] 261 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1_0 77 27
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 246 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 380 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 986 180
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[19] 270 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_2[1] 336 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 659 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 317 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b6_BATJwN_4 81 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 371 52
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[25] 428 10
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 227 51
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[2] 399 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1 43 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1304 100
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[25] 299 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[17] 345 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 530 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[48] 163 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 543 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 606 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 607 90
set_location Controler_0/ADI_SPI_0/data_counter[24] 397 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 681 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 289 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 608 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 703 78
set_location Controler_0/ADI_SPI_1/addr_counter[5] 450 91
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 576 120
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 846 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1260 196
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[379] 183 22
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1024 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 377 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b6_BATJwN_4 99 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1327 255
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[2] 313 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 651 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1_0 75 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 762 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[14] 265 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[4] 375 7
set_location ident_coreinst/IICE_INST/mdiclink_reg[69] 175 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 714 75
set_location Communication_Switch_0/un11_read_signal_0_a2 441 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1156 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1347 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 714 91
set_location UART_Protocol_1/mko_0/counter[21] 302 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[189] 267 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1283 271
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b6_BATJwN_4 29 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 515 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 668 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1076 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[52] 162 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1513 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 687 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[16] 44 31
set_location Controler_0/ADI_SPI_1/counter[2] 362 79
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1050 159
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 446 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[30] 316 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv_0[31] 525 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[26] 403 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 379 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[60] 79 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 563 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 733 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 955 262
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 686 88
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[41] 361 19
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 220 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[2] 357 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[21] 18 18
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 505 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 366 48
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 411 88
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 488 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc5 381 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 527 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[17] 573 16
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 383 75
set_location Controler_0/ADI_SPI_1/sdio_cl 443 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 775 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1286 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 310 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 261 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1_RNIQH1V1 171 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b6_BATJwN_4 81 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 949 262
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 602 69
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[21] 280 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 848 111
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 730 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 288 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 639 57
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[5] 280 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1302 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 555 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 567 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[1] 61 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 597 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[150] 261 7
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[13] 276 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[162] 199 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 618 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 727 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 555 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[9] 323 33
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 712 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 384 48
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 380 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[7] 367 34
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1100 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 956 145
set_location ident_coreinst/IICE_INST/mdiclink_reg[166] 35 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[169] 125 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[0] 403 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 614 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 685 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 659 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1_0 107 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 643 88
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[50] 321 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1060 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1412 222
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 371 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_2_1_1_1 120 27
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 356 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1 54 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 696 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 410 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 980 261
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 535 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 996 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[157] 262 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[138] 114 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 338 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1344 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[291] 161 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 573 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 308 54
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[15] 406 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 339 46
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1072 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 666 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b6_BATJwN_4 263 24
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 685 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_0 258 18
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0] 411 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[31] 122 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 342 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[99] 89 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv_0[31] 555 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 411 43
set_location UART_Protocol_0/mko_0/counter[3] 363 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[170] 159 22
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 521 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1_0 69 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0 270 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 592 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[172] 204 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 882 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1_1 279 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[64] 296 25
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[23] 431 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1367 226
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv_0[31] 571 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1137 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1062 228
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 427 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 727 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1_0 155 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 558 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 541 15
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 412 105
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 226 46
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 384 100
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[7] 415 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 556 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 452 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 705 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[95] 140 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[139] 114 22
set_location Controler_0/ADI_SPI_0/addr_counter[15] 400 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 248 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[16] 418 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1041 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 955 261
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[166] 217 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[113] 211 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1270 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 828 132
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[67] 99 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1 254 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[8] 92 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2_1_1_1 109 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1566 256
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 483 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1064 144
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 536 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[169] 198 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 590 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 270 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1294 175
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 435 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 662 112
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 529 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[10] 349 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[23] 49 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1039 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 706 88
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 422 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1351 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 609 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 421 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 1157 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 470 58
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[4] 412 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[91] 145 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1385 229
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[164] 252 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 694 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 266 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 964 144
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 321 43
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 373 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[29] 420 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 362 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1304 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[44] 205 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 638 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[23] 343 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1_0_RNINK062 104 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[141] 225 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 415 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 596 73
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 416 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 482 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[457] 239 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[47] 203 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d_RNIRU5K 342 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 503 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[68] 298 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 507 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 711 81
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0_0 388 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 756 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[150] 126 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[43] 202 34
set_location Controler_0/Answer_Encoder_0/periph_data[11] 447 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 627 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b6_BATJwN_4 26 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 358 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2158 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[69] 56 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1407 222
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_5 415 24
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 318 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 950 160
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 608 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 405 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 664 70
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 718 72
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[20] 277 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 272 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 385 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[130] 244 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1289 108
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[107] 152 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[73] 56 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1212 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 637 118
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_31 328 9
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_o4 547 27
set_location Controler_0/Reset_Controler_0/un11_write_signal 475 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_0_0[0] 542 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[77] 68 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 349 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 594 79
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 310 123
set_location UART_Protocol_0/mko_0/counter[16] 376 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b6_BATJwN_4 247 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM_RNIQCLU4[0] 403 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[40] 320 15
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0 426 9
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1153 162
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[24] 353 52
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 657 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1290 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[1] 367 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 848 117
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 368 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 328 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d_RNIPGD11 358 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1297 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10] 255 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 343 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[132] 83 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[3] 398 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1_RNI1G3F3 57 33
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 372 76
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 395 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 793 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 713 88
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 448 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[152] 179 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 329 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 416 103
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 419 84
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 488 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 468 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 421 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1081 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 397 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1924 96
set_location Communication_Switch_0/read_data_frame_1[11] 593 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 729 82
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[22] 331 7
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 423 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[399] 101 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1508 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1931 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1327 256
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 2159 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 720 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 508 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 568 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[49] 286 16
set_location Controler_0/Answer_Encoder_0/periph_data[12] 446 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[33] 439 36
set_location Controler_0/Command_Decoder_0/counter[8] 452 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 411 105
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 655 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1352 180
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO_0 383 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 705 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[74] 307 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 799 60
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[13] 429 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[15] 313 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[3] 71 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[34] 297 22
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1024 142
set_location Controler_0/ADI_SPI_0/data_counter[14] 387 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 240 51
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 440 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[1] 390 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1024 211
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 504 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 404 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 637 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_obT_wvW 337 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr4 366 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1507 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 476 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 562 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[1] 336 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1287 97
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[6] 254 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[24] 340 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 764 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 384 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b6_BATJwN_4 237 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1127 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 796 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[45] 29 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b6_BATJwN_4 151 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 346 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 390 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 676 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 465 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[89] 96 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1062 127
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1054 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 270 51
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 985 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_2_1_1_1 134 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_RNIUD3L2 256 18
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 447 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[102] 297 7
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 429 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 677 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1110 174
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[15] 275 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 421 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_RNIDD1A2 240 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_109 162 21
set_location Controler_0/Command_Decoder_0/cmd_data_RNIOE531[13] 418 90
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[3] 681 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_103 102 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6] 392 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 625 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[4] 326 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 396 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b6_BATJwN_4 231 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[1] 253 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 443 103
set_location Controler_0/ADI_SPI_1/counter[6] 366 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[1] 410 96
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 469 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 561 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 664 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 396 69
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[1] 286 31
set_location Communication_Switch_0/state_reg[3] 466 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 940 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1342 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 657 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_tri_enable 549 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2_1_1 182 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 393 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[78] 311 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1_0 101 36
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[21] 428 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 820 139
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1265 196
set_location ident_coreinst/IICE_INST/mdiclink_reg[84] 172 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[38] 291 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 680 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[41] 328 10
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 430 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1_0 271 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b6_BATJwN_4 170 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 474 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[157] 125 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_voSc3_rGt_0 380 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 342 52
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_7_RNIDG3O5 399 15
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1_1 424 9
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[24] 530 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 685 84
set_location ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d_RNI2AMC1 339 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 296 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 549 75
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[2] 1045 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_2_1_1 120 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 599 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 503 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 974 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1638 270
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 512 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 426 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2183 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 699 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 360 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 636 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 992 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[95] 120 34
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 652 75
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 449 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 333 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 967 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 679 115
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 350 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[153] 155 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 643 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 606 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1_RNIJS4H2 218 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 682 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b6_BATJwN_4 118 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 809 139
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 634 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 731 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 529 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 427 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1 245 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL 334 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 667 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 695 100
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 551 63
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 387 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[69] 113 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[26] 538 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[8] 346 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 429 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 715 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[380] 94 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 339 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1083 169
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 324 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 547 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1351 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 597 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 628 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 593 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1300 100
set_location Controler_0/ADI_SPI_0/data_counter[28] 401 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 359 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 356 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[91] 159 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 507 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[127] 95 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[0] 384 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 857 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_2_1_1 16 24
set_location ident_coreinst/IICE_INST/mdiclink_reg[155] 111 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_173 157 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 638 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 666 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 534 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_8 234 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 392 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[422] 238 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg_RNI8497[7] 386 24
set_location Controler_0/ADI_SPI_0/addr_counter[7] 392 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 263 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[67] 69 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b6_BATJwN_4 19 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 485 52
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 539 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1128 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1289 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 611 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 441 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[93] 93 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1970 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1705 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO[13] 409 99
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI717O3[0] 380 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 740 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0_RNICUB62 252 18
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 231 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[31] 22 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 691 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 386 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1 174 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 602 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[68] 55 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b8_nUT_TJfx_0_a2_RNIDS6U1 362 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1_0_RNIPQ0B2 222 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1 124 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1311 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1865 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1522 100
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 381 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[9] 337 4
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 588 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 538 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 351 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[13] 321 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 588 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[173] 334 19
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[0] 281 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 722 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[371] 199 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 254 58
set_location Controler_0/gpio_controler_0/read_data_frame[10] 452 103
set_location Controler_0/ADI_SPI_1/state_reg[2] 424 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 548 79
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 681 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 493 99
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[10] 418 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1409 216
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 511 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_obT_wvW 349 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 632 100
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y 366 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1305 97
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 450 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 541 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1304 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 682 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 358 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1028 211
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 457 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 294 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 767 85
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 477 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 422 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 1111 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 643 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[72] 64 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 840 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1115 174
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 538 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 530 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 464 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 302 54
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 210 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1 276 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1057 229
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1 236 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b6_BATJwN_4 106 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1026 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[173] 146 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 221 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 423 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1_0 195 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[521] 275 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[48] 192 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[33] 369 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[48] 378 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2_1_1_1 184 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 668 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1036 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 271 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1515 97
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 217 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 712 85
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[29] 317 4
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 394 79
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[8] 411 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 682 87
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[0] 1051 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 420 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 609 97
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[40] 362 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 637 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 973 156
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 450 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 833 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[119] 122 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNI4E1R2 390 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 629 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 471 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[143] 220 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1299 208
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv[31] 594 18
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 708 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_0 141 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[241] 104 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 314 43
set_location UART_Protocol_1/mko_0/counter[23] 304 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[74] 69 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1307 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[146] 187 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[47] 165 31
set_location Controler_0/gpio_controler_0/Outputs_6[11] 435 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[8] 303 36
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 710 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_128 189 27
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 289 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[53] 132 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 216 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1323 256
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 447 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 419 46
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b6_BATJwN_4 429 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[74] 65 25
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 438 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 765 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 342 70
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 449 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 289 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 782 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1302 171
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 193 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 529 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1014 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 977 160
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 395 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[21] 51 25
set_location Controler_0/gpio_controler_0/Outputs_6[10] 464 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 786 142
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[4] 458 96
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 709 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 967 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 608 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_2_1_1 61 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b6_BATJwN_4 282 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[96] 131 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[8] 404 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1024 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[1] 341 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1244 175
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[19] 375 22
set_location Controler_0/ADI_SPI_0/counter[1] 360 85
set_location Communication_Switch_0/Builder_Enable 597 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 391 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 730 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 632 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 616 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1_RNIHKS42 192 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 632 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 683 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[80] 84 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[4] 985 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 996 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1477 63
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[19] 427 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1052 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 493 70
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 414 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 553 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[2] 70 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 475 88
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[2] 418 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1143 270
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[4] 384 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 698 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 394 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 618 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1 250 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 379 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 691 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1005 289
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 969 144
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1103 160
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[37] 351 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[17] 38 27
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 445 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[6] 416 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 446 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1002 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[505] 281 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 719 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 664 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 341 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1110 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[121] 162 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 536 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1567 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[189] 181 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 631 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 549 78
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 528 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 351 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_2_1_1_1 131 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 517 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 448 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 218 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[57] 44 42
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 420 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1130 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1293 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[462] 242 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 390 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIH4H4[5] 303 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1 181 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 567 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 453 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_voSc3_rGt_RNICPJ04 264 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[48] 147 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 817 108
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 717 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[8] 391 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 308 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 406 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 945 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 532 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[0] 406 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1321 256
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_2_1_1 38 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/src_ack 333 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[2] 255 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 414 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[34] 348 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0 246 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[3] 310 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1_0 236 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 408 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 399 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1352 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[147] 186 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 637 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 458 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1368 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 344 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 461 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 805 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s 346 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 634 112
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 507 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 547 15
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1099 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 416 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[474] 260 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1 231 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[62] 75 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1_0 168 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 387 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIC14N7[6] 234 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[139] 202 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[153] 124 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 731 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 513 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 987 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 801 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 707 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b6_BATJwN_4 281 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 309 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 904 115
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[14] 325 22
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 514 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 682 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[349] 194 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 1110 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 508 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1016 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1106 174
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 471 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[22] 45 36
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5] 282 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[55] 134 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[9] 340 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 665 102
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[0] 376 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 303 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 665 73
set_location Controler_0/ADI_SPI_0/data_counter[18] 391 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1920 96
set_location ident_coreinst/IICE_INST/mdiclink_reg[143] 243 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1325 256
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 282 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 718 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 429 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 431 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1404 211
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 512 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[171] 197 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 295 150
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[18] 271 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[391] 86 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 488 85
set_location Controler_0/Command_Decoder_0/cmd_data[13] 374 70
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1085 169
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 419 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 397 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 558 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[142] 100 34
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_0 379 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1_0 120 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1_RNIDC092 64 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 338 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[20] 23 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout 1001 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 260 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[165] 158 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 665 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 457 54
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[3] 336 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 636 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 522 31
set_location UART_Protocol_0/mko_0/counter[20] 380 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 646 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1279 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 264 58
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 556 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[154] 149 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 393 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1288 105
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 332 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 365 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 409 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[117] 182 10
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 415 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1029 154
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 412 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 478 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 715 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 749 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_2_1_1_1 55 18
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 455 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[93] 93 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 997 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 721 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 816 139
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 627 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv_0[31] 602 21
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 684 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[28] 147 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[8] 593 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[6] 260 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 338 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1370 172
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M_0[17] 402 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 639 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[9] 358 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 429 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1248 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 470 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 529 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1022 211
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[140] 183 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[12] 297 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 700 106
set_location UART_Protocol_0/mko_0/counter[24] 384 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[181] 177 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 839 142
set_location Controler_0/Command_Decoder_0/counter[31] 475 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[23] 346 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[27] 316 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1 65 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 450 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 372 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1 72 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 607 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b6_BATJwN_4 138 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 662 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 238 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 416 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 685 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 696 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 518 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 296 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 732 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 266 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1 282 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 631 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 312 54
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 521 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[23] 517 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[167] 206 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[111] 173 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 393 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 541 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1055 160
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[9] 297 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 617 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 574 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 647 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1528 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2153 288
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[42] 440 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1_0 13 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 642 117
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0 408 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[95] 135 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 800 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 949 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 339 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1 179 9
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 404 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 508 25
set_location Controler_0/gpio_controler_0/state_reg[2] 422 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[120] 156 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 541 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 700 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 637 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 690 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 949 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1017 159
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_105 96 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[0] 352 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 540 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 547 78
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[3] 400 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[24] 440 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 958 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1286 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[8] 12 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1_RNIOA6C2 76 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 638 112
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 216 49
set_location Controler_0/ADI_SPI_1/addr_counter[10] 455 91
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 369 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[6] 347 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[0] 506 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 708 78
set_location Controler_0/ADI_SPI_1/counter[4] 364 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 958 156
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 452 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 657 34
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0 422 6
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 777 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2_1_1 190 21
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 480 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 726 73
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 385 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 2157 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1266 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 530 34
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[31] 380 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[3] 405 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 808 115
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 679 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[174] 176 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 343 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1237 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1394 208
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 467 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 471 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 590 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1294 99
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[9] 358 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[87] 162 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[118] 223 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b16_voSc3_gmasbb_fgm_i_a2 292 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 2153 264
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 369 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 696 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 409 52
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[8] 279 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 689 72
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[8] 332 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[34] 236 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 533 85
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 236 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1411 229
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 643 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 423 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 511 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1350 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_2_1_1_1 54 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[31] 297 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 615 37
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[134] 100 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1286 226
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 630 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 278 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 492 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1028 160
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[23] 344 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[88] 129 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 659 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 847 112
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[7] 560 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 290 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 615 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_3 147 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 395 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[5] 379 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[494] 250 19
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 411 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_8 143 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 615 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 595 61
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[11] 421 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 470 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 408 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv_0[31] 590 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 619 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 344 52
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 345 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 482 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 356 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 504 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1092 166
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1291 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 454 70
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 356 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv[31] 610 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 740 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 255 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1487 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 709 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[27] 419 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1922 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 282 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 483 49
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[15] 316 10
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[4] 589 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[216] 57 28
set_location Controler_0/ADI_SPI_1/addr_counter[27] 472 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 464 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[99] 220 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1056 160
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 457 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[0] 369 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[66] 83 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 674 91
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1084 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1057 228
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 456 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_24_i 422 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1329 256
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 380 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 425 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 565 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 280 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 656 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b6_BATJwN_4 25 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1_0 104 36
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 496 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 512 88
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 658 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 705 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 573 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[281] 154 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[167] 222 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1241 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 398 37
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 365 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/runstart_d_RNIUR091 314 33
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_3 405 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1831 336
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_10 138 36
set_location Controler_0/gpio_controler_0/read_data_frame[9] 431 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[66] 83 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 460 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 301 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 199 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[25] 39 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 374 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 816 135
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 526 85
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 439 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 542 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 270 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 796 136
set_location Controler_0/ADI_SPI_1/counter[3] 374 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 253 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 377 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[26] 44 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 642 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a2_1 644 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1317 363
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1_0 52 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 264 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[126] 271 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 713 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[20] 51 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_2_1_1_1 42 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[22] 56 37
set_location Controler_0/gpio_controler_0/un3_write_signal 418 87
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 656 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1408 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 647 112
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1156 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 648 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1381 210
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1 136 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1517 100
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[10] 1078 109
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[28] 294 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[11] 345 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[23] 344 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 612 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1411 228
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1 124 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[173] 210 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1560 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 835 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 415 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[126] 189 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2 378 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1274 199
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1074 159
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[9] 405 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[20] 378 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 808 142
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8] 285 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 610 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_114 170 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 612 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 407 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1 262 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[36] 220 28
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 407 103
set_location Controler_0/Command_Decoder_0/counter[23] 467 61
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 479 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0 249 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 768 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 662 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1242 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1413 223
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 661 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 663 84
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 315 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 646 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 733 79
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 719 81
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 441 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 528 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 594 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_2_1_1_1 78 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 424 81
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKV421[7] 423 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1272 271
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 475 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1350 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 501 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 430 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 698 82
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 507 73
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 448 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 550 87
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 662 90
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 374 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 644 34
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 680 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_2_1_1 67 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 691 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 688 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[122] 184 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 405 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[4] 362 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1288 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1059 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 754 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1 223 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_2_1_1 70 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0_RNIJUKN2 284 21
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1098 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1348 171
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[7] 256 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[470] 251 25
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[23] 415 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[3] 496 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 326 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_2_1_1_1 27 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 631 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 434 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[18] 19 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 316 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 536 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 351 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 382 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 619 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 675 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 312 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22] 379 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 416 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 543 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_2_1_1 23 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1004 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 656 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 639 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[25] 521 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1_RNIDVQH2 60 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[24] 292 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1834 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 747 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 432 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 402 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[158] 136 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[175] 175 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[389] 85 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1344 180
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[158] 180 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1405 216
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[5] 324 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 403 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 943 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1022 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2167 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[29] 15 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 411 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i 154 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[341] 170 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 390 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un22_i_a3_1[2] 338 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[21] 57 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1289 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 953 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 358 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 546 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 653 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 845 97
set_location Controler_0/ADI_SPI_0/data_counter[29] 402 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 315 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 256 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 555 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[149] 260 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 256 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 377 49
set_location Communication_Switch_0/state_reg_RNO[2] 460 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 610 91
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3 1157 162
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[69] 106 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 690 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1404 222
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[42] 319 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[141] 179 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 467 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 409 63
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 439 102
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[5] 642 79
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1020 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[101] 162 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 357 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[29] 98 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2_1_1 136 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 404 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1298 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b6_BATJwN_4 259 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 831 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 422 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 675 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 561 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 713 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1155 139
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 374 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[168] 212 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 543 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 557 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 929 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1407 228
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 539 31
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 232 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[256] 90 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[28] 295 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1_0 144 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 747 109
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 662 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 541 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_5_3 374 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1 66 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[3] 186 16
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 453 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 392 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[40] 367 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 906 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[85] 310 7
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 573 79
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1055 156
set_location Controler_0/gpio_controler_0/read_data_frame[3] 445 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m4_0 377 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1278 199
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 428 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[2] 402 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 405 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 392 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[96] 296 7
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1031 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1350 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[142] 194 28
set_location Controler_0/ADI_SPI_0/addr_counter[17] 402 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2_1_1_1 236 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1925 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 610 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 275 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[24] 331 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 794 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 389 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[121] 166 10
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 245 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 302 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 296 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 539 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2151 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 513 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1522 97
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0] 301 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 541 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 694 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 651 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[9] 627 57
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[0] 301 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1014 159
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[174] 247 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1514 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[432] 235 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b6_BATJwN_4 230 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[23] 607 63
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 437 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[0] 388 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_2_1_1_1 47 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 335 49
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[3] 257 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 815 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[55] 16 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[85] 90 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1351 256
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 419 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[300] 155 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1532 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2] 647 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[58] 142 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[2] 24 16
set_location UART_Protocol_1/mko_0/counter[7] 288 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 401 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 444 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1060 262
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b6_BATJwN_4 229 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[170] 159 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 570 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 297 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[183] 178 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_2_1_1_1 122 33
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_1 414 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 657 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b6_BATJwN_4 223 24
set_location UART_Protocol_1/mko_0/counter[3] 284 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2_1_1_1 173 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIU2G01[21] 642 75
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1053 156
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b6_BATJwN_4 440 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[3] 391 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 608 63
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 709 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_112 119 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 403 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 717 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1_RNI6LHV1 122 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 308 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b6_BATJwN_4 117 18
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 664 90
set_location ident_coreinst/IICE_INST/mdiclink_reg[130] 135 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1108 97
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[8] 286 28
set_location Communication_Switch_0/un4_write_signal_0_a2 588 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 640 105
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 967 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[42] 237 34
set_location Controler_0/ADI_SPI_1/counter[8] 368 79
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 516 84
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 629 75
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 416 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 391 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[6] 393 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1352 172
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2UC7[4] 623 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_2_1_1 75 33
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1269 196
set_location Controler_0/ADI_SPI_0/data_counter[20] 393 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 414 42
set_location Communication_Switch_0/Communication_vote_vector_0_sqmuxa 589 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 560 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 402 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[2] 387 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0 283 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 469 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 502 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[18] 396 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1 100 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 426 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 337 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1292 174
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[5] 387 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 475 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[27] 126 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[9] 268 16
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[4] 904 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 594 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[123] 73 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1291 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 335 63
set_location Communication_Switch_0/un11_read_signal_0_a2_4 437 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1214 183
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1073 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1_RNI79CV1 149 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 511 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 430 69
set_location ident_coreinst/IICE_INST/mdiclink_reg[100] 74 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 627 73
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b6_BATJwN_4 441 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b6_BATJwN_4 249 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[157] 157 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 689 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[65] 86 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 417 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_2_1_1 42 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 692 73
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 414 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 551 16
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1153 165
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1005 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[35] 12 43
set_location Controler_0/gpio_controler_0/read_data_frame[7] 445 97
set_location Controler_0/Command_Decoder_0/Perif_BUSY 410 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 642 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1531 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 748 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 374 55
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 214 48
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[6] 349 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 614 75
set_location ident_coreinst/IICE_INST/mdiclink_reg[78] 169 34
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 581 39
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[26] 535 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 278 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[3] 258 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 639 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 381 45
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[4] 401 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1_0 129 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[115] 73 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 540 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 431 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1365 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 497 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[490] 249 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[444] 239 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 716 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 433 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 494 87
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0 418 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_2_1_1_1 105 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[19] 270 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 653 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[129] 93 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 614 42
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 415 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 567 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 537 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 679 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[44] 196 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1132 261
set_location UART_Protocol_0/mko_0/counter[11] 371 91
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[6] 392 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 540 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[98] 136 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 562 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/un22_i_a3_1[2] 301 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[186] 246 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1275 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 690 103
set_location Controler_0/Command_Decoder_0/counter[22] 466 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 535 79
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 686 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 433 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 291 52
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[18] 417 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 655 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[87] 146 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[17] 20 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 608 109
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[8] 341 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 974 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1 164 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[0] 413 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 719 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[145] 191 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 632 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ_RNO[0] 378 9
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[14] 405 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 850 291
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[1] 397 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI8KTD2[1] 382 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 634 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[113] 166 19
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1021 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1551 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 261 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 646 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b6_BATJwN_4 224 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 806 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[176] 124 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_12[0] 255 30
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[29] 414 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_2_1_1 197 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 511 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 494 70
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIRHVG[0] 437 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[3] 704 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[108] 280 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 540 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 643 108
set_location ident_coreinst/IICE_INST/mdiclink_reg[146] 248 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 480 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/runstart_d 314 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[175] 175 15
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[3] 631 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 276 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[5] 556 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 605 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[4] 301 36
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1283 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1048 201
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 432 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[25] 327 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 567 91
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_obT_wvW 333 24
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 527 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 548 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1346 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1275 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 564 78
set_location Communication_Switch_0/state_reg_ns_i_a2[5] 457 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[79] 91 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b8_vABZ3qsY 338 25
set_location Controler_0/ADI_SPI_0/data_counter[19] 392 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[56] 25 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1_0 147 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 667 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 712 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[5] 331 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 724 75
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[15] 428 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 616 102
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[11] 407 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[37] 232 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 763 79
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 408 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 386 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 568 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 271 49
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[0] 417 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1969 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b6_BATJwN_4 135 36
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 359 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1509 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1309 199
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[15] 428 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 364 49
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 229 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1_RNIO0KD2 177 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[144] 259 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[77] 54 15
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 517 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 600 60
set_location Controler_0/Command_Decoder_0/state_reg[2] 440 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 697 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1_0 52 21
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 431 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[16] 45 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 343 49
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 522 87
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[7] 342 18
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21] 633 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 665 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1386 229
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[21] 335 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1280 106
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 527 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[316] 168 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[5] 366 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 714 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 822 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_9 102 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1032 198
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 405 96
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 655 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[8] 405 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[6] 560 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 424 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 750 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1070 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1_0 125 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1322 255
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 434 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[64] 191 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[87] 99 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[180] 46 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 470 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 648 102
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 414 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 358 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 669 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 345 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 534 81
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 530 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[9] 59 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1056 228
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 707 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 532 70
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 323 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1_0 40 18
set_location Controler_0/Command_Decoder_0/cmd_data[14] 378 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1635 255
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_2_tz[13] 296 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1088 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 916 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[26] 372 34
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[24] 393 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 977 157
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 207 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 349 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 531 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 276 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1278 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1035 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 394 52
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 412 87
set_location Controler_0/ADI_SPI_0/addr_counter[5] 390 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 637 61
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[5] 418 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 589 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 423 102
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 2248 256
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 986 157
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[93] 145 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 677 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 388 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 800 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_2_1_1 83 21
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[2] 433 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1509 108
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 543 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1063 228
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 574 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1_0 128 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 370 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 614 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 300 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 308 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 851 97
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQDD81[13] 417 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 719 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b6_BATJwN_4 104 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 522 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2_1_1 261 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 593 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 612 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 650 37
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1261 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 350 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 619 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 658 109
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 465 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 959 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 497 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1_0 176 45
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 429 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2_1_1_1 149 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1257 174
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 597 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 406 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 660 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 385 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1_0_RNI3CFB2 73 36
set_location Controler_0/ADI_SPI_1/addr_counter[0] 445 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[5] 22 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 746 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 718 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 693 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1263 192
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 560 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 354 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 428 69
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X 380 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 464 48
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 429 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 596 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 523 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[139] 102 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 477 69
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 404 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[28] 119 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 515 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 457 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO_0 355 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[20] 333 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1 153 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 2128 135
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[4] 396 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1405 261
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 194 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2_1_1_1 189 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 730 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 510 64
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 429 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 737 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 634 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[55] 285 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F 996 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1316 225
set_location Controler_0/ADI_SPI_0/addr_counter[26] 411 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 665 115
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_4_1 381 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1535 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 402 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 453 78
set_location Controler_0/ADI_SPI_1/addr_counter[4] 449 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 911 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[381] 84 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1_RNIDQCG2 55 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 345 70
set_location Controler_0/ADI_SPI_0/data_counter[10] 383 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 662 84
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 429 51
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1053 165
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[112] 175 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_10 26 33
set_location Controler_0/Command_Decoder_0/counter[26] 470 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b8_nUT_TJfx_0_a2 359 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 2149 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1316 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1_0_RNIS3RG2 270 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 724 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1281 109
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 441 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 650 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[65] 67 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 384 84
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 421 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 386 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 861 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[4] 356 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1367 225
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 259 192
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1_0 58 24
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 432 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 654 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 625 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b6_BATJwN_4 246 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_160 165 21
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 441 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 637 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 634 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[19] 51 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 459 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[57] 150 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 668 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 516 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[13] 354 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1277 271
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 871 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 910 112
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 990 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[43] 200 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 752 85
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 509 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 202 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[175] 55 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 692 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[1] 66 19
set_location Controler_0/Command_Decoder_0/counter[3] 447 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNION1D4 360 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 601 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 626 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 350 70
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1002 160
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIV93H1[9] 283 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 380 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 521 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1277 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_2_1_1 74 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 414 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1503 99
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[7] 278 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 447 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1516 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 840 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 217 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 102 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 471 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[3] 233 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 729 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 366 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 476 49
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_1_0_RNITK5B2 363 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_2_1_1 209 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1306 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 954 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1293 97
set_location ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_0 395 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 339 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[6] 35 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1108 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[8] 356 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 728 72
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 458 79
set_location Controler_0/Command_Decoder_0/cmd_data_RNISFD81[14] 423 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1346 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIUR928[7] 230 36
set_location Controler_0/ADI_SPI_0/state_reg[0] 386 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[196] 63 22
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_0 396 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2_1_1_1 234 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 432 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 456 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 402 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 413 99
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1025 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1397 228
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[97] 92 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 352 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 652 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 702 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[77] 64 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[4] 40 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_2_1_1_1 213 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 381 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 536 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[122] 270 10
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[31] 392 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1 260 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0 263 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNIEE3R2 282 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_5_1[15] 425 99
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 436 81
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[29] 293 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1964 306
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[48] 313 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1905 306
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 977 156
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[9] 336 10
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO[4] 311 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1509 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 399 103
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 611 58
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 402 102
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 542 78
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1099 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 511 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 455 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[131] 80 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 250 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 730 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[356] 202 10
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1042 166
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1024 154
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[33] 210 31
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 631 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 842 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[18] 326 37
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1060 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[172] 123 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[506] 281 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 676 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 817 135
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 401 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_2_1_1 33 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 548 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1_RNIKPDB2 231 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 490 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[105] 176 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1063 211
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[18] 407 48
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_30 344 6
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 414 106
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 207 48
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 408 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1 265 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 680 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 670 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 223 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 499 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 745 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 402 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1 73 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1037 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 202 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[143] 190 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_2_1_1_1 68 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1_0_RNIG1N52 191 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_4 369 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 634 105
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1048 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 427 48
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 506 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1369 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1348 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[56] 47 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 438 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 718 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 567 73
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 487 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv_0[31] 559 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 819 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1_0 48 33
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1154 163
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 531 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[3] 336 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 603 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 820 228
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[9] 430 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[416] 129 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[11] 314 22
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 515 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[23] 16 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[54] 140 25
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 541 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1_0 184 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 512 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 716 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 825 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[12] 320 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_3 388 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 600 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 685 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 409 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_2_1_1_1 83 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 644 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2_1_1 91 15
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1317 198
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_a3 369 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1016 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1295 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_96 85 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un1_b3_nfs_2 342 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1247 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 247 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[440] 230 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[11] 441 10
set_location Controler_0/Command_Decoder_0/counter[24] 468 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 615 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 639 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 518 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 699 90
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 375 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[373] 195 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 917 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 394 51
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1158 165
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[24] 372 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 383 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1303 199
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[484] 271 19
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 534 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[21] 520 16
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 225 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 306 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[35] 439 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[4] 258 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 546 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 675 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 424 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[160] 44 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1_RNIVN9D2 84 15
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0_RNI1G8C3 423 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 684 76
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 222 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[59] 27 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 408 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 348 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_r 416 27
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 376 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 228 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 386 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 311 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[201] 63 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 283 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1102 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1 72 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 407 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 502 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 429 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[42] 24 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1142 270
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 630 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b6_BATJwN_4 71 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1007 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[33] 304 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1276 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1060 229
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 441 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_2_1_1 50 33
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 396 105
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 429 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[278] 150 43
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 375 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 276 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_2_1_1 113 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 448 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 520 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 740 84
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 563 82
set_location ident_coreinst/FTDI_INST/mdiclink_reg[2] 370 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0 373 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1282 199
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[1] 344 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 415 36
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 693 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d_RNI3LRT 340 24
set_location Controler_0/ADI_SPI_1/data_counter[28] 449 79
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 355 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 820 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 464 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[126] 118 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 654 97
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b6_BATJwN_4 404 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 707 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1388 174
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UTDI 430 24
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 227 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 365 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 649 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 512 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[5] 288 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[171] 144 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 553 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 637 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 693 76
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 438 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m10 393 30
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_RNI4AEQ2 411 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 393 46
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 357 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[185] 170 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 523 28
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 414 103
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 594 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 647 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 390 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 827 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 494 31
set_location UART_Protocol_0/mko_0/counter[13] 373 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 628 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 700 70
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1160 165
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 567 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[29] 330 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 569 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 741 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1408 216
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[7] 426 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 723 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1673 333
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 423 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 604 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1427 210
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 509 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 514 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[5] 554 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b6_BATJwN_4 17 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[170] 194 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1 232 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 546 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 252 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[156] 154 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 624 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[125] 160 19
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 217 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 408 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1277 174
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 407 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1_0 138 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 838 133
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[11] 345 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 471 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[22] 289 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[85] 77 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[58] 154 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[320] 177 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2_1_1_1 174 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1_RNIR0N22 168 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[184] 216 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 362 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 717 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 378 49
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 625 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_95 103 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 690 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 810 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[4] 169 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1418 211
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[3] 340 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4 422 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 399 37
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 439 72
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[30] 292 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 356 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 643 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 463 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[10] 325 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[176] 221 22
set_location Controler_0/Command_Decoder_0/state_reg[3] 438 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[125] 78 16
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 432 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[58] 91 19
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1001 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_2_1_1 121 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[318] 175 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 656 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_126 173 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 427 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1274 192
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 988 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 985 142
set_location Controler_0/ADI_SPI_0/addr_counter[21] 406 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[8] 354 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 366 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1302 199
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 687 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_2_1_1 125 33
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1268 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 230 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 229 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1 265 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 266 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 701 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[4] 561 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1726 220
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1281 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 668 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1 129 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[13] 354 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 552 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[192] 73 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1003 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 691 112
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 265 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 652 97
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[14] 425 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[309] 186 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 528 33
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 637 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1_0_RNIJ1HD2 178 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 648 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAP3R1[4] 815 144
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 409 105
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[11] 1136 154
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3[1] 346 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[6] 540 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1403 211
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 787 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[4] 106 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 682 69
set_location Controler_0/ADI_SPI_0/divider_enable 369 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[9] 352 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[114] 205 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[24] 20 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 841 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 684 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 431 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[456] 237 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 456 78
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1097 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 431 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 648 114
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 619 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 468 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1288 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 320 52
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE_CLK_GATING_AND2 404 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1295 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 389 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv_0[31] 552 15
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 376 84
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 424 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[67] 188 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1006 289
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0] 313 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 639 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 547 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 670 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 804 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1_0 183 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc 406 15
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 349 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv_0[31] 553 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_voSc3_rGt_0_RNIPCPK2 406 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 601 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 565 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 632 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1_0 106 18
set_location UART_Protocol_1/OR2_0 316 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 600 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 510 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 522 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 606 78
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 217 51
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[8] 406 7
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1460 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 619 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 688 100
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 371 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_121 206 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[157] 146 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[182] 315 19
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 280 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 424 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 1299 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 725 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 279 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[116] 161 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 547 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[46] 294 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[393] 96 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_2_1_1_1 69 21
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 461 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 545 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[21] 338 37
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1086 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 614 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[151] 238 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 410 105
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 474 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1293 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 248 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[144] 237 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 774 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 417 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[175] 235 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 475 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[16] 350 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[117] 153 15
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 446 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_107 198 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[158] 255 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 384 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1 130 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[146] 154 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 976 160
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 602 31
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1058 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1 60 36
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1294 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 2153 265
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1 138 18
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 213 48
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_6 421 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 333 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 600 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1_RNI6QO92 219 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[1] 374 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b6_BATJwN_4 166 9
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_40 336 6
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 246 51
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 452 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1_1 247 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[298] 144 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 465 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[5] 512 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[162] 152 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 555 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 685 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[166] 151 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 269 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[136] 105 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[4] 414 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 548 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[48] 37 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[155] 151 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22] 324 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 469 55
set_location UART_Protocol_0/mko_0/counter[0] 360 91
set_location Controler_0/gpio_controler_0/state_reg[4] 429 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 572 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 674 79
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY_0 348 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1316 199
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[0] 560 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 483 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc1 266 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[16] 365 22
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 596 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 637 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 438 88
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 426 58
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b6_BATJwN_4 412 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[11] 269 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 559 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[17] 344 37
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 387 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[17] 402 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 341 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b6_BATJwN_4 32 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 609 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 508 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[81] 90 36
set_location Controler_0/Command_Decoder_0/counter[0] 451 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 273 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[3] 493 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[68] 105 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2_1_1_1 255 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[360] 182 16
set_location Controler_0/ADI_SPI_1/data_counter[18] 439 79
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 497 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1412 183
set_location Controler_0/ADI_SPI_0/counter[3] 361 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[29] 639 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 635 76
set_location ident_coreinst/FTDI_INST/mdiclink_reg[3] 367 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[176] 174 16
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 216 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 418 57
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 637 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 608 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[6] 356 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 340 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 384 102
set_location ident_coreinst/IICE_INST/mdiclink_reg[40] 231 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b6_BATJwN_4 179 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 346 43
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 432 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 254 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 799 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 564 79
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 442 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB 367 22
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[13] 424 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[17] 327 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[26] 296 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1274 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 669 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[415] 125 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[358] 200 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo_RNO 563 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 603 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 334 54
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 388 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1 111 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 266 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 615 72
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 525 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 380 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[1] 33 25
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 414 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1140 271
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 546 82
set_location Controler_0/REGISTERS_0/state_reg[0] 415 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 457 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 422 42
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[0] 1066 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 328 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[13] 606 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 661 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 607 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1407 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 419 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 657 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 482 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 377 57
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1 417 6
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[3] 594 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_o2_0[0] 551 27
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 589 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[168] 150 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 329 54
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a4 374 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 697 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 435 81
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1102 160
set_location Controler_0/ADI_SPI_1/addr_counter[31] 476 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1506 271
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 402 43
set_location Controler_0/ADI_SPI_1/data_counter[0] 421 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 673 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 467 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b6_BATJwN_4 146 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 383 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 624 79
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[2] 412 7
set_location Controler_0/Command_Decoder_0/counter[6] 450 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 694 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 864 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 500 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 845 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1372 171
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_11_1 440 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 696 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[480] 267 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[58] 138 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 672 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[137] 107 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[154] 149 31
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 486 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 606 63
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[3] 433 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[8] 56 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 663 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1398 208
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 624 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[2] 321 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1_0 37 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[130] 82 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 404 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 325 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 592 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 670 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 574 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 451 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[106] 164 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[12] 266 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 613 64
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2_0 375 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[76] 91 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_r 408 27
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 660 87
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 388 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[28] 589 19
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[4] 769 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 982 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1001 141
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_RNO 545 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 543 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 422 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_2_1_1_1 70 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[51] 166 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[33] 354 16
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 654 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 853 115
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 473 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b6_BATJwN_4 238 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[61] 44 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 661 81
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UTDI 420 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_2_1_1 30 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 354 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 792 138
set_location Controler_0/ADI_SPI_1/counter[7] 367 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b6_BATJwN_4 269 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1138 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2_1_1 103 15
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 206 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[312] 176 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 377 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 453 52
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 382 81
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b6_BATJwN_4 430 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[147] 175 37
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1081 169
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[10] 407 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b6_BATJwN_4 137 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[169] 333 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1292 108
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 699 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 195 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 487 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 398 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 359 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 979 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 662 109
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[10] 321 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 421 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1494 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1061 144
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[19] 408 10
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 459 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1091 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 927 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[165] 200 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[71] 102 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 682 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 422 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 513 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 430 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 602 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 468 78
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 485 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[13] 289 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 255 192
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIBFO07[4] 256 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_a4 544 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIADE01[18] 625 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 359 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[56] 47 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1_0 194 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1_RNINHU92 168 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1035 160
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 12 164
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 597 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 669 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[63] 69 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 644 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 665 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[2] 355 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1_0 220 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 970 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 813 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1_0 86 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 712 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M[17] 398 99
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[13] 646 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1508 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 710 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_9 134 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 249 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIUPV11 483 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 560 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1297 208
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 214 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[75] 89 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 427 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2222 174
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1056 156
set_location Controler_0/gpio_controler_0/state_reg[3] 424 91
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 419 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 653 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 628 97
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI27G01[23] 599 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 714 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 675 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 738 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2205 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1 68 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1404 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 637 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 361 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 753 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 602 88
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 337 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1520 96
set_location Controler_0/gpio_controler_0/un16_write_signal_2 442 90
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 375 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[34] 21 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 698 105
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 343 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 548 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1276 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[143] 273 7
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 350 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[2] 337 21
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 656 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 464 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 338 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[142] 201 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1504 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_2_1_1 35 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 708 102
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1759 280
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 492 70
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[0] 430 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[26] 59 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 455 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1_0 70 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_2_1_1 112 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 488 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 536 69
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 451 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1372 175
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[7] 406 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1520 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[1] 555 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL 674 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 460 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 456 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 409 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[455] 233 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 638 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 450 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[0] 345 22
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1056 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 618 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[301] 153 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1 278 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 273 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 334 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1354 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 505 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 553 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 513 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY 274 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0 971 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[170] 287 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 640 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[54] 43 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 432 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 272 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[50] 167 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 551 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNIUSHT[1] 561 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 639 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 611 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 477 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1326 256
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 461 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 530 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 859 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1410 222
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 274 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1348 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 847 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1313 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 684 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 241 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[114] 131 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1347 172
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 426 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 716 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 486 85
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_6 422 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 744 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[21] 291 15
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 393 105
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[4] 429 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 254 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1345 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[168] 201 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 808 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 443 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1930 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[22] 537 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 643 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_2_1_1_1 242 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[6] 357 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 269 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[40] 201 31
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 410 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[343] 168 10
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_4 428 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b6_BATJwN_4 49 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[42] 197 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 744 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 825 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[183] 221 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1_RNIQKP32 233 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 355 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b6_BATJwN_4 144 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 315 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 838 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_2_1_1 66 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 529 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 705 84
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[12] 350 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[40] 363 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 686 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 539 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1143 271
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 334 43
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 439 103
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1280 199
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[12] 339 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[12] 320 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[87] 309 7
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 293 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[16] 273 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 462 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 647 108
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 451 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[221] 64 34
set_location UART_Protocol_1/mko_0/counter_5_axb_4 309 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 317 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 412 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1307 100
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 370 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 660 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 711 78
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 229 46
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 408 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 696 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[352] 190 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 627 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 591 70
set_location ident_coreinst/IICE_INST/mdiclink_reg[82] 176 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 523 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 397 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1409 223
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 456 79
set_location ident_coreinst/IICE_INST/mdiclink_reg[43] 229 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[248] 72 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 336 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 487 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 524 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1127 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 679 73
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 418 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1279 271
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 337 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[186] 67 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 372 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[131] 96 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[18] 44 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 970 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 474 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 568 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 473 72
set_location UART_Protocol_0/OR2_0 394 90
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL_RNID83F 356 33
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 458 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 285 45
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[34] 437 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 566 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1300 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 457 70
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 354 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 400 84
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 421 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 547 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 623 76
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 433 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_135 167 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1000 288
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 609 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 990 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIR6TC[12] 300 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 701 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 262 52
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 376 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[76] 53 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 644 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 979 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[2] 318 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 805 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[9] 594 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 394 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 650 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[29] 592 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 425 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[176] 332 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 573 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 601 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 499 64
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 433 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 541 73
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 369 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[46] 199 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[60] 297 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 359 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[68] 59 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[134] 99 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1_0_RNI35AB2 122 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 384 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o2 636 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_2_1_1_1 33 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2_1_1_1 157 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[41] 195 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 835 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 773 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 885 70
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[6] 395 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1519 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[11] 299 31
set_location Controler_0/Command_Decoder_0/cmd_data_RNI8COE1[16] 399 99
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 370 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 403 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 528 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[164] 261 10
set_location Controler_0/REGISTERS_0/state_reg[1] 369 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 500 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 296 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[6] 250 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3[2] 348 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 414 70
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 495 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[13] 406 52
set_location Controler_0/ADI_SPI_1/state_reg[0] 427 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 705 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1391 229
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[75] 33 34
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 468 72
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 478 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 563 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[6] 406 10
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[0] 903 115
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[7] 348 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[41] 366 16
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[4] 404 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 623 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 485 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN_8_0_a3_0_a4 535 27
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 396 99
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 635 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 271 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[181] 177 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[0] 386 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 715 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 419 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 425 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1349 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 511 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 662 111
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1032 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1491 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1676 295
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[404] 135 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[159] 190 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[17] 368 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 701 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[10] 415 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 554 81
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 452 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 443 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1061 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 332 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 575 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[22] 17 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 274 61
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 417 64
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 237 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 494 64
set_location Controler_0/ADI_SPI_0/data_counter[8] 381 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1303 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[329] 188 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 353 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[117] 153 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 542 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1063 229
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 453 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 667 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 756 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 388 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 682 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[30] 439 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 404 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 978 160
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[1] 418 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 868 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 456 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 659 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 848 112
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 571 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[1] 12 18
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 594 72
set_location UART_Protocol_0/mko_0/counter[7] 367 91
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 670 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 630 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 512 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 322 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 368 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 691 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1_RNIVP142 75 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 645 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 517 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b6_BATJwN_4 71 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 330 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[18] 572 16
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 219 46
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 428 63
set_location ident_coreinst/FTDI_INST/mdiclink_reg[38] 399 10
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 440 63
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[4] 844 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 671 112
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_28 342 6
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 418 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 539 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 337 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[121] 109 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[2] 358 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 998 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 383 99
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1078 159
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[141] 182 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 997 181
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[42] 368 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[127] 90 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 413 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_2_1_1 33 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[510] 282 25
set_location Controler_0/ADI_SPI_1/addr_counter[23] 468 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1266 174
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 463 84
set_location Controler_0/Command_Decoder_0/counter[25] 469 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 697 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 469 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[41] 323 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 561 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1419 211
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 477 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 534 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv_0[31] 529 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 293 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 817 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 463 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_3[13] 294 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIJNTP3[12] 381 96
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 505 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 531 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[140] 98 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 538 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_11 242 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[9] 81 18
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 446 57
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1063 189
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 995 160
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[94] 167 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 975 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 564 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[261] 147 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL7 345 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 447 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_2_1_1 83 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 291 48
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 440 102
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1_1 420 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[70] 305 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 653 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1387 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 824 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[30] 293 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[330] 186 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 825 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[16] 608 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 424 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 411 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 622 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1005 106
set_location ident_coreinst/IICE_INST/mdiclink_reg[85] 174 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1513 96
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1060 154
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1152 166
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 352 51
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[0] 452 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 762 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 767 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 475 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 268 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 401 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 468 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 428 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 333 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1 73 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 427 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1_0 147 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[76] 53 16
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[2] 276 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[44] 195 34
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 196 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 783 141
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[35] 349 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_4 409 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[217] 58 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 406 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1308 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1_0 150 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 438 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 463 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 614 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[135] 111 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 533 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1090 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 745 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 461 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv[31] 597 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 641 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 467 82
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 999 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b6_BATJwN_4 14 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 487 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[30] 110 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 331 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[12] 338 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[128] 269 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 336 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[94] 295 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[177] 220 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[96] 91 42
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1275 199
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_2_1_1_1 38 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[124] 79 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1015 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 799 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 242 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2153 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_2_1_1_1 107 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1086 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1928 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[54] 153 19
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 443 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[178] 173 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[20] 263 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_o2[8] 529 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[172] 149 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid_RNI49FT 645 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1 274 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[176] 174 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 842 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_2 260 30
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 963 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1029 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 435 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2_1_1 173 9
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 305 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 619 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 233 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b6_BATJwN_4 46 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[76] 30 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[21] 325 36
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 449 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 289 48
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb[0] 413 27
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 394 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[5] 22 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[479] 268 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[131] 96 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[155] 144 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 798 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[177] 121 25
set_location ident_coreinst/FTDI_INST/mdiclink_reg[19] 341 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 605 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[502] 285 22
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 473 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b12_oFTt_v5rb3b4_RNICSN04 271 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 523 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1000 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 715 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1385 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[101] 294 7
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 277 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[182] 80 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[1] 552 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1506 108
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 609 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 420 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 460 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[4] 322 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 544 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1421 211
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[98] 293 7
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 420 72
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_3_i_m2 368 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 636 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 704 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[74] 58 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[32] 20 43
set_location Controler_0/ADI_SPI_1/data_counter[5] 426 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 414 73
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 434 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[24] 329 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[52] 155 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 689 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[15] 323 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 284 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 702 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 2137 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1405 228
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2_1_1_1 94 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 664 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[30] 406 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 308 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 928 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 264 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[32] 307 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 571 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[57] 284 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 344 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 572 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[6] 44 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 510 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 717 91
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 427 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 692 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1029 211
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 482 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_N_5_i_i_o2 453 96
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 391 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 483 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[9] 333 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[24] 334 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[369] 197 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 619 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 2125 135
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 974 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[117] 160 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 636 118
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 409 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b6_BATJwN_4 227 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6 431 69
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 993 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 714 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[20] 340 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1_0 71 15
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1293 199
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1_RNIVO9P2 61 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNICEDJ1[0] 434 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1111 96
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 374 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 318 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 719 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[6] 555 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 389 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 613 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 694 70
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[2] 416 19
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 336 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[178] 173 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 983 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1_RNI3L3O2 266 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[105] 279 7
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1273 199
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH912_0_a4 371 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 262 219
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1_0 118 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[159] 123 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 689 100
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 660 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1_1 285 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 658 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 450 37
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 527 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 400 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[186] 189 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1_0 148 33
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 204 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 957 262
set_location Controler_0/ADI_SPI_0/addr_counter[28] 413 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 397 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[383] 85 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a2_0_0 617 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 569 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[2] 525 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1_0_RNIK9BI2 76 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[0] 344 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1084 166
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 412 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 640 75
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 517 87
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNINQCR[0] 281 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[114] 186 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 392 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1 118 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m9_0 392 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 451 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[411] 109 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 477 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[11] 21 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b6_BATJwN_4 145 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 449 297
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 416 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 408 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[95] 87 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[10] 429 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1507 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 620 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1026 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o 136 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[116] 162 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[4] 258 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[86] 160 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 600 73
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1047 159
set_location UART_Protocol_1/mko_0/counter[6] 287 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[181] 213 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 613 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 277 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[317] 169 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 425 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 402 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 348 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1_0_RNIF5CC3 28 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1297 198
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 575 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[104] 179 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 506 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 536 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 484 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b6_BATJwN_4 63 15
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 452 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 823 109
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 506 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[288] 158 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 331 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 618 61
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[22] 325 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 501 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[126] 76 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 797 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 672 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[19] 374 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 443 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1292 198
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[22] 328 37
set_location Controler_0/gpio_controler_0/read_data_frame[6] 455 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 800 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[10] 324 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2_1_1_1 191 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 294 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 670 102
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 529 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[115] 130 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 484 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1280 270
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 509 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 243 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 690 79
set_location ident_coreinst/IICE_INST/mdiclink_reg[129] 137 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 417 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 677 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1_0 97 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[5] 351 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[19] 603 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[4] 13 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_2_tz[13] 367 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[257] 64 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 408 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[89] 90 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1115 175
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 359 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 481 37
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 443 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1240 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 953 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1 74 30
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1 412 6
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1062 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 683 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 511 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1435 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 706 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 708 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 402 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2_1_1 93 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_2_1_1 77 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 570 18
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 518 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 536 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 239 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[127] 95 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 618 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 392 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 636 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1655 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme8 356 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1305 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 417 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 999 144
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0_RNI1QL32 404 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 388 46
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 508 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1150 271
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 714 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNI56JF[1] 272 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[32] 20 42
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[0] 1061 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[53] 151 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_1[2] 303 33
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 439 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 611 63
set_location Controler_0/ADI_SPI_0/addr_counter[0] 385 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 295 51
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 693 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b6_BATJwN_4 148 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 750 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1045 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 257 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[80] 82 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[49] 40 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[104] 174 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 704 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1 124 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 743 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[151] 122 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1065 211
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0_RNILTEH2 407 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 462 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 590 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1 122 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[10] 313 22
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[20] 415 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 968 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 526 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[144] 101 34
set_location ident_coreinst/IICE_INST/mdiclink_reg[32] 240 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[44] 389 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[19] 53 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[400] 105 16
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[4] 385 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[19] 330 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[10] 23 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 536 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1_0 22 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 1053 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1 164 36
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 652 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[111] 149 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 356 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNISL6P[5] 400 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 751 84
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b6_BATJwN_4 417 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[499] 256 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 528 79
set_location Controler_0/ADI_SPI_0/addr_counter[4] 389 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 823 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[108] 174 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1_0 29 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[197] 61 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 347 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[17] 36 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 390 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[6] 78 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_7 392 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[109] 169 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 413 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 630 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 426 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 623 109
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 430 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[40] 30 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[39] 303 16
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 224 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1123 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[63] 35 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 368 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[70] 107 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[321] 179 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1041 202
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[4] 1072 109
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 650 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 645 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[133] 108 21
set_location ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_3 380 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[8] 557 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[2] 372 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 635 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_3_1[9] 345 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b6_BATJwN_4 225 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 404 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1_1 347 21
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 474 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[12] 321 22
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 605 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 476 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 404 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[184] 215 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[7] 386 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[162] 152 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[34] 302 16
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_5 427 24
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 446 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 2156 264
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 378 48
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 418 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[38] 33 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 434 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[3] 336 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 434 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 381 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 430 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1425 210
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[1] 555 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[188] 244 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[140] 217 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 265 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 266 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 980 156
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[3] 376 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[1] 342 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[66] 37 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[18] 326 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 825 139
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 329 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 335 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 538 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[1] 344 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1287 106
set_location ident_coreinst/IICE_INST/mdiclink_reg[23] 259 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1 343 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 828 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 552 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 392 70
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 376 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1367 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2_1_1 241 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1249 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 805 138
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 523 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1320 255
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 428 88
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 307 43
set_location Controler_0/ADI_SPI_1/state_reg[1] 426 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 476 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 804 135
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 378 84
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 637 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1287 195
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 495 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 606 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[451] 239 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 590 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1064 210
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 403 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1315 199
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[6] 399 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 390 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2121 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1923 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1292 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1337 175
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_6 420 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 356 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1_RNIVSCC2 75 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 600 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1366 172
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 511 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m11 386 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1304 99
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 618 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 500 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_2_1_1 60 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[98] 163 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1255 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1242 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1263 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req 354 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[357] 198 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[79] 31 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 308 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 797 138
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1053 166
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_5 148 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1321 255
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1040 166
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 645 58
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 440 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 2224 175
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 627 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 197 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[26] 28 34
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b6_BATJwN_4 400 6
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 594 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 698 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 671 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 661 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 355 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 779 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 824 115
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 660 90
set_location UART_Protocol_0/mko_0/counter[4] 364 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[6] 357 34
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1044 156
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[102] 187 31
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 525 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b6_BATJwN_4 158 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1_0 82 36
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 663 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[68] 100 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1_0 29 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[172] 331 19
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 363 46
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 531 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 674 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2_1_1 274 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 390 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 950 136
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 514 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[128] 107 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 528 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1_0_RNIAQIO2 59 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[478] 271 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[64] 43 16
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 648 84
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[2] 414 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 301 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0 425 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1262 175
set_location Controler_0/ADI_SPI_1/addr_counter[17] 462 91
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 418 103
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[5] 416 7
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1121 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1272 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 968 159
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 325 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 252 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 571 87
set_location ident_coreinst/IICE_INST/mdiclink_reg[5] 232 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 933 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 462 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 546 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 485 85
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[2] 439 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 405 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[83] 86 37
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 322 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b6_BATJwN_4 130 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[0] 385 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 691 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[9] 326 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 414 37
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 412 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1_0 71 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1291 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[11] 299 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[140] 233 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 400 73
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 421 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_2_1_1_1 28 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 330 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 643 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[164] 200 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[6] 350 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1_0 250 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 460 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 392 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1148 270
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 534 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 668 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 642 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 985 156
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 463 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY 312 34
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 376 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[35] 216 31
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 478 90
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1707 208
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[3] 306 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 461 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1285 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 404 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 767 87
set_location ident_coreinst/IICE_INST/mdiclink_reg[35] 234 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 397 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[6] 301 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[83] 83 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[13] 34 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1093 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1293 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 385 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 495 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[102] 161 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1355 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 440 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[11] 633 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1034 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_2_1_1 208 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1_RNIG3SJ2 43 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1259 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 398 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 621 109
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[21] 391 34
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 973 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_2_1_1_1 21 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[14] 570 16
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 360 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 396 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0 241 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[231] 70 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 666 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 640 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs32_5 251 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[125] 78 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 568 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1253 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1003 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1334 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 594 78
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 437 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[424] 239 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[361] 190 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2047 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv_0[31] 560 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[12] 310 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1064 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1400 228
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 422 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[98] 129 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 685 69
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[16] 404 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 651 43
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[5] 418 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 536 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 669 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[175] 249 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1226 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[64] 72 19
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 435 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[26] 44 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[5] 417 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[172] 204 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[49] 143 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[100] 163 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 332 49
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 690 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[16] 609 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1273 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 392 45
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 432 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 860 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 493 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[514] 264 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 687 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_2_1_1 131 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 447 49
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 961 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 914 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_o2[0] 548 27
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 643 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 439 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[3] 314 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 322 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b6_BATJwN_4 181 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 282 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1353 226
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 389 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[106] 219 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 713 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 703 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 620 102
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 640 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 495 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 530 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[1] 357 31
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 423 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1098 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 432 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 381 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_2_1_1 65 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[160] 121 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 423 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[81] 174 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 672 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 360 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO 373 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[120] 167 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1336 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 668 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[62] 31 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_2_1_1 133 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 637 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[165] 196 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 611 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 543 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 376 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 632 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 394 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 657 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1273 270
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 612 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 338 52
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 313 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv_0[31] 607 15
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 390 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b6_BATJwN_4 154 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 807 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 344 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[2] 625 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[2] 392 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_2_1_1_1 245 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[35] 305 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1056 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 542 73
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[6] 408 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 356 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1789 306
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 829 109
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[0] 309 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[82] 72 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 413 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1062 211
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 915 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 761 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 553 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 569 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[1] 351 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1296 99
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 694 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 550 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 673 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[138] 104 31
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 378 76
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 367 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 399 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[51] 36 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2_1_1 270 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 703 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 616 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[339] 173 19
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 607 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[182] 171 21
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[3] 400 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 601 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[9] 20 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1398 207
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 387 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1518 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 314 48
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 383 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 427 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 332 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 432 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 679 87
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[12] 292 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4[12] 50 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[7] 136 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1160 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 433 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 617 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 650 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[19] 22 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 757 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 782 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 361 69
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 384 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 683 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.un1_b5_OvyH3_RNIEGR61 392 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 454 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[139] 272 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[1] 347 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 769 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 542 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 678 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 645 111
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 376 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1064 127
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 354 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[498] 260 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 690 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 572 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[43] 361 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 536 30
set_location ident_coreinst/IICE_INST/mdiclink_reg[36] 235 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 846 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1_0_RNION8B2 86 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[105] 166 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[449] 229 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[86] 90 28
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[2] 375 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_124 106 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 243 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[147] 152 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[25] 524 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 288 117
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 551 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[37] 213 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 434 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 489 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 512 25
set_location UART_Protocol_0/mko_0/counter[21] 381 91
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 466 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 651 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 423 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 538 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 937 135
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[28] 328 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1042 202
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[19] 312 10
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 372 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[85] 112 34
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 706 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[18] 383 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 429 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[7] 356 34
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 476 73
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[7] 287 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[163] 260 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 621 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 303 51
set_location Communication_Switch_0/DEST_2_Fifo_Empty 598 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 699 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 626 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1229 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_2_1_1 220 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 614 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[17] 327 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[464] 246 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[0] 368 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[188] 187 25
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 365 45
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[5] 1130 154
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[6] 1119 142
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[3] 1116 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_2 153 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 624 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 300 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[64] 73 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 498 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNIL4552 366 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[167] 148 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b6_BATJwN_4 182 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[8] 395 19
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 503 82
set_location Controler_0/gpio_controler_0/read_data_frame[8] 451 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 647 106
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[5] 599 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 957 145
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 628 64
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 532 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[11] 429 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[125] 118 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[0] 354 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 686 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1 98 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[22] 339 37
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 379 54
set_location Controler_0/ADI_SPI_1/addr_counter[3] 448 91
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 610 78
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1004 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1011 181
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 404 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[20] 308 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 616 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 435 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 313 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1020 210
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 589 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 689 81
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[13] 318 10
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 366 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1126 97
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[18] 313 9
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 365 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1233 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 986 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 389 106
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[4] 590 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b6_BATJwN_4 39 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 2245 256
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 681 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 656 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[79] 62 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 721 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 645 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1215 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 363 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 622 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 499 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req 332 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[83] 308 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[5] 355 19
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 425 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1508 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 392 55
set_location ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF5_0 413 24
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_6_RNICG3O5 387 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 823 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 688 85
set_location Controler_0/gpio_controler_0/Outputs[12] 381 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[35] 48 22
set_location Controler_0/Command_Decoder_0/decode_vector[0] 426 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 633 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 355 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1 159 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 437 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 462 78
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[8] 420 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[128] 75 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 865 114
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[3] 257 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 736 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 695 102
set_location ident_coreinst/FTDI_INST/mdiclink_reg[28] 294 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 650 43
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1_1 442 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 620 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[44] 292 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 764 85
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[21] 403 34
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_4 412 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 267 48
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[5] 642 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1_RNIDRAF2 85 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 517 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[5] 399 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[43] 314 16
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 648 91
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[16] 392 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_108 133 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 457 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_2_1_1_1 241 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 593 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 433 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 717 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 604 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[101] 173 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 437 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[62] 185 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 553 34
set_location Controler_0/Command_Decoder_0/cmd_data[15] 372 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[3] 336 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 638 61
set_location Controler_0/gpio_controler_0/Outputs_6[6] 433 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 620 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1507 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 417 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1_RNIEQGP7 296 36
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 456 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[17] 345 7
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[7] 404 7
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 417 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 509 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 181 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 510 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 396 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 706 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[60] 80 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 770 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 1116 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[178] 224 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[159] 38 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 613 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc4 270 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 606 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b6_BATJwN_4 203 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 660 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 985 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 260 255
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[114] 166 15
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[4] 413 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1021 154
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[4] 409 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 629 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[108] 170 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 388 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN 535 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 610 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 279 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY 348 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 653 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1490 106
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[7] 256 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 375 45
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1095 247
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 421 103
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[25] 438 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 558 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 530 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[102] 224 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[22] 340 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 385 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 498 75
set_location Controler_0/Command_Decoder_0/counter[19] 463 61
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23] 695 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[177] 172 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1_0 190 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[18] 301 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[8] 335 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 622 70
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 470 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 687 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[48] 283 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1013 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 608 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1045 210
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 404 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1072 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 760 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 765 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 653 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[18] 44 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[123] 186 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1000 289
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 395 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 704 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1285 192
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 453 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 684 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1 183 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_4 284 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 485 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 217 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 1003 141
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 426 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 797 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[477] 274 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 711 88
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[41] 356 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[0] 558 31
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 357 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 813 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1_0 124 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 343 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_122 178 21
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 324 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 775 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[86] 109 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 451 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[88] 75 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIAR2S[1] 307 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 685 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1_0 72 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 561 87
set_location Controler_0/gpio_controler_0/un7_read_signal 401 99
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 377 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 755 82
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[5] 395 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1279 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 867 135
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[1] 646 75
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 390 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 470 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 188 43
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[10] 403 25
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 521 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 818 142
set_location ident_coreinst/IICE_INST/mdiclink_reg[18] 266 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 311 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 290 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 483 73
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 515 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 657 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_2_1_1_1 24 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[20] 333 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b6_BATJwN_4 215 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 953 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[420] 237 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 644 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 847 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1_0 31 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[303] 190 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1_0 251 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0] 355 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[111] 214 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_1 389 9
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 367 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1840 142
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[6] 430 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 547 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[3] 343 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0_RNIAMIH2 241 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1361 172
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[6] 423 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 717 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 306 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[2] 105 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 333 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 644 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 368 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 437 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 297 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1040 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 338 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[145] 191 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1104 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b6_BATJwN_4 240 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[28] 590 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[12] 356 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[119] 165 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1 255 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 505 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[11] 342 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 669 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 485 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 471 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 450 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 251 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2156 309
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 307 49
set_location ident_coreinst/FTDI_INST/mdiclink_reg[8] 365 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[134] 271 7
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 950 262
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 540 84
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 484 81
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 676 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1009 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 569 37
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim 1159 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIR7UB7[5] 236 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[36] 26 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[14] 320 22
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1231 193
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[5] 1118 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 779 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1367 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[208] 82 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 530 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 368 49
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b11_nYByBFtg_XH_0_a2_2 377 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 514 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 415 60
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 431 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1273 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 801 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 432 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 671 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[92] 116 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1295 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1002 288
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 692 81
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 517 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x[1] 379 19
set_location ident_coreinst/FTDI_INST/mdiclink_reg[4] 371 7
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1674 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 622 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 555 88
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[3] 445 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[81] 307 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[38] 212 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 691 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 731 79
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 371 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg_RNIRMH7[7] 267 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1_RNICCLB2 90 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 637 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[11] 540 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 423 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1_0 84 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 843 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[4] 294 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1_0 116 36
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 443 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 688 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[9] 268 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[0] 405 22
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[14] 641 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 669 108
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 412 64
set_location Controler_0/ADI_SPI_0/state_reg[2] 389 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1454 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[26] 620 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 716 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 401 76
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 457 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 355 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1675 255
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 677 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1223 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 371 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[12] 589 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[46] 202 31
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_0_1 393 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 615 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 652 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1406 229
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 711 84
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 555 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[1] 344 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 789 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[93] 125 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 627 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQ83R1[0] 793 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[13] 413 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[0] 389 10
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 437 64
set_location Controler_0/ADI_SPI_0/addr_counter[16] 401 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 370 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 826 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1108 124
set_location ident_coreinst/IICE_INST/mdiclink_reg[65] 183 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1_0 131 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 609 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1 221 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_1 367 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[1] 263 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 495 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 340 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 699 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1149 271
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 613 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 397 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b6_BATJwN_4 199 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[47] 159 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 319 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[163] 258 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[0] 253 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[16] 300 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d 350 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 569 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[71] 49 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 758 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 355 49
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 615 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1_0 130 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1_1 257 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 639 76
set_location Communication_Switch_0/read_data_frame_1_RNO[1] 590 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 533 88
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 445 57
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1_1 416 9
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 667 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 401 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 419 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[50] 167 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1301 235
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[2] 279 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1424 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 646 108
set_location Controler_0/ADI_SPI_0/write_read_buffer 384 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[52] 155 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1_0_RNIRT113 24 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[173] 129 25
set_location Controler_0/Command_Decoder_0/counter[1] 445 61
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 437 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 354 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[21] 522 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[14] 397 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 961 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 712 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 368 55
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 415 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 228 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 420 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_2_1_1 57 27
set_location UART_Protocol_0/mko_0/counter[5] 365 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1351 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 749 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1012 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 474 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 327 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[20] 553 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 689 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 342 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 243 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 614 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[331] 183 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1457 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 507 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b6_BATJwN_4 73 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[24] 534 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 630 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 702 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 365 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 405 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[448] 231 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 600 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[23] 16 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 759 79
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 997 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[215] 52 28
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 355 73
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 669 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[146] 181 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 614 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[7] 311 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[15] 566 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 406 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1 280 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[213] 50 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 245 49
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 454 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[9] 358 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_2_1_1_1 32 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 543 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 436 87
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1093 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 386 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[169] 214 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 668 100
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1049 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 953 156
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 658 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 267 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 414 60
set_location ident_coreinst/IICE_INST/mdiclink_reg[31] 238 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[489] 243 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 228 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_8 267 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 1006 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[187] 70 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 279 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b6_BATJwN_4 94 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 572 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 575 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 419 103
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI6ITD2[0] 378 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[25] 13 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 481 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[1] 591 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[76] 83 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[497] 262 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[53] 282 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1279 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1358 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 299 61
set_location ident_coreinst/FTDI_INST/mdiclink_reg[13] 303 4
set_location ident_coreinst/IICE_INST/mdiclink_reg[29] 257 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1222 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 641 103
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 598 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[133] 81 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[460] 249 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 768 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 488 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15] 307 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[15] 410 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1 67 27
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[30] 390 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a3_1 145 24
set_location Controler_0/Command_Decoder_0/counter[2] 446 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1002 145
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_163 205 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 438 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 707 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 674 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF11 338 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[51] 166 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 573 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[26] 327 7
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 424 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[15] 37 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 805 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[151] 150 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b6_BATJwN_4 53 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 663 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 498 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_2_1_1_1 128 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[112] 175 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 379 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1411 222
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 695 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[184] 220 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 758 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[51] 164 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[68] 68 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 460 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 642 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o 169 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[3] 598 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 805 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b6_BATJwN_4 49 21
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 366 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1058 228
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[3] 62 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1_0_RNI54182 254 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 606 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 554 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[28] 404 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 692 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 449 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[39] 225 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 712 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 484 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[22] 381 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 604 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 676 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 701 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[14] 318 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1_RNIGDGK2 191 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 696 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_6 258 36
set_location UART_Protocol_0/mko_0/counter[23] 383 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 607 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 809 115
set_location UART_Protocol_1/mko_0/counter[8] 289 124
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 220 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 925 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 718 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1381 229
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1_0_RNI3IUD2 133 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 534 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 600 79
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 325 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 362 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[3] 407 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 687 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 667 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2124 306
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 476 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[13] 289 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 2080 243
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1_0 232 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 606 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 482 73
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 467 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 654 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 561 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1_0_RNII1B73 116 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 597 36
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 485 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[126] 246 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[4] 67 19
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 372 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 773 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1345 180
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[76] 79 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 709 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1679 336
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO_1[0] 664 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1_0_RNITIO42 232 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1 234 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 821 115
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 629 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 337 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[0] 406 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 658 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 823 115
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[3] 403 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 320 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 367 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 1004 118
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un1_b13_nAzGfFM_sLsv3_10_0_RNIVE7EB 368 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[15] 575 16
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1030 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 397 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[2] 353 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[66] 185 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 640 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 422 73
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 985 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1314 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1037 210
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 621 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 368 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 818 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 513 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 796 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 872 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 1317 199
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 560 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1035 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 272 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[170] 147 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 396 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[7] 347 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 664 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 408 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 354 58
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[10] 427 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 641 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 457 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 317 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[89] 118 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 399 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 318 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 822 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 681 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 725 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 764 78
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[4] 404 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 610 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 452 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[13] 16 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1273 271
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 475 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 255 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[4] 342 33
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 512 70
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_0 364 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 1001 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 498 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1137 142
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2 483 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 552 87
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[6] 355 25
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 459 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1048 211
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[27] 382 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[110] 179 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 465 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 259 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1401 210
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[3] 337 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 624 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 924 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1309 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 472 72
set_location Controler_0/REGISTERS_0/state_reg[5] 414 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[434] 236 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 836 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 356 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1549 270
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_2_1_1 74 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 439 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_159 102 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 600 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[65] 105 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 409 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1333 174
set_location Controler_0/ADI_SPI_1/addr_counter[1] 446 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[13] 42 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 801 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b6_BATJwN_4 127 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[44] 318 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 656 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 625 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[19] 395 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[20] 333 9
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 501 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 651 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 342 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1_RNIJDAS1 189 45
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 466 96
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNIS28S2[1] 379 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[193] 80 25
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 460 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 805 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 458 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_2_1_1 18 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[92] 109 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 703 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1286 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 383 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[115] 163 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 694 100
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[7] 338 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 614 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 744 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[255] 86 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1098 124
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1077 159
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 429 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[69] 106 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 398 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1239 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 685 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[253] 85 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[145] 238 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1 285 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 508 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 716 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv[31] 588 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 596 91
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 331 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 365 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 530 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[8] 385 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 410 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[39] 31 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 197 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[8] 300 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1532 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 804 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2081 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[51] 281 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[58] 34 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1_0 58 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 810 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1508 226
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 457 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[121] 268 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 885 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1405 229
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 458 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 237 51
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[38] 359 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 100
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[4] 997 154
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0] 352 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1_RNIDTM43 58 21
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 477 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 638 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[64] 43 15
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 326 48
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 563 81
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[6] 348 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 756 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 518 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 810 151
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1007 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 955 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1 180 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 673 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1139 70
set_location ident_coreinst/FTDI_INST/mdiclink_reg[36] 420 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[7] 339 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1283 106
set_location Controler_0/Answer_Encoder_0/periph_data[13] 426 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[119] 284 10
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 501 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 386 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 491 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 336 49
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 227 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 1133 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 988 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2119 90
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[5] 436 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[7] 53 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1_0 43 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 514 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 617 97
set_location Controler_0/ADI_SPI_0/addr_counter[11] 396 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 696 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1 295 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 467 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m21_e 373 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 405 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 676 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 700 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1011 153
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 482 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 386 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[103] 169 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1_0 154 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 473 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_2[1] 296 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[177] 172 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[14] 324 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1_0 230 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 597 75
set_location Controler_0/ADI_SPI_1/addr_counter[24] 469 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 385 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 571 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_1_0[2] 309 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 611 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1555 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 652 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[34] 200 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 707 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte_RNO 550 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[2] 626 57
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_5 415 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1308 199
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[125] 267 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1284 106
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 348 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1033 211
set_location ident_coreinst/FTDI_INST/mdiclink_reg[34] 439 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[61] 44 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[3] 323 34
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 686 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 642 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 520 34
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 412 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1_0 175 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 695 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1015 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[166] 132 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 634 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 947 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 364 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1066 229
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 331 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 545 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 994 160
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1159 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[12] 292 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 644 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 699 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b6_BATJwN_4 190 18
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b11_ocsGfWYY_XH_0_a2_0 384 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 358 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b6_BATJwN_4 251 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 431 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 628 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 702 90
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[27] 326 7
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 519 70
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 644 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1375 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[67] 51 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[32] 315 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1127 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b6_BATJwN_4 193 9
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 412 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 619 109
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[3] 428 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 545 72
set_location ident_coreinst/FTDI_INST/mdiclink_reg[30] 293 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[63] 88 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 808 139
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 330 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[33] 19 42
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[17] 419 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b6_BATJwN_4 152 45
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[16] 320 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 757 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 382 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[131] 106 19
set_location Controler_0/Command_Decoder_0/counter[17] 461 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 423 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 601 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 545 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 936 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 397 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 802 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 445 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[178] 330 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b16_voSc3_gmasbb_fgm_i_a2 343 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 847 288
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_2_1_1 76 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1_0 239 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 627 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 528 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1384 175
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1220 193
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[14] 564 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[15] 347 4
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 393 70
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 683 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 714 102
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 432 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1283 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1_0 183 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 433 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 673 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1_RNI2GOH2 72 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1 119 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 621 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 531 73
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[6] 632 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 957 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 653 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 799 136
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 660 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[138] 128 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 370 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 650 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b6_BATJwN_4 111 33
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 382 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 813 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[122] 244 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[488] 251 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 249 51
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 559 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1_1 439 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 559 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[112] 129 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 926 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 684 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 674 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[116] 128 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[139] 155 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1087 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1_0_RNICLST1 229 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 414 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_8 217 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 564 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 612 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 935 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1360 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_RNIGFCI2 244 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 763 81
set_location Controler_0/ADI_SPI_0/data_counter[31] 404 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 426 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_PSyil9s_2 376 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_1_0_a3_0_a4 562 33
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 517 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1001 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[447] 230 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 501 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 671 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 418 42
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[9] 397 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1 56 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO_0[0] 649 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 608 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 573 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 673 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 622 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1312 199
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3 426 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 247 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1141 271
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[33] 441 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 401 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[0] 561 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 673 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 463 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 727 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[3] 465 96
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 442 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1125 97
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[11] 283 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 571 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 555 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 1068 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 533 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 380 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 667 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIQD401 481 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 552 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[177] 227 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 609 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1212 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 849 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 610 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 351 51
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[2] 255 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[100] 171 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 510 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1546 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1512 96
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 508 82
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI8BE01[17] 622 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 387 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1045 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1345 181
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 455 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 712 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO 554 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 413 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[7] 542 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 640 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 349 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1287 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 534 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[187] 191 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 812 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 393 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[27] 419 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 390 103
set_location ident_coreinst/FTDI_INST/mdiclink_reg[12] 302 4
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 575 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[323] 160 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 219 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1016 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1291 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 738 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 532 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 568 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[85] 77 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[143] 97 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1128 142
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 615 58
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 501 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_8 135 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1672 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 665 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 902 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 279 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 599 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_2_1_1 52 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[92] 94 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 395 70
set_location ident_coreinst/FTDI_INST/mdiclink_reg[17] 345 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[21] 331 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[166] 196 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 301 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1291 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 269 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[118] 127 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 639 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 674 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 588 70
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1318 198
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 438 33
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[15] 592 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 413 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[31] 121 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[40] 360 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 689 88
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 616 60
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[12] 405 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 984 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1458 63
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 724 78
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 442 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 549 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[228] 64 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[127] 74 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 395 106
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b6_nZ5I_F_1_RNI1CAO 365 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 295 49
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 435 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 363 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[45] 29 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 682 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[64] 72 18
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 227 48
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[8] 398 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[146] 258 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1110 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[84] 94 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[14] 31 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 619 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 647 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[41] 213 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_165 173 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1084 175
set_location Controler_0/Reset_Controler_0/un9_write_signal_1 473 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3] 993 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 620 70
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 514 73
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1046 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_11 80 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[24] 55 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4] 351 28
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1051 156
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 657 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[135] 154 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[13] 303 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1034 211
set_location ident_coreinst/IICE_INST/mdiclink_reg[61] 181 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 440 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 391 54
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[4] 589 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 716 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[151] 176 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[6] 254 15
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 595 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 385 78
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 416 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 394 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv[31] 562 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[20] 424 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 260 192
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2_1_1_1 235 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[114] 283 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 607 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/src_ack 324 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[102] 114 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 950 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 509 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1510 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 599 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1318 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 357 55
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_0 363 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 259 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ_RNO[0] 262 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[181] 314 19
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[12] 426 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 628 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 726 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 274 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 801 141
set_location UART_Protocol_0/mko_0/counter_5_axb_4 392 90
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL16 326 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[10] 343 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 638 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 693 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[430] 226 25
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 326 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[105] 95 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 498 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[35] 215 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 442 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 566 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 942 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1 243 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 438 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1006 288
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 561 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 327 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 710 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 394 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[173] 146 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1111 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 393 103
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1062 165
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 442 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[161] 201 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 326 49
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1062 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 271 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 561 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1 406 6
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 431 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[0] 355 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[10] 414 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 328 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 421 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[162] 139 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 660 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[167] 202 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[143] 197 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[180] 214 15
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 379 70
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3 425 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 609 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[4] 402 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 342 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[119] 65 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1_0 204 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1 235 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 602 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1_0 246 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[43] 365 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 997 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[173] 234 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2_1_1_1 192 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 603 34
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[8] 296 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 269 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[135] 96 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1040 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1131 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1331 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 679 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[6] 394 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 616 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1262 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 598 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 606 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 233 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 299 49
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1348 256
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 510 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[185] 313 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 428 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4_0_a2 746 108
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 391 37
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRSH 403 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 762 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1089 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 804 139
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 399 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[219] 65 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 710 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 993 142
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 234 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[74] 69 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 721 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1 280 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 306 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1290 190
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 473 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[24] 626 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 353 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1_0 206 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[0] 342 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 664 85
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 595 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 545 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[62] 66 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[178] 130 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1410 211
set_location ident_coreinst/IICE_INST/mdiclink_reg[127] 143 25
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[23] 375 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[1] 354 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 330 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1_RNIU37G2 27 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 690 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[6] 387 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[3] 362 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 557 105
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 672 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 400 103
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 617 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 996 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 476 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1014 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[3] 350 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNI4E1R2_0 394 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 566 91
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[5] 406 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1082 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 606 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_155 131 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 544 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[71] 103 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 560 79
set_location Controler_0/ADI_SPI_1/addr_counter[2] 447 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[363] 188 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 358 51
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[9] 408 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 278 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 384 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[179] 171 16
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 537 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 645 112
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 464 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1080 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 416 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 810 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1_0 62 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1003 145
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 605 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 369 55
set_location Controler_0/ADI_SPI_0/state_reg[4] 379 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 518 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv[31] 596 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 1129 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 700 85
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[6] 289 28
set_location Controler_0/gpio_controler_0/read_data_frame[15] 434 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[15] 38 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 541 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1562 265
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 521 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[34] 211 28
set_location I_1 1155 162
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 618 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[212] 53 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1 228 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 649 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNISNIL6[3] 252 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO_0[10] 431 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 378 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 811 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 714 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[2] 394 7
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 949 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 390 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 644 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 562 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[122] 77 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 515 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[126] 76 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[276] 110 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1291 99
set_location Controler_0/gpio_controler_0/Counter_RF_Input 444 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 329 58
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[43] 362 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 669 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[53] 13 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[268] 122 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b6_BATJwN_4 170 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 599 87
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[11] 333 22
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[3] 411 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1705 208
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 244 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 393 58
set_location ident_coreinst/IICE_INST/mdiclink_reg[185] 39 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 603 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[13] 288 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 683 87
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 686 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1_0 201 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 483 52
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1033 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 614 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 950 156
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[133] 270 7
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[1] 409 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 769 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 469 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 544 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 564 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 534 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 552 85
set_location Controler_0/ADI_SPI_0/busy 374 82
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[4] 399 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 656 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[98] 85 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1_0 36 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1346 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 698 87
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 962 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 429 42
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 648 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[1] 253 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 620 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1110 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 574 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[38] 211 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 800 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1 197 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1 277 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1_0 225 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[11] 610 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1128 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1_0 244 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 622 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1 172 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0 266 18
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 419 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1 27 27
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10_i_m2[2] 414 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o 81 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 539 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[21] 325 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 462 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1_0_RNI07G53 36 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_2_1_1 78 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 355 54
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 368 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 631 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[147] 171 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 391 96
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 673 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 859 115
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 629 87
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1080 169
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 411 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[11] 407 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 698 88
set_location Controler_0/ADI_SPI_1/write_read_buffer 420 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 627 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 494 30
set_location Controler_0/gpio_controler_0/Outputs[15] 405 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 493 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 692 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1_0 105 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1498 193
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[24] 529 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH95_0_a4 391 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1274 145
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 504 73
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 484 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[409] 118 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 734 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[192] 188 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ37_1_0_RNIR7J83 271 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 268 55
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 373 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 613 70
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 416 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 739 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[107] 223 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[15] 423 16
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 416 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce 294 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 608 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b6_BATJwN_4 110 30
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1159 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_2_1_1 66 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[128] 75 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[44] 231 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[95] 143 36
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 998 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 691 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[22] 528 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[4] 362 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[165] 200 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[9] 20 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1420 211
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[21] 332 9
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[12] 389 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1112 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1025 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 771 85
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 692 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 470 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1_1 247 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[100] 292 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 376 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 572 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 596 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[1] 398 49
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 473 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 653 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1311 207
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 594 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[5] 403 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[487] 269 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 213 261
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 425 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 749 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 406 61
set_location Controler_0/Command_Decoder_0/state_reg[7] 442 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 570 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 626 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1505 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1 187 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 353 46
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 290 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 959 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[5] 289 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 545 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 685 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 391 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 477 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 226 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[107] 278 7
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 229 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[46] 204 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 996 157
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b9_2FszJ_rG1_1 293 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2_1_1_1 192 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[179] 42 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 361 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 840 111
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 411 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1310 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_2_1_1 202 36
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 633 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[259] 61 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 388 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[136] 213 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[62] 42 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 709 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 967 184
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 607 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 601 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 692 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b6_BATJwN_4 74 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1404 223
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[14] 15 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 653 106
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 447 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 396 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y 269 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 185 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[16] 37 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 556 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 612 58
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[49] 312 16
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 502 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1287 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b6_BATJwN_4 84 30
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 399 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_33 355 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 299 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[214] 51 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 607 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 534 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[198] 66 22
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 433 102
set_location ident_coreinst/FTDI_INST/mdiclink_reg[7] 366 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 546 72
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 425 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[104] 116 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 697 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90 338 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[1] 230 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 395 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[21] 518 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 404 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[44] 318 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 995 181
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 200 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 609 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 382 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[23] 516 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 677 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 999 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1061 229
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[3] 265 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[252] 93 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[7] 324 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 606 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 775 84
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 402 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[20] 27 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 536 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1221 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1_RNIBQ8I3 117 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 640 102
set_location Controler_0/Reset_Controler_0/un1_write_signal_4 501 84
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 354 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1 169 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 703 102
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[36] 358 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 376 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[21] 381 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 654 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[20] 373 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[33] 210 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 278 49
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1 579 40
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 464 79
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1059 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 398 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 545 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[70] 107 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a2[0] 552 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b6_BATJwN_4 48 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 921 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 636 105
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[4] 393 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 629 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 630 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 661 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 338 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[44] 192 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 412 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 386 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 635 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 510 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1_0 14 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv_0[31] 517 15
set_location Controler_0/Command_Decoder_0/state_reg[8] 423 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 518 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[296] 145 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 320 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 703 81
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4] 316 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI70LM1 483 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[14] 43 27
set_location Controler_0/ADI_SPI_0/counter[7] 367 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 798 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 310 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 724 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 633 70
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 650 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 480 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[88] 149 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[18] 22 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1274 109
set_location Controler_0/Reset_Controler_0/un9_write_signal 472 81
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[8] 1121 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv_0[31] 552 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 738 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 509 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1406 223
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 563 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 663 115
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim_1 583 5
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 437 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[0] 392 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 728 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 663 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 430 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2289 180
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 483 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 366 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 612 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 734 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 561 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 404 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[21] 335 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o 242 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 618 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 318 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1423 210
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 416 90
set_location Controler_0/ADI_SPI_1/addr_counter[13] 458 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 800 145
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_1[0] 443 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 492 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 764 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 368 43
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 992 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 271 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_32 344 9
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[14] 285 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1136 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1311 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 337 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 669 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1515 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 533 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 486 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 384 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 558 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 423 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 687 90
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 427 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 631 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 395 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1154 139
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 446 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1 80 21
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[9] 417 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1_RNIE5J62 156 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 489 49
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 445 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 500 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[52] 12 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 355 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_106 156 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1001 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 269 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1335 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[2] 229 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 320 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[183] 74 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_2_1_1 69 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 337 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 332 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1379 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2229 174
set_location Controler_0/Answer_Encoder_0/periph_data[4] 425 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[57] 44 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 659 115
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 482 81
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 415 90
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[0] 307 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[115] 174 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[38] 438 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 326 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 626 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 325 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1234 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[59] 45 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1530 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 502 36
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 723 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 644 111
set_location Controler_0/ADI_SPI_1/addr_counter[29] 474 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 510 76
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 438 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[141] 197 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 976 157
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[32] 389 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[9] 51 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1410 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 618 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1286 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1713 207
set_location ident_coreinst/IICE_INST/mdiclink_reg[165] 47 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1717 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 832 133
set_location ident_coreinst/IICE_INST/mdiclink_reg[122] 78 22
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 442 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 566 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 649 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[11] 406 51
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1024 144
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 444 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[97] 127 34
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[2] 682 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 392 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1] 260 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 215 48
set_location Controler_0/ADI_SPI_0/addr_counter[3] 388 82
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_2 322 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[5] 45 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 539 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 417 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 589 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 566 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 562 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 293 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[62] 75 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1_0 26 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 496 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 593 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 470 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[145] 107 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 548 64
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 222 51
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 513 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 474 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[50] 39 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 554 64
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 218 49
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[0] 379 28
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 228 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2_1_1 101 15
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1065 153
set_location UART_Protocol_0/mko_0/counter[6] 366 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[153] 188 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 653 88
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[5] 407 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 816 138
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 632 70
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 435 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[2] 323 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 711 90
set_location UART_Protocol_1/mko_0/counter[15] 296 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_101 103 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 810 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 554 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_2_1_1_1 248 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 436 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 717 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[19] 413 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[16] 45 28
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[6] 1131 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 461 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 322 43
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_5 424 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[110] 168 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[2] 306 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[125] 158 19
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 335 43
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 394 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 588 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[0] 345 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[254] 91 34
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 422 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 704 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[160] 121 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 621 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 670 112
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[10] 267 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 646 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1001 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 375 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 503 72
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 423 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b6_BATJwN_4 204 33
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 429 90
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 395 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_i_o4[10] 545 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b_1_sqmuxa_0_a2_0_a4 548 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 660 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 388 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[152] 129 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 687 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[13] 405 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 748 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1230 192
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 366 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[100] 170 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 610 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 282 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1364 172
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 388 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[163] 199 21
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 991 160
set_location ident_coreinst/FTDI_INST/mdiclink_reg[26] 292 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[11] 312 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 829 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[14] 365 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 400 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 414 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1 970 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 260 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_RNI9B9H2 264 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1459 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[27] 18 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 744 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1928 97
set_location Controler_0/Command_Decoder_0/decode_vector[7] 421 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 387 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[142] 269 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[15] 318 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[11] 314 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 662 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 409 103
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 640 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[132] 209 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1_0 258 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 535 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1124 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[101] 177 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[18] 571 16
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRUPD 407 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 689 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 690 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 654 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 722 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b6_BATJwN_4 67 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[64] 29 37
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 209 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[8] 232 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 605 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 589 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 646 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 625 78
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 360 46
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[15] 413 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 657 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 668 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1_0 92 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1976 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 201 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 739 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 710 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 356 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 427 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1135 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 658 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 337 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 818 135
set_location ident_coreinst/FTDI_INST/mdiclink_reg[24] 291 10
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 634 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1_0_RNI12G92 120 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[23] 526 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 466 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1291 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1006 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 339 43
set_location Controler_0/ADI_SPI_0/addr_counter[18] 403 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[175] 219 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1344 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[408] 110 19
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1_1 406 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 2080 244
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[180] 219 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[45] 365 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 675 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[156] 245 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[376] 180 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 435 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 693 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1 273 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 436 73
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[20] 415 15
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 364 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1 184 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 732 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 971 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 352 45
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[14] 426 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1_0 117 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[124] 184 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 606 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 374 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 555 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 675 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[90] 306 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 629 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[45] 317 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[12] 588 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2_1_1 260 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 850 118
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 429 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 645 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 849 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1679 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 645 61
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 436 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1_0 167 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 590 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 976 156
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 393 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1_0 188 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 627 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNO[5] 599 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b6_BATJwN_4 186 45
set_location ident_coreinst/FTDI_INST/mdiclink_reg[20] 337 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 329 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[2] 366 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 712 79
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 414 90
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1100 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[333] 174 31
set_location Controler_0/gpio_controler_0/Outputs[11] 435 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 694 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[134] 109 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[0] 90 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 198 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[110] 152 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 695 99
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 611 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d 343 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b6_BATJwN_4 165 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 505 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 347 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[152] 238 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 642 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 639 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 634 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1065 210
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 675 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 603 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 418 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b6_BATJwN_4 216 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 399 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[19] 36 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 633 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 348 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_5_0 443 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[40] 187 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 562 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_fast 138 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[56] 147 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 604 61
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 691 72
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 448 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1 65 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 596 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[31] 397 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17] 306 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 603 31
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 439 96
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 314 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 1271 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1073 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[413] 115 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 701 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1 269 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 617 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[11] 602 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 793 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1515 100
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 605 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[10] 608 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1000 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 452 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 636 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 389 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[70] 179 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[37] 200 28
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1061 154
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 661 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 723 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[238] 99 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 368 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1903 306
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[115] 159 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[157] 118 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 349 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1285 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 709 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[161] 274 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1355 171
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 424 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 235 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[24] 352 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 621 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 277 48
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 326 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 397 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3 701 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 437 54
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 424 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1_0 200 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 568 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs36 261 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 525 85
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[13] 398 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1125 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1121 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[16] 319 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[148] 145 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 542 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 746 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[22] 536 16
set_location Controler_0/ADI_SPI_0/data_counter[4] 377 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b6_BATJwN_4 175 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[3] 632 45
set_location Controler_0/Answer_Encoder_0/periph_data[5] 424 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_6 133 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5 67 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 414 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 977 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d_r 343 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 475 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 386 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[11] 603 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 594 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[168] 282 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[47] 133 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[13] 610 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[9] 103 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 909 105
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1067 156
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[131] 80 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 461 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 384 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[10] 508 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 472 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[33] 414 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_3 253 36
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 346 72
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[32] 307 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1264 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 564 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 557 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[5] 373 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 644 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1414 211
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[30] 436 10
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 438 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 373 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[121] 158 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[4] 340 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b6_BATJwN_4 207 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 653 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 645 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[8] 341 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 469 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 380 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 723 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 600 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 468 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2257 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[37] 208 31
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 520 70
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[22] 419 31
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_0 471 81
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 496 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 210 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs36_1 258 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 621 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 555 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 265 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 650 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[184] 215 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 686 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1296 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 675 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[2] 304 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2_1_1_1 123 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 691 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1254 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[246] 75 34
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0] 396 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[13] 316 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 230 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 438 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 828 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 957 160
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIB57O3[1] 379 96
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 461 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1303 175
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 394 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[1] 315 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 416 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 989 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 596 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 464 54
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 436 64
set_location Controler_0/ADI_SPI_0/counter[6] 366 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 715 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[519] 254 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_99 164 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 493 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1106 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[115] 165 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 655 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 458 69
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 373 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 620 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[189] 181 25
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 442 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_2_1_1_1 42 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 323 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[210] 76 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1120 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 600 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1285 190
set_location ident_coreinst/IICE_INST/mdiclink_reg[24] 261 22
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 441 46
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 322 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 552 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 594 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[75] 67 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[29] 118 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 208 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 436 54
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 609 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1295 198
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 432 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 625 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[25] 29 34
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 428 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 400 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1300 208
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv[31] 518 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 560 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[105] 115 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 846 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[77] 54 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[513] 272 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[314] 171 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[7] 389 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 989 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1369 342
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UTDI 423 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 434 54
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[11] 402 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b6_BATJwN_4 229 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_2_1_1_1 149 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 408 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2_1_1 242 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1023 180
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[20] 290 15
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[9] 635 57
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 445 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[79] 94 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 421 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 603 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[113] 282 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1119 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[396] 103 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[22] 17 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[164] 252 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[429] 225 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[127] 250 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 556 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1306 100
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 628 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 735 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 343 45
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 426 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b6_BATJwN_4 89 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1 108 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 547 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[60] 30 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 309 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b6_BATJwN_4 113 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[129] 72 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1034 202
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[4] 560 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 559 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1355 255
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 298 61
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1_1 414 6
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 657 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 659 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 479 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 515 63
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[26] 388 34
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[7] 284 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 539 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2_1_1 198 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 627 64
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw 504 2
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv[31] 554 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 291 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_9 228 24
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1 402 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1413 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1298 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1550 100
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1288 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 36 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1_RNIIDRH2 82 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 604 58
set_location Controler_0/REGISTERS_0/state_reg[2] 371 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1_0 68 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[8] 365 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[476] 272 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 706 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 714 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[4] 320 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_i_a2[13] 416 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 393 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1_0 51 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[7] 417 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[453] 231 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 682 76
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 372 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1513 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[45] 18 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 553 85
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[50] 391 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 565 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 663 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 472 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 828 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 778 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 812 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1_RNI0Q7J2 167 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 516 85
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_0 374 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 684 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1377 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[159] 263 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 704 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 425 73
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO[4] 386 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 546 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 428 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[3] 410 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1303 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1934 309
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[12] 19 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 683 85
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[3] 414 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1391 174
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 459 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1012 159
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 393 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 284 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 363 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 535 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 656 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv[31] 564 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[37] 28 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1087 166
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 996 160
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i[0] 345 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv_0[31] 588 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[6] 497 81
set_location Controler_0/ADI_SPI_0/sdio_1 377 85
set_location ident_coreinst/IICE_INST/mdiclink_reg[98] 154 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 426 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 812 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1299 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 574 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_2_1_1 149 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 697 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b6_BATJwN_4 275 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 345 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 361 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[78] 24 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 614 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 665 88
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 414 85
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1154 165
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[46] 31 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 405 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1298 175
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0_RNO[5] 353 18
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_1[6] 444 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 610 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 283 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[6] 18 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 631 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 301 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1 277 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1484 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_1 237 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 700 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 1162 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 299 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 291 45
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[12] 350 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1391 208
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[82] 78 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[12] 29 25
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 358 73
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 398 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 258 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 409 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1_0 141 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 653 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 465 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[73] 84 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 970 145
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[20] 385 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 423 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 694 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 643 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1138 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 824 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 516 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[20] 327 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 963 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1_RNIUC782 154 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[36] 301 16
set_location ident_coreinst/FTDI_INST/mdiclink_reg[15] 301 4
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1639 336
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[172] 236 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 437 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b6_BATJwN_4 138 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 714 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 266 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1_0_RNISKKN2 252 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 615 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[27] 320 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 435 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 373 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 617 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 405 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 543 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[7] 384 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b6_BATJwN_4 88 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 427 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 987 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1007 289
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 745 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[11] 312 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b12_voSc3_gmasbb_RNO 338 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[37] 437 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[136] 106 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1604 336
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 422 28
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 536 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 539 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 533 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1596 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 393 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 461 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 595 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 932 145
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 476 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 382 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 590 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 955 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1286 195
set_location ident_coreinst/IICE_INST/mdiclink_reg[128] 142 28
set_location Controler_0/ADI_SPI_0/addr_counter[1] 386 82
set_location Controler_0/Command_Decoder_0/state_reg[6] 441 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 270 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1354 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1_0 166 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 603 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 716 90
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[10] 422 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 713 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[166] 259 10
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 433 84
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIS0G01[20] 626 45
set_location ident_coreinst/IICE_INST/mdiclink_reg[73] 173 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[5] 385 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[129] 99 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 482 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1 215 33
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 441 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1148 271
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[110] 126 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[250] 82 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 984 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 806 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1500 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 984 157
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 384 7
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1050 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 416 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 688 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1053 201
set_location Controler_0/ADI_SPI_0/addr_counter[30] 415 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 486 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 601 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 627 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1_0 80 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[44] 25 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1005 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1_0 29 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[19] 312 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[407] 117 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 387 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 687 91
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1 431 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[7] 400 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[0] 345 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1_0 236 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1_RNITSJF2 249 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 806 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1914 237
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[354] 188 10
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc1 377 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 99 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 473 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 558 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 252 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 668 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 590 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 322 54
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[16] 369 22
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 222 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[469] 250 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 505 87
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a2 375 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF6TP2[12] 383 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[33] 214 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2_1_1_1 188 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[167] 127 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[378] 187 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 348 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 432 76
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 411 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1132 123
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 441 60
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 463 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 684 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_2_1_1 125 36
set_location ident_coreinst/FTDI_INST/mdiclink_reg[5] 369 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[179] 222 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 844 112
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[1] 398 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2_1_1_1 181 33
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 592 81
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 592 72
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 432 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[24] 55 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 456 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 410 51
set_location ident_coreinst/IICE_INST/mdiclink_reg[152] 210 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 657 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 652 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 619 97
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[0] 382 6
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[45] 164 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 759 85
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1294 199
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 433 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 731 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4[107] 176 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 258 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[46] 14 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 689 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1214 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 443 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 349 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 499 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 422 36
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 717 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[7] 479 78
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[6] 431 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 411 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[5] 385 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1307 199
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRCAP 401 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[179] 207 22
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[8] 1133 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1286 190
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[72] 98 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2_1_1 230 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[174] 126 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 374 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1_1 251 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_167 78 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 345 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv[31] 600 15
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 715 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[171] 329 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 610 88
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 432 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 398 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 615 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[184] 209 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[10] 313 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1322 247
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[2] 381 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1046 210
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[28] 23 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 673 88
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 518 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[45] 164 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1_RNI1OBE2 90 18
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 430 99
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 446 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 428 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 601 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 271 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 440 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[161] 201 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 503 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[188] 68 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 390 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 394 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[496] 252 19
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[18] 635 45
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 401 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 679 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 626 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv[31] 558 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 646 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 287 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 808 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_2_1_1 141 27
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[19] 409 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[8] 345 9
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 473 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_4 82 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 385 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b6_BATJwN_4 57 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[188] 268 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[70] 77 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[6] 499 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 403 73
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1050 156
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 406 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 615 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[49] 164 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 427 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[49] 158 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1407 211
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 532 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 363 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[30] 119 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[11] 323 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1 416 6
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 808 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_2_1_1_1 216 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 260 193
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[32] 208 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1077 106
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1102 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1092 123
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1096 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 527 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_2_1_1 106 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[108] 177 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1330 256
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[4] 360 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1326 255
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_0_i_a4_i[0] 534 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 183 43
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 404 102
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[1] 396 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 602 102
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[5] 403 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[84] 93 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[9] 299 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 934 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 794 138
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_1 151 24
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 987 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 270 54
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_0 387 27
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 532 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 703 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1 13 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[7] 338 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 597 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[175] 328 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[117] 125 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 607 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 628 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 244 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 705 81
set_location Controler_0/Command_Decoder_0/cmd_CDb 427 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1151 271
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 518 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[141] 104 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1_RNISERL2 132 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[286] 167 43
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 450 85
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[30] 412 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 262 282
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 397 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 439 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_2_1_1_1 211 36
set_location Controler_0/ADI_SPI_0/addr_counter[23] 408 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 430 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 449 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[0] 47 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[67] 39 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 550 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1088 169
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[119] 158 16
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[13] 276 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[70] 104 28
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 437 63
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 225 49
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[12] 455 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 840 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1004 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 2113 91
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 467 75
set_location Controler_0/ADI_SPI_1/data_counter[8] 429 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 607 87
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d_r 350 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1299 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[79] 59 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1399 229
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[34] 302 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 918 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1639 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b6_BATJwN_4 143 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1533 100
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1114 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 605 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 352 70
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 308 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1380 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 438 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 617 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 608 81
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[32] 315 4
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[23] 332 36
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 410 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[103] 226 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 453 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 402 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 750 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[134] 110 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 680 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1412 211
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[17] 402 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 493 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 348 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 591 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 477 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 445 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[84] 92 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 495 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 621 61
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 409 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1304 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 289 49
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 324 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_11 223 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1298 208
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[45] 385 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[428] 224 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 661 109
set_location ident_coreinst/IICE_INST/mdiclink_reg[50] 138 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 487 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[346] 169 10
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[1] 1059 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157 86 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[70] 52 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[138] 97 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 422 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 332 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 840 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 567 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 273 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 761 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[24] 359 37
set_location Controler_0/ADI_SPI_1/data_counter[31] 452 79
set_location Controler_0/ADI_SPI_0/data_counter[9] 382 88
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[9] 1122 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 482 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 384 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[31] 196 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 681 81
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI8DG01[26] 588 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1353 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b6_BATJwN_4 67 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 482 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 267 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 638 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 625 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[57] 33 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[175] 223 22
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[3] 411 21
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 439 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 745 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 953 136
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[6] 987 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[3] 984 109
set_location ident_coreinst/IICE_INST/mdiclink_reg[8] 255 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[182] 170 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 342 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 400 43
set_location Controler_0/ADI_SPI_1/data_counter[29] 450 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[43] 198 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[475] 253 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1_0 200 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[94] 123 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 529 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 625 63
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 220 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[93] 138 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1141 270
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 378 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1354 255
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 1002 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 263 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_2_1_1_1 26 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[8] 412 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[29] 595 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[1] 303 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 641 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 570 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1134 142
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 655 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 672 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[398] 98 16
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1086 169
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1112 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 404 45
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRSH 400 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 1089 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 926 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 2151 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 684 100
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 534 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 609 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1311 208
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 407 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 421 28
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[17] 401 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[2] 353 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1328 255
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 694 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 688 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 418 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4] 349 31
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 434 96
set_location ident_coreinst/IICE_INST/mdiclink_reg[27] 262 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 514 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 465 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1095 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 234 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[17] 319 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1056 229
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[4] 460 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 755 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 403 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1 253 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 386 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 429 73
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[5] 415 84
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1 427 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_10 284 24
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 403 70
set_location Controler_0/ADI_SPI_0/data_counter[3] 376 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 695 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4 160 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[27] 558 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 801 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[120] 124 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 325 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[2] 381 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 515 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[194] 81 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[128] 100 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1519 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 998 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 434 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b6_BATJwN_4 200 36
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 387 99
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[2] 343 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 958 145
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 370 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 645 97
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 425 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2_1_1 161 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[35] 360 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[31] 108 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1 116 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[1] 317 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1459 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[82] 305 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 414 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 354 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 270 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 481 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[98] 140 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[372] 193 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 664 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 410 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[1] 494 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[20] 48 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1171 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2_1_1_1 124 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 501 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 830 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 290 46
set_location Controler_0/Command_Decoder_0/counter[5] 449 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1286 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1303 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 455 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 988 106
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[5] 415 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[103] 165 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 962 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b6_BATJwN_4 132 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 530 33
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6BG01[25] 636 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 493 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 310 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[132] 98 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 566 19
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 423 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 617 61
set_location Controler_0/ADI_SPI_0/data_counter[7] 380 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 431 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 438 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 626 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 563 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 662 85
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1_1 410 6
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 324 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[12] 266 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDP11[4] 815 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1505 108
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5] 252 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 705 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[40] 295 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 363 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 249 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 330 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[99] 89 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[4] 384 22
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 438 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 573 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1371 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[53] 143 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_1 397 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1302 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 608 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 795 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 846 111
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 436 84
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 427 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 484 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 415 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 698 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 621 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[123] 108 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[73] 52 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 778 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1 59 33
set_location Controler_0/Command_Decoder_0/counter[4] 448 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv_0[31] 595 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1307 208
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIA3NJ[10] 311 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2152 297
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[49] 16 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[169] 145 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 625 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1107 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1277 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 321 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1 221 24
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 647 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[468] 241 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 460 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 237 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[146] 185 25
set_location ident_coreinst/FTDI_INST/mdiclink_reg[40] 400 10
set_location Controler_0/ADI_SPI_1/counter[1] 373 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 529 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 665 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[185] 218 16
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[2] 597 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 380 51
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 367 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 690 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2204 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[90] 88 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1004 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1498 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 458 100
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 625 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 627 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIETO11[0] 797 150
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[0] 451 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_5 255 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 540 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 646 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 662 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 711 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1502 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 372 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 550 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 537 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 298 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[113] 123 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[8] 341 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 698 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 527 85
set_location ident_coreinst/IICE_INST/mdiclink_reg[124] 79 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1_0 274 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[63] 40 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 257 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 390 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 550 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1139 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 605 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[127] 74 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 271 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[46] 203 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 774 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 459 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1_0 34 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1_0_RNIC8OM2 70 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1386 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 455 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1384 229
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 532 82
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o 403 9
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 226 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 403 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 397 69
set_location Controler_0/ADI_SPI_0/addr_counter[2] 387 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1108 115
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[5] 593 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[3] 551 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 816 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[14] 574 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 523 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 499 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b6_BATJwN_4 193 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 710 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[192] 243 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 663 103
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_m3 368 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 647 69
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 320 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1_0 94 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[29] 111 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1138 142
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[5] 986 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 481 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1260 195
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 413 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1499 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 360 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[120] 281 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 605 102
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[18] 386 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 495 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 690 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[495] 254 19
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[17] 388 31
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 443 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2_1_1_1 174 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 812 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1_1 278 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b6_BATJwN_4 87 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 689 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[20] 636 63
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1005 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1370 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2 266 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 545 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1302 208
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[446] 228 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 470 78
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 513 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 601 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[80] 84 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 600 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1279 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 398 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1415 211
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 391 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 350 49
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1039 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2_1_1 182 45
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 662 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 812 151
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 420 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 396 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[93] 148 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[21] 422 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 710 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 708 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1 245 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_2_1_1_1 23 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 628 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 309 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 741 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 394 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[127] 266 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 372 45
set_location Controler_0/ADI_SPI_1/data_counter[19] 440 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_2_1_1 62 21
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 674 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 387 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 652 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 430 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 607 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1302 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2_1_1 267 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1324 256
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[6] 355 24
set_location Controler_0/gpio_controler_0/read_data_frame[12] 444 97
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[12] 342 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[90] 112 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 537 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[3] 354 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 397 84
set_location ident_coreinst/IICE_INST/mdiclink_reg[117] 67 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIN92P2[7] 376 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1 125 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 394 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 357 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[161] 154 15
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[21] 280 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 419 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[7] 259 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[53] 87 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 600 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1977 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1236 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[148] 257 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[0] 242 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1_0 91 18
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 999 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 613 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 343 54
set_location ident_coreinst/FTDI_INST/mdiclink_reg[1] 371 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[138] 105 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 440 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[26] 17 42
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRUPD 396 27
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[3] 406 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[151] 176 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 621 78
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 651 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[392] 102 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 413 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b6_BATJwN_4 164 42
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 379 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[439] 231 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 374 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_3_i_a2 555 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 641 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 421 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 673 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[137] 199 37
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 372 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2_1_1 238 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1032 202
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1163 165
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 404 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert 574 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_2_1_1 146 30
set_location Controler_0/Command_Decoder_0/counter[18] 462 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[13] 511 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[75] 67 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 691 91
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[0] 397 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1303 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 490 52
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 464 76
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[4] 416 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[39] 357 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 617 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[7] 364 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 404 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 665 100
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[12] 423 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 659 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 932 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[15] 21 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 532 76
set_location ident_coreinst/IICE_INST/mdiclink_reg[158] 126 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 334 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 990 156
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[15] 316 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 643 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 821 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 312 48
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 344 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 798 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 326 28
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 661 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[162] 258 10
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 449 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[65] 293 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[3] 361 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 547 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 938 145
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_1_RNI7G3O5 390 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[517] 267 25
set_location Controler_0/Answer_Encoder_0/state_reg[4] 433 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[24] 360 22
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[4] 1129 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 615 103
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 647 61
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 523 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[159] 257 10
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 434 63
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 419 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 541 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 654 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[21] 627 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 606 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 574 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[386] 87 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 679 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 247 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 658 76
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 506 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 555 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1498 192
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 391 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 661 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 748 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1350 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[9] 326 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1458 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 459 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 229 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 401 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[1] 336 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 441 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack 349 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1215 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 333 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1356 243
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[28] 314 4
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 317 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2325 123
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 380 42
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1063 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[427] 216 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 1153 139
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 467 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[25] 58 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 531 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1313 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 285 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1014 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1000 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 544 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 989 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL16 351 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 529 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1_RNI41KH2 140 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 628 57
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[0] 277 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1_RNIPS0G3 39 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1503 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1502 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[72] 97 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13] 305 25
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[3] 393 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 648 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[348] 201 10
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 438 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 432 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 189 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 607 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[145] 240 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[0] 307 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[52] 280 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2_1_1_1 185 9
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 463 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i_RNIRFRCH[0] 292 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1065 229
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[23] 38 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[22] 289 15
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 324 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 836 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 565 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[168] 212 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1521 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 473 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 684 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 376 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[72] 58 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1_0_RNILDCA2 63 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 429 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 362 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 696 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1502 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 2110 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 332 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 641 118
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 518 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 444 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 434 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 265 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 643 60
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 361 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 946 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[17] 565 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 361 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 541 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[151] 185 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIATCE1[6] 443 69
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 211 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 476 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 297 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY_RNO 357 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[144] 149 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[120] 189 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 693 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 465 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 645 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[15] 340 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 615 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_2_1_1_1 12 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 716 85
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 657 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 458 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[37] 200 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 310 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 601 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 556 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[56] 134 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[89] 304 7
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[10] 425 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[88] 75 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1 47 18
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 328 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 422 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[9] 357 19
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 650 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 507 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1290 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 642 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 545 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 608 88
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 723 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 686 70
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 441 84
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[10] 643 57
set_location Controler_0/ADI_SPI_1/addr_counter[21] 466 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 792 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 693 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 541 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1916 136
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 408 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 623 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 745 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 425 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 557 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 529 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 573 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x[1] 273 31
set_location UART_Protocol_1/mko_0/counter[1] 282 124
set_location ident_coreinst/FTDI_INST/mdiclink_reg[11] 300 4
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 383 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[123] 73 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1548 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[75] 304 19
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 456 84
set_location ident_coreinst/IICE_INST/mdiclink_reg[79] 168 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 476 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1098 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 573 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[35] 294 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[34] 361 7
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 481 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 763 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 328 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1_0 221 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 613 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[9] 546 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 486 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2_1_1 237 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 690 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 539 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[88] 114 31
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[13] 400 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 629 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[55] 38 42
set_location Controler_0/ADI_SPI_0/data_counter[2] 375 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 608 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[48] 37 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b6_BATJwN_4 126 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1_RNI1F542 181 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 442 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 369 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 651 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 458 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[3] 446 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b6_BATJwN_4 264 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 824 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 739 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3[1] 318 33
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 397 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1510 99
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[5] 290 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1_0 226 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 489 72
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_5_RNIBG3O5 404 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 645 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 602 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[5] 355 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 639 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 645 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b6_BATJwN_4 243 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[12] 501 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[277] 119 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[2] 519 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 277 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 491 75
set_location ident_coreinst/IICE_INST/mdiclink_reg[177] 59 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 375 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 506 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 483 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[25] 47 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 622 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 418 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1104 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 657 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b6_BATJwN_4 69 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 440 76
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[6] 283 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 431 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 656 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 615 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 340 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 404 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 617 109
set_location Controler_0/Answer_Encoder_0/state_reg[2] 438 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 330 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 688 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1 276 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 620 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1_0_RNILLKF2 187 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_0[4] 305 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[100] 86 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 391 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[180] 312 19
set_location Controler_0/ADI_SPI_1/counter[5] 365 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 525 31
set_location Controler_0/ADI_SPI_1/addr_counter[14] 459 91
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0_RNIBUQH1 362 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[29] 98 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[26] 338 16
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 485 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 386 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 266 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[123] 251 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 728 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1 98 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 592 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1347 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 551 81
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[4] 385 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 752 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 322 19
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 611 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 377 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0 965 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[38] 35 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 450 76
set_location Controler_0/Command_Decoder_0/cmd_data_RNIGJ4S2[15] 406 99
set_location Controler_0/ADI_SPI_0/state_reg[3] 381 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[10] 325 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1754 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv_0[31] 606 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 766 79
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 458 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 443 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 653 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 600 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[97] 142 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[7] 17 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[187] 248 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1330 246
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 641 33
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 422 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[467] 243 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[40] 241 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_104 54 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 668 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 447 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[4] 270 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1291 108
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 485 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[85] 88 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 602 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1033 202
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_1 362 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_0 150 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 758 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 678 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO 338 30
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 313 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 436 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1003 288
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 650 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[36] 16 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 632 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1030 153
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 404 103
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[2] 401 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 815 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11] 261 34
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1049 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 689 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 326 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1[2] 990 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[131] 111 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 350 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[108] 217 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 982 157
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 480 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1_0_RNIAC6H2 84 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[445] 236 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 554 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 307 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1305 199
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 222 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 446 76
set_location ident_coreinst/IICE_INST/b20_i2WM2X_F8tsl_Ae1cdJ4 264 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_5 395 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1_0 187 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 972 159
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[121] 158 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 630 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[21] 25 34
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_2[0] 424 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 258 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_4 235 36
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 476 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 182 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1310 175
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 623 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[486] 265 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[154] 256 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 758 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 408 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 399 79
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 413 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 248 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_2_1_1 147 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1544 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1607 255
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 391 46
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[6] 906 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[3] 903 109
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1057 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[115] 204 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 645 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 678 85
set_location ident_coreinst/IICE_INST/mdiclink_reg[112] 74 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b6_BATJwN_4 60 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 547 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 557 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1 76 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 688 102
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_1 481 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 313 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 472 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1_1 266 24
set_location Controler_0/gpio_controler_0/Outputs[5] 432 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 190 43
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 517 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 324 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1547 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 630 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[36] 16 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[8] 222 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 244 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 636 58
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 206 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1549 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 496 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1353 225
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1448 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[2] 408 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1068 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1492 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 708 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 535 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[97] 142 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[206] 74 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 549 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 1153 199
set_location Controler_0/Reset_Controler_0/state_reg[5] 458 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKSCN[6] 431 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_174 172 24
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[22] 387 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 390 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN 543 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 654 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1_RNI8DB52 150 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[35] 364 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 471 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[471] 261 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[85] 88 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 675 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 922 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 618 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[39] 364 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[23] 46 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 470 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[34] 21 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 974 157
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[14] 39 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[42] 193 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[41] 27 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1107 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 602 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1273 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[438] 229 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 622 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 510 30
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[6] 281 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 450 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[377] 184 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[2] 342 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[342] 178 10
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 520 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 398 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 479 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 595 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 410 106
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 601 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[1] 364 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1_0_RNINOKL3 34 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1 196 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[89] 105 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 810 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 626 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_2_1_1 144 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 693 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[109] 169 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 425 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 994 156
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 360 45
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 300 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 347 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2_1_1_1 248 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2_RNI0AIF1[13] 279 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 542 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 612 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 447 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1929 97
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1_1 396 6
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 519 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 282 54
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 226 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 864 180
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 618 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 390 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 574 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_obT_wvW 324 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 821 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_2_1_1_1 194 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 455 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/memre_i_o2 786 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 619 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 681 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1 248 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[148] 184 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 559 81
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[40] 436 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 484 78
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 234 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1 248 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[4] 359 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 398 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 263 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[42] 364 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_2_1_1 217 27
set_location ident_coreinst/IICE_INST/mdiclink_reg[9] 257 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 414 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1_0_RNIOT7P3 51 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 454 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[31] 607 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 661 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 317 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1006 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 270 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 287 55
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 395 48
set_location I_1/U0_RGB1 580 41
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc 261 36
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 663 90
set_location Controler_0/Command_Decoder_0/counter[10] 454 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 629 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[297] 151 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[25] 618 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1115 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1069 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1296 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 500 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1305 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[163] 137 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 562 69
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 515 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 591 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 746 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 355 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[9] 354 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv[31] 600 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 681 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1 21 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1058 229
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1_RNIBTUB2 248 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 263 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1 35 27
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 455 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 715 87
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 526 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[54] 23 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 457 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2006 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[5] 506 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 357 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[190] 186 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[106] 167 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_102 98 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 679 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 386 106
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 405 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 605 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[179] 171 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 313 52
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 320 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1412 228
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[59] 279 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[154] 124 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1280 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1384 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 270 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 484 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 236 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 330 58
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[28] 378 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 1109 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[13] 16 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[6] 350 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1607 249
set_location I_1_CLK_GATING_AND2 35 6
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 413 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1062 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 654 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32[3] 964 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[9] 290 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_131 170 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 604 22
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 431 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 488 37
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 516 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[388] 84 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 1100 181
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[4] 380 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[102] 114 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[108] 177 21
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 329 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[106] 113 15
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 527 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 600 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 642 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 457 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1004 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 629 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_2_1_1 110 36
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 418 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 671 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 488 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_2_1_1 155 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 522 76
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 319 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1294 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_11 186 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 283 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[102] 175 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_23 362 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 460 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[3] 591 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[136] 268 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1246 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 339 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[9] 593 19
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 524 72
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 415 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 642 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 676 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 420 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 605 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 959 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[83] 87 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 333 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 984 156
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 207 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 522 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[125] 160 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[2] 15 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[163] 258 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 424 70
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1093 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[184] 76 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 697 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 391 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 883 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 526 31
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 671 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 950 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 663 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 422 76
set_location Controler_0/gpio_controler_0/Outputs[0] 380 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1091 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 696 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[104] 116 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 531 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 408 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 373 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1427 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 697 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[155] 145 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[49] 193 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 439 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 703 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b6_BATJwN_4 82 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_172 132 21
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 650 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 622 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[14] 317 10
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[18] 282 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv_0[31] 590 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 675 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[12] 311 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 465 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1_0_RNIEBFO2 61 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 928 250
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1026 141
set_location Controler_0/ADI_SPI_1/addr_counter[25] 470 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b6_BATJwN_4 127 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[28] 437 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 367 51
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[5] 905 109
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[158] 180 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 2148 264
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 265 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 591 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 572 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 304 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1236 181
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 410 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1 123 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 565 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[129] 101 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 948 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 456 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 503 288
set_location Controler_0/ADI_SPI_1/data_counter[20] 441 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 397 64
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[7] 401 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1618 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 502 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 469 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[0] 590 82
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 654 84
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[10] 454 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[108] 112 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[172] 28 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 802 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1_0 65 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[87] 155 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP 670 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 699 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1_0 80 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_9 179 18
set_location UART_Protocol_0/INV_0 652 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 427 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 558 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 510 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 457 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 751 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 501 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 949 261
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 538 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 291 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[491] 248 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 473 49
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[27] 298 16
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1077 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 588 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 201 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 367 52
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[6] 416 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2134 336
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[171] 144 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[0] 342 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 389 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[183] 207 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 397 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1494 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1272 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 816 108
set_location UART_Protocol_1/mko_0/counter[25] 306 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[32] 139 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 414 63
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 423 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 238 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 990 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[37] 358 7
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 373 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1529 99
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 392 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 942 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 703 69
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_2_0 394 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[1] 306 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[397] 97 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[23] 325 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1302 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 368 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[7] 347 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 639 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 814 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 500 81
set_location ident_coreinst/IICE_INST/mdiclink_reg[42] 230 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1220 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1_RNITRR42 249 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 711 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 529 81
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_i 382 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 410 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 651 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 595 76
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1 409 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 314 153
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 666 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 841 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1241 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[63] 82 19
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[4] 412 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 405 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 285 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 676 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 649 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 702 78
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1 436 9
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 444 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 642 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1_0 59 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab 377 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 494 54
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 311 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 387 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1 153 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 604 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 417 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1_0 59 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 421 97
set_location Controler_0/Reset_Controler_0/state_reg[4] 464 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[83] 119 34
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3 422 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 551 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE 545 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[28] 591 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 249 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1022 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2_1_1 179 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 638 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[3] 351 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 239 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 684 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 426 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 728 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 252 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 287 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 607 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[10] 514 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 394 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 293 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1118 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 535 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[79] 82 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 395 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0[0] 540 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 697 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[2] 351 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_0 327 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 570 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 928 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 811 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 593 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 448 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 362 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 453 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 625 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 550 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 396 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 300 49
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[1] 300 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[102] 160 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 614 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[485] 275 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 685 79
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1 405 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1292 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 491 78
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 410 88
set_location Controler_0/ADI_SPI_0/addr_counter[24] 409 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[60] 80 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1512 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 513 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 315 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 504 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[133] 119 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[101] 173 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2225 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 643 99
set_location ident_coreinst/IICE_INST/mdiclink_reg[59] 182 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[3] 310 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1009 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[45] 317 15
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 425 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 554 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[20] 48 36
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 558 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 412 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 405 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 631 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[33] 54 22
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 521 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[45] 206 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1216 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[2] 298 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1299 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 257 193
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 579 12
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 462 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[147] 175 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 624 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 1076 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[50] 17 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[8] 359 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1 61 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[18] 389 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 693 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1_0 244 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 600 88
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 1750 286
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 441 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1335 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 359 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 545 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 941 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[122] 148 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 386 54
set_location Controler_0/gpio_controler_0/un13_write_signal_1115_tz 396 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_0_i_a4[0] 546 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1275 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 546 84
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 421 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[109] 172 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[22] 340 7
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 415 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 458 52
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 454 45
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b10_PfzyLE4_Ft_0_a2_0 379 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2] 257 34
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0] 414 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1317 192
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 608 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 466 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 683 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 492 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 968 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 416 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 498 69
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 586 286
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[109] 161 25
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 519 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 656 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 538 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[30] 617 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1_0_RNID82D2 239 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[150] 126 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 868 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[61] 32 37
set_location Controler_0/gpio_controler_0/Outputs[10] 464 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[5] 400 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 548 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 385 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 378 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_2_1_1 152 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 996 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 319 52
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[7] 384 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[4] 309 36
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 522 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1_0 54 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[382] 90 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 820 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1509 96
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[11] 283 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20] 721 78
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 388 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[137] 103 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1351 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 498 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[42] 319 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 550 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 640 103
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIS8JB2[0] 394 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 372 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 383 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1 272 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1277 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 638 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 313 49
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 373 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[437] 235 31
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 425 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1252 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1046 115
set_location Controler_0/gpio_controler_0/Outputs[1] 379 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1301 208
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2_1_1_1 150 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[36] 206 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 550 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1004 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1534 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 358 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6] 263 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 714 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[306] 182 46
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 577 368
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 447 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 263 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1285 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 702 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 842 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 410 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[92] 137 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[86] 79 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 371 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[145] 185 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[247] 73 34
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 362 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[45] 228 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_110 153 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 196 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 648 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 399 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 406 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[129] 117 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_0[0] 543 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2_1_1 188 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 571 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 419 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 655 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[157] 256 25
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 639 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 405 37
set_location Controler_0/ADI_SPI_1/data_counter[10] 431 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 678 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2_1_1 169 30
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[10] 427 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[20] 378 21
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 670 90
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[33] 362 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv_0[31] 537 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 304 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 325 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_5[15] 434 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 397 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 231 49
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 216 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1005 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 667 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[1] 346 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[15] 314 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[140] 201 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 2137 243
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 625 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 663 112
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 392 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 630 57
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[4] 281 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1312 207
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[18] 414 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[141] 179 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22] 686 81
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[1] 442 75
set_location ident_coreinst/IICE_INST/mdiclink_reg[118] 66 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 566 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 354 70
set_location Controler_0/gpio_controler_0/Outputs_6[8] 440 96
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 276 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 423 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[144] 101 33
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1046 166
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 489 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 622 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1_RNI74OJ2 160 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 649 99
set_location ident_coreinst/FTDI_INST/mdiclink_reg[39] 402 10
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[20] 424 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1497 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 277 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 686 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 354 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs_RNIQD7I1[0] 366 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 603 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[17] 274 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[36] 209 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1485 106
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 395 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 285 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[175] 223 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 426 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[16] 336 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[4] 337 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 497 69
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 428 81
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 475 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 666 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 561 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2120 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 956 261
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[7] 1120 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[4] 496 78
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 476 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[31] 638 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[84] 73 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1096 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 401 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 764 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 659 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_9 97 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[39] 207 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 997 145
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0 389 27
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1 422 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[128] 247 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1 88 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1113 115
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 644 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 301 45
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[10] 295 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[77] 32 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 809 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 474 72
set_location UART_Protocol_1/mko_0/counter[4] 285 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[97] 132 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 590 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[75] 51 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2_1_1_1 94 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 435 43
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[11] 992 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 358 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[82] 116 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[12] 313 28
set_location Controler_0/Command_Decoder_0/decode_vector[4] 420 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[169] 205 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 406 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[61] 93 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 608 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP 562 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[25] 295 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNISN601 278 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 427 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 383 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1 70 33
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 450 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 644 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 394 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1496 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 438 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 683 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 697 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1090 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[36] 209 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 741 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[1] 409 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[125] 185 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 651 99
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 520 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 292 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1039 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1149 270
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 312 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 316 49
set_location Controler_0/ADI_SPI_1/addr_counter[19] 464 91
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 531 88
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 438 72
set_location Controler_0/Command_Decoder_0/cmd_data_RNIUHD81[15] 420 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 642 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 555 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1_0 71 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 717 70
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 437 60
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[8] 989 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 542 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 416 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1293 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1_0_RNI08KM2 226 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 535 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 366 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[226] 65 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[21] 424 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[133] 214 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_11 177 45
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 465 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 392 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 307 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 360 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[24] 329 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 307 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_91 81 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[441] 238 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 511 87
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 393 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 426 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 220 90
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 676 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 265 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1003 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1035 202
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 440 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 705 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 496 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv[31] 603 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1560 255
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 241 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[67] 39 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1061 210
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 654 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[32] 57 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 606 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[347] 199 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[145] 184 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 553 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 277 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 956 157
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[96] 165 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 571 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1_RNIG9BI3 18 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 674 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[75] 61 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1_0 64 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 845 117
set_location Controler_0/Reset_Controler_0/state_reg[3] 467 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv_0[31] 535 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[112] 129 16
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 328 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 436 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 651 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1410 228
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 945 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 557 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[46] 127 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 367 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b6_BATJwN_4 174 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[46] 315 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 633 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[168] 327 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 325 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[315] 170 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3] 253 34
set_location Controler_0/gpio_controler_0/un3_write_signal_RNIDQ4U1 417 87
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_24 351 9
set_location ident_coreinst/IICE_INST/b5_nUTGT/b5_iSWcC_i_a3_1 310 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 639 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 421 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 823 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 641 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 548 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 405 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[39] 212 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN21_i 351 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 385 72
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 408 84
set_location Controler_0/ADI_SPI_0/data_counter[1] 374 88
set_location Controler_0/gpio_controler_0/Outputs_6[13] 400 99
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[10] 313 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 967 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 984 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 821 228
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 560 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_158 145 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[5] 252 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[23] 385 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 656 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 654 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 743 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 609 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 766 85
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[11] 851 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIR5U01[12] 413 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1393 229
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 376 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 408 100
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 526 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 542 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1196 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4 357 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 1156 166
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 645 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 274 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 612 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[22] 45 37
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 412 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_2_1_1 205 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1038 160
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 433 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL_RNI7NHO 330 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1_RNILB6E2 137 24
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 428 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 357 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 602 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 409 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 607 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 567 70
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 434 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 434 81
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 390 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2_1_1 96 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1274 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1003 289
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_2_1_1_1 115 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 685 76
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[2] 279 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 709 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 979 160
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[15] 498 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[406] 139 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 699 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 541 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[136] 123 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 669 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 458 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1_1 272 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[71] 71 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1085 118
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[1] 357 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 571 88
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 396 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2406 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1518 96
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1 433 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[154] 120 43
set_location Communication_Switch_0/DataFifo_RD_u 638 78
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 523 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[3] 71 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1043 166
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[5] 379 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[14] 43 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 462 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2252 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1244 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1075 106
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 490 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1032 211
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[165] 261 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 767 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 416 45
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[18] 423 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1 52 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 365 42
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 522 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 729 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[11] 503 75
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 411 90
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[27] 436 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 487 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 259 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 850 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 390 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[192] 188 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1064 159
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 478 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 461 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 496 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1275 252
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[132] 265 10
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 398 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 306 51
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[24] 372 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1395 228
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[96] 141 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1406 216
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[171] 131 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 467 49
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 437 69
set_location ident_coreinst/IICE_INST/mdiclink_reg[178] 58 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[168] 128 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[3] 311 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[95] 87 42
set_location Controler_0/ADI_SPI_0/data_counter[6] 379 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1026 211
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 437 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 360 69
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[7] 288 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1406 222
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 440 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b6_BATJwN_4 66 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[10] 95 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 719 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 225 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 429 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 624 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[118] 164 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 648 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1291 190
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[3] 293 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 415 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[132] 94 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 828 133
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b6_BATJwN_4 246 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 531 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 255 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 720 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 615 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 518 31
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 538 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_2_1_1_1 139 27
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 228 51
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[3] 280 37
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 464 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 428 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1_RNIR9282 129 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 390 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[8] 597 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 405 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1_RNI2EPT1 198 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 568 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1_RNI4VKA2 100 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 606 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1_RNI510B2 247 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1091 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1 226 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1005 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_3_RNIG8E11 272 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req_d_RNI2S3F 328 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 717 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[20] 554 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[33] 415 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 246 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 468 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1049 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 547 87
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[32] 435 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1385 208
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 601 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b6_BATJwN_4 72 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 660 84
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRCAP 402 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 423 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 652 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 660 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[81] 89 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 705 82
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 438 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 538 82
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[1] 415 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 381 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 558 81
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 380 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[153] 255 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 284 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 409 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_4 410 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[266] 130 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1410 216
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 345 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1_0 152 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 395 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 970 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 956 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 352 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 636 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[116] 280 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 559 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 426 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[47] 165 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_30_0_a3_0_a4 563 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 710 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[7] 590 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 509 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 562 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[25] 523 16
set_location Controler_0/gpio_controler_0/Outputs[2] 407 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 124
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[6] 771 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[3] 768 109
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 412 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 406 102
set_location ident_coreinst/IICE_INST/mdiclink_reg[22] 260 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[104] 179 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b6_BATJwN_4 286 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 535 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 606 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 638 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 719 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1073 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_2_1_1_1 69 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 611 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNI1F7A2[1] 375 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 704 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1_RNIFLM52 239 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o 230 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 858 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[98] 134 34
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 315 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[111] 163 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1506 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 401 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2375 282
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 549 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_9 162 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1355 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[67] 293 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR 548 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[181] 218 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[173] 210 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 921 142
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 634 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 643 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[82] 91 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 621 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 295 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[147] 183 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1272 270
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90 348 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 685 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1268 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[287] 163 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[7] 329 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 842 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 910 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1_0 136 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2_1_1 158 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 668 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 565 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 488 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 352 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[18] 40 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 732 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 940 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[355] 183 10
set_location Controler_0/gpio_controler_0/Outputs[6] 433 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 187 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 612 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI3U7O3[7] 377 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1298 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[36] 206 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[136] 117 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 438 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[308] 183 46
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 326 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[99] 133 33
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 727 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 968 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 814 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[16] 320 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_2_1_1 244 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1_0_RNI560L2 208 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 548 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1290 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 536 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 474 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1 193 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 388 100
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 439 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 596 78
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 541 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 703 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1 91 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[275] 117 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 384 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1 144 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[141] 267 7
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[2] 302 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 501 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 541 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1 90 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 814 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[273] 113 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 486 51
set_location ident_coreinst/IICE_INST/mdiclink_reg[10] 252 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[3] 417 7
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 415 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 631 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 567 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[1] 66 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 412 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1 262 24
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 455 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 561 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1281 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 566 84
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1050 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1406 210
set_location Controler_0/ADI_SPI_1/addr_counter[28] 473 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_RNIE2MG6 291 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 343 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 507 81
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0] 413 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 656 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 390 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1147 271
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 426 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv_0[31] 523 15
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 432 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[104] 227 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 538 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.un1_b7_PKJa_9u_1_or 264 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[2] 374 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1493 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[518] 256 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 610 76
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 665 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[83] 87 36
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 410 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[31] 22 43
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 524 78
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[1] 418 21
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6_0_0[1] 1162 165
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[149] 170 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 606 30
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[9] 297 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1381 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 273 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1511 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_8 82 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[2] 401 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 727 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[170] 326 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[14] 320 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 596 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[1] 315 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 536 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr10 363 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[114] 81 28
set_location Controler_0/Command_Decoder_0/counter[11] 455 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 253 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 539 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 618 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 603 73
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 492 73
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 508 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 530 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 607 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 396 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[145] 254 7
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[13] 411 99
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1004 160
set_location ident_coreinst/IICE_INST/mdiclink_reg[139] 207 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 606 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 410 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 349 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1234 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1069 175
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[5] 410 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 411 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 225 51
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0 358 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1924 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 657 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 549 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 675 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[191] 65 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o3_0_o4[5] 540 30
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_RNI6G3O5 393 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[177] 325 19
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_3_i_m2 352 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[77] 303 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 652 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 392 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack 337 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[37] 289 22
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[8] 393 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 473 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 564 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1 35 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[110] 215 37
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[2] 374 28
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[3] 284 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 558 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 716 91
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 365 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_10 64 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_7 213 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 776 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv[31] 534 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 792 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1278 106
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[13] 318 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[145] 107 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1520 97
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_4 361 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[124] 165 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[43] 361 9
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 330 49
set_location ident_coreinst/IICE_INST/mdiclink_reg[109] 73 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1403 229
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 519 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 264 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 674 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 435 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 710 102
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[6] 423 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2_1_1_1 157 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 590 90
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 212 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[139] 131 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 813 142
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 981 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1246 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[10] 95 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1 397 9
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1061 156
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1267 196
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 629 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1100 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 574 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[481] 265 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 959 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[45] 194 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[17] 38 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 353 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 680 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 479 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 399 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 463 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 306 46
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 454 82
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 510 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1051 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 559 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1388 229
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 221 49
set_location Controler_0/gpio_controler_0/Outputs[8] 440 97
set_location ident_coreinst/IICE_INST/mdiclink_reg[25] 253 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_2_1_1_1 131 27
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 516 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[159] 184 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[12] 19 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1147 270
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 537 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[49] 148 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 602 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b6_BATJwN_4 108 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[25] 48 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 919 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 957 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[387] 88 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1290 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 572 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 695 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 378 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_0_a3_0_a4 558 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[1] 638 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 684 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1503 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 805 136
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 537 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1215 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b6_BATJwN_4 64 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 820 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 428 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[4] 67 18
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0 443 9
set_location Controler_0/ADI_SPI_1/data_counter[24] 445 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[180] 206 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[35] 356 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[41] 232 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[6] 68 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req 339 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 280 58
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[5] 770 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 544 78
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[1] 450 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1054 115
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 497 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 240 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 456 69
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 457 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[23] 332 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 794 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1403 210
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 623 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 616 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[153] 247 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 656 34
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[17] 623 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[29] 318 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[326] 190 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 686 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[148] 178 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1284 199
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[19] 338 4
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 757 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1502 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1238 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1287 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 2072 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1112 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[2] 372 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 658 99
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[10] 991 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 615 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1296 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 947 136
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 389 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 604 34
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1093 160
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 379 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1298 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 902 109
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1063 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1285 195
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[24] 377 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 445 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[405] 136 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[91] 117 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 654 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 647 118
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 445 99
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs_RNIPPL9[1] 345 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1 250 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 496 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 301 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 640 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2_1_1 236 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[6] 558 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 560 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 388 79
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[23] 337 7
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 352 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 716 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 738 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 271 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[47] 316 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2_1_1_1 180 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 664 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 792 144
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 453 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 512 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[4] 322 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1_0 247 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 282 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[74] 173 31
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 438 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[295] 165 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[42] 197 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 328 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1_0 115 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1315 174
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[16] 425 72
set_location Controler_0/ADI_SPI_0/sdio_cl 376 82
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[17] 315 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 648 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[0] 301 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2_1_1 190 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[293] 164 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 533 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 362 49
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 379 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 717 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW[2] 346 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 631 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[78] 60 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 400 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 416 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 991 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 470 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b6_BATJwN_4 28 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[113] 159 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1216 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 413 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 465 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1150 270
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 473 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[4] 407 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 302 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 235 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 756 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1_RNIGIDI3 48 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 679 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1066 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 833 133
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[5] 65 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[32] 323 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 538 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[146] 189 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 844 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[130] 103 19
set_location Controler_0/Command_Decoder_0/decode_vector[6] 422 64
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_4 421 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 398 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 566 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1_0 175 42
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 509 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1952 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1521 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1_0 175 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 673 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 502 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[10] 600 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2_1_1_1 251 24
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1061 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 662 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 660 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1305 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1392 229
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 670 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 611 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 565 79
set_location Controler_0/Answer_Encoder_0/state_reg[3] 440 70
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1066 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 734 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 705 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 998 118
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 540 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[7] 596 16
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[14] 426 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[27] 320 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv_0[31] 608 21
set_location Controler_0/Command_Decoder_0/cmd_data_RNISI531[15] 422 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 413 103
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 307 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[302] 148 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 433 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[7] 49 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 418 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1306 199
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 418 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 536 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[6] 363 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 402 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL 345 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce 370 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 362 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 602 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 426 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1_0_RNI8KK22 186 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 507 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 762 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[178] 231 22
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 432 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 532 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 711 102
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[11] 453 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 284 55
set_location ident_coreinst/IICE_INST/mdiclink_reg[174] 56 25
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_3[0] 641 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 692 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 414 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 669 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 734 79
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1219 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 569 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 433 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[150] 144 28
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[8] 296 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1010 159
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 648 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 690 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[3] 14 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 711 69
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[6] 846 115
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[3] 843 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 533 79
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_2 386 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[18] 421 16
set_location ident_coreinst/IICE_INST/b20_i2WM2X_F8tsl_Ae1cdJ4_fast 274 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1002 289
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[26] 49 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 596 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 606 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1359 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 659 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1245 180
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[6] 397 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[26] 263 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 923 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[40] 201 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 380 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 316 52
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 645 57
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 219 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1060 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[37] 221 34
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[16] 620 60
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 439 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 374 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1_RNIUAMN2 119 36
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 435 85
set_location Controler_0/ADI_SPI_1/data_counter[27] 448 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1084 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 311 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 739 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1236 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 710 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[17] 14 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 292 46
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[28] 386 34
set_location ident_coreinst/IICE_INST/mdiclink_reg[13] 269 25
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 667 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 257 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 420 48
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[27] 385 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 388 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 419 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 403 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 641 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 384 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 291 61
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1266 196
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[22] 619 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 657 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[8] 431 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 459 49
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[19] 322 10
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[7] 394 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1062 229
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 572 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1273 207
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[8] 908 109
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1078 160
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 666 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[4] 450 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 312 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 486 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1012 150
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 475 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 674 64
set_location ident_coreinst/FTDI_INST/mdiclink_reg[9] 370 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1021 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 259 58
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[16] 425 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1304 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 527 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 558 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1002 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 590 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1294 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 337 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[366] 183 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 380 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1 83 36
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 668 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1518 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 687 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1538 100
set_location Controler_0/ADI_SPI_1/data_counter[26] 447 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 415 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1 30 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[0] 231 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2259 198
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_0[4] 344 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 969 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 376 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1038 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 671 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2_1_1 151 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 490 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 574 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[138] 200 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1489 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 395 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[58] 144 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1007 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[18] 19 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 623 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1281 270
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[42] 193 33
set_location Controler_0/ADI_SPI_0/counter[8] 368 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1489 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[0] 356 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 920 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1230 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[100] 86 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1103 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 957 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 669 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 997 151
set_location Controler_0/ADI_SPI_0/addr_counter[13] 398 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 516 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 627 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 612 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7 287 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[21] 332 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 751 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 662 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2_1_1_1 240 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 595 91
set_location Controler_0/ADI_SPI_1/data_counter[14] 435 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 601 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 556 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1636 270
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1054 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 697 87
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[3] 361 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 611 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1296 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 449 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[139] 102 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIE1DA6[2] 233 36
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1 405 9
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1046 160
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 499 87
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_4 347 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 839 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 698 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 601 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[13] 601 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[9] 497 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF97O3[2] 407 99
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 657 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 606 88
set_location Controler_0/Answer_Encoder_0/periph_data[10] 445 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_a4_0 561 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 306 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 424 49
set_location UART_Protocol_1/mko_0/counter[12] 293 124
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 411 87
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1_1 410 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[50] 151 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 574 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 607 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 412 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 385 48
set_location Controler_0/gpio_controler_0/Outputs[3] 462 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1011 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[236] 69 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 635 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[426] 219 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 386 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[13] 45 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1273 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 394 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 492 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1085 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[74] 53 34
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 513 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 512 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 388 84
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 377 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 594 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_RNIBV9O2 364 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 372 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 266 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b6_BATJwN_4 283 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 538 28
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[10] 850 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 698 85
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1091 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_2_1_1 246 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1049 210
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[3] 391 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 470 55
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1158 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 370 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 436 70
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 333 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[164] 203 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 664 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1 107 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[141] 194 37
set_location ident_coreinst/FTDI_INST/mdiclink_reg[29] 290 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 735 87
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 632 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 954 136
set_location Controler_0/Command_Decoder_0/decode_vector[1] 428 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[1] 401 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1298 210
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[3] 594 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[96] 91 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 406 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[87] 113 31
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 540 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 498 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIHNFD8[8] 238 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 438 90
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_1[1] 339 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[86] 303 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 456 55
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0 435 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2_1_1 231 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b6_BATJwN_4 89 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[66] 68 22
set_location Controler_0/Reset_Controler_0/un8_write_signal 470 81
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[8] 391 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 468 52
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 415 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4] 262 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 560 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 529 78
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11] 426 87
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW[2] 306 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_9 240 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 650 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 384 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 436 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7] 310 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 694 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1269 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2 968 144
set_location Controler_0/ADI_SPI_0/data_counter[30] 403 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_2_1_1 51 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 777 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 318 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 672 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[161] 154 16
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 529 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[118] 164 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 650 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ37_1_0 270 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[119] 227 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[112] 279 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[13] 314 37
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1088 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 776 342
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 318 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 807 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_2_1_1_1 110 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[15] 314 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[1] 230 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[1] 306 33
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[35] 434 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_2_1_1 60 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 743 88
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[19] 393 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1357 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1503 271
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 610 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1382 229
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 535 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1409 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1921 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[81] 74 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[47] 32 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 398 96
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 645 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[103] 110 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[4] 380 16
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[2] 401 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_2_1_1 61 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 798 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[12] 592 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 674 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 381 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[107] 111 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 638 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO 549 30
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[5] 845 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 349 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 655 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[41] 259 31
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 520 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 651 88
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[9] 990 109
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[11] 332 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 510 28
set_location Controler_0/gpio_controler_0/Outputs_6[9] 438 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 704 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 481 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[37] 24 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[169] 27 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 682 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 710 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[15] 47 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 425 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 422 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs_RNICFF8[1] 304 36
set_location UART_Protocol_0/mko_0/counter[15] 375 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2_1_1_1 272 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[18] 340 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[94] 95 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[106] 172 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 448 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[5] 362 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[59] 146 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 425 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 612 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1_1 268 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 402 76
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 986 160
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 379 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 296 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 471 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 353 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 661 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 388 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[81] 74 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[41] 27 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1_0 80 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 276 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 487 36
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[28] 411 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[19] 51 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 429 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1338 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 721 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 392 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1 169 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1456 327
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1 414 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert 732 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 639 111
set_location Controler_0/ADI_SPI_1/data_counter[17] 438 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_3 146 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[8] 350 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req_d_RNI04HQ 332 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 487 51
set_location ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF6 411 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1396 228
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 597 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 590 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1287 100
set_location ident_coreinst/IICE_INST/mdiclink_reg[121] 77 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[4] 229 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1317 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 956 262
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 478 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 329 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 794 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[328] 184 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1047 210
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 260 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 757 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 532 78
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 480 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 674 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[130] 104 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 459 70
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI49G01[24] 624 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 923 109
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 237 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 243 55
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_2_0 379 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[245] 72 37
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1065 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 678 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 740 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 385 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 435 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_OSr_J90 331 25
set_location Controler_0/ADI_SPI_0/counter_3[0] 362 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[119] 122 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[243] 77 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[154] 182 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 268 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1074 106
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 390 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 382 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 541 85
set_location Controler_0/ADI_SPI_1/data_counter[16] 437 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 389 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[279] 153 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNILN1K5[0] 239 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 660 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 675 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 313 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1_0_RNIO6862 192 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[466] 244 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1_0 178 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1402 228
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o 137 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 391 70
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 503 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[124] 242 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 262 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[87] 94 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1299 190
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[33] 433 10
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 664 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[158] 186 28
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 444 81
set_location ident_coreinst/FTDI_INST/mdiclink_reg[33] 432 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1382 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1400 210
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[8] 595 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 528 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29] 57 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1674 45
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 519 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 517 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1284 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1925 96
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1_1 420 6
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1061 160
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[27] 314 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 666 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1490 109
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[33] 355 15
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 523 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 351 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_2_1_1 41 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[500] 278 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1399 228
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 714 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 744 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 341 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2_1_1_1 157 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 615 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 411 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2] 675 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[46] 199 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[4] 339 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 567 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o 105 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1 148 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 481 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 696 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 403 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m6 372 30
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 447 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1000 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[55] 133 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[6] 344 33
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 447 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[0] 396 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 385 45
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 660 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 392 54
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_fast 384 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[272] 131 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1170 342
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 561 79
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[6] 1074 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[3] 1071 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1 154 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[11] 71 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIS7CC1 409 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1297 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 618 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1271 196
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 427 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 619 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 355 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[87] 144 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 715 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 901 109
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[5] 65 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_2_1_1_1 224 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1 45 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 654 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 535 73
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[17] 422 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1 57 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv_0[31] 570 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[12] 42 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[13] 46 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[166] 258 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[137] 116 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1284 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[70] 55 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[94] 142 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 604 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[77] 174 34
set_location ident_coreinst/IICE_INST/mdiclink_reg[21] 257 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 832 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_2_1_1 42 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[58] 46 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[207] 78 28
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_s_8_RNIJN3N5 397 15
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 392 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[48] 23 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[159] 141 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[67] 111 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1090 169
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[180] 214 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1_RNID20I3 22 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 423 28
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 328 43
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[15] 422 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[66] 37 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1260 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1406 228
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 621 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_6 144 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 832 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 661 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1005 156
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 420 63
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 589 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme3 363 27
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 468 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7] 259 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 914 109
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 666 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_2_1_1_1 148 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1_RNIQ4C93 30 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 531 79
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 381 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_132 151 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 687 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1355 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 510 31
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 302 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 728 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 403 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 609 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 666 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 324 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[111] 121 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[162] 266 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 644 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b6_BATJwN_4 172 9
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 427 63
set_location Controler_0/ADI_SPI_1/data_counter[4] 425 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 442 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 403 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[166] 151 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 979 151
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 464 82
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 387 105
set_location ident_coreinst/IICE_INST/mdiclink_reg[54] 95 19
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY 418 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1_0_RNIS73G2 140 27
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 451 81
set_location Controler_0/Answer_Encoder_0/cmd_status_err 462 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 451 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 649 100
set_location Controler_0/ADI_SPI_0/assert_data 377 82
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[29] 313 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv[31] 516 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[10] 36 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 566 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 430 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 356 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 609 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 521 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 384 78
set_location ident_coreinst/IICE_INST/mdiclink_reg[88] 162 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[152] 169 37
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 604 69
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 372 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b6_BATJwN_4 25 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 284 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 471 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 649 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 289 52
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1096 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1004 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1275 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 775 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1_0 253 24
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNIVR895[0] 396 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIT4661[12] 409 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[368] 196 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 960 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b6_BATJwN_4 235 42
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 661 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 370 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_2_1_1 113 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o 36 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 703 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[7] 88 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[32] 334 7
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 397 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 669 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 303 45
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[16] 283 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[56] 278 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[425] 235 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[49] 164 30
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 535 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 753 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[19] 412 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 303 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 967 165
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 367 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4 712 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 696 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b6_BATJwN_4 228 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[103] 110 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 415 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1302 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1244 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1979 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[150] 190 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 560 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 603 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 598 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 763 82
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1059 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 410 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1 207 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[96] 141 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 616 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_2_1_1 212 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[19] 342 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[138] 266 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[71] 103 28
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 372 27
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 654 90
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 716 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 694 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1301 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[50] 39 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_2_1_1 247 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[164] 136 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1292 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1272 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_2_1_1_1 60 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 648 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[27] 291 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 647 75
set_location Controler_0/Command_Decoder_0/state_reg[0] 455 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[61] 93 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[149] 190 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2_1_1_1 240 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 408 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[17] 420 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1274 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1060 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1282 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1287 199
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 596 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 411 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 589 76
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 449 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 491 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[21] 43 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 472 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[54] 136 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[299] 150 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[181] 77 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 841 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 302 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[2] 417 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 559 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1286 225
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 630 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2_1_1 175 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 936 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[274] 109 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 2108 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 263 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 701 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1049 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 670 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 357 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 632 42
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[18] 399 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 445 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[401] 100 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1508 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1_0 218 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[57] 139 22
set_location UART_Protocol_1/INV_0 524 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 978 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 614 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 457 81
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[5] 438 99
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 387 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[55] 141 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[1] 266 34
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 494 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[171] 285 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[1] 367 25
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 477 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[307] 188 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[336] 169 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 540 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[322] 178 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[144] 188 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[10] 294 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[1] 317 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 381 52
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[12] 282 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b6_BATJwN_4 190 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[13] 314 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1006 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 696 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 655 33
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 657 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1111 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[191] 241 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 281 46
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 435 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2_1_1 242 24
set_location Controler_0/ADI_SPI_1/state_reg[4] 428 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 474 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 829 133
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1_RNIUUF72 176 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 245 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_2_1_1_1 152 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH919 253 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[292] 167 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 700 105
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[5] 1073 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[178] 248 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 831 133
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[34] 359 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1_0_RNI1KJE2 249 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[129] 72 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[154] 191 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 649 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 560 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 602 61
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[1] 377 7
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 426 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[88] 107 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 623 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 236 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 537 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 616 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1080 118
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[39] 357 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 658 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 264 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[63] 291 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1929 96
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 448 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 698 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 452 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 657 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1045 211
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[93] 139 34
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0 421 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 604 64
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1106 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_2_1_1 251 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 713 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1363 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 402 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_2_1_1_1 225 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_2_1_1_1 25 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 384 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 809 309
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 558 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_9 64 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_2_1_1_1 54 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 296 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 600 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 702 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL 351 34
set_location Communication_Switch_0/Communication_vote_vector[1] 594 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1 31 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 514 33
set_location Controler_0/ADI_SPI_1/addr_counter[11] 456 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 571 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 362 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 681 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 455 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 685 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 379 46
set_location Controler_0/gpio_controler_0/un16_write_signal 434 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 539 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 305 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1_0_RNINARI2 165 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[2] 433 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[51] 15 28
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1057 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 343 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[13] 305 34
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 436 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[155] 148 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 418 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 1291 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1090 118
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1052 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 391 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[94] 134 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 682 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[33] 355 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1_0_RNIE0BL2 222 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_161 129 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 699 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1278 271
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[1] 39 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1356 244
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 505 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1382 208
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[107] 168 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 691 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 402 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 308 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[35] 305 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2_1_1 119 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[149] 174 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 716 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 670 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 713 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 752 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1062 261
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 327 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[169] 286 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1057 211
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[130] 112 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1_RNIFSK82 145 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[3] 43 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 660 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 519 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12] 303 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[9] 41 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 255 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[68] 110 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[4] 309 37
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 206 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 683 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 731 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[190] 186 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 592 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[412] 114 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 590 70
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 517 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[465] 242 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 655 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 548 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[285] 166 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[149] 174 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 360 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_2_1_1 114 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1414 223
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 276 48
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[7] 348 18
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 439 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 479 49
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 547 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 542 88
set_location Controler_0/ADI_SPI_1/data_counter[23] 444 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[283] 152 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 661 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 684 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 981 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[174] 230 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 488 36
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1319 198
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_3[0] 451 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_6 152 24
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 479 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 601 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 616 88
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 424 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 597 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[6] 393 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 411 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 669 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_1[2] 346 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 394 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 703 106
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 526 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[17] 427 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 633 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 256 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 774 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 959 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[161] 256 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[14] 336 4
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[37] 351 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 709 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 632 43
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 639 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 653 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 232 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 471 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[7] 86 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[89] 118 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 986 156
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[121] 109 15
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1044 160
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[4] 380 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1222 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv_0[31] 589 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[123] 60 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 671 106
set_location Controler_0/Command_Decoder_0/counter[7] 451 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req_d 330 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[3] 399 7
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 407 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1146 270
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1 177 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[10] 339 4
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 535 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b6_BATJwN_4 92 33
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[2] 397 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[19] 255 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 601 57
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b10_PfzyLE4_Ft_0_a2_0 355 30
set_location Controler_0/Command_Decoder_0/cmd_status_err 354 64
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[11] 624 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[73] 302 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 435 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 602 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[33] 292 22
set_location ident_coreinst/FTDI_INST/mdiclink_reg[32] 443 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1_0 37 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[153] 124 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1157 166
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 566 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 837 133
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[3] 1137 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[511] 278 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv[31] 591 15
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 212 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_2_1_1_1 35 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_2S5I_vPL9 290 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 454 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1 241 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 999 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 758 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1310 234
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 705 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 661 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[19] 602 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 560 88
set_location ident_coreinst/FTDI_INST/mdiclink_reg[37] 404 10
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_25 349 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 699 79
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 443 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 400 207
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0_RNIMA1G2 275 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1094 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[362] 187 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 282 49
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[20] 333 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[294] 158 37
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 497 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90 327 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1348 226
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b6_BATJwN_4 53 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 622 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1833 309
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[165] 255 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_94 84 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1292 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[1] 315 33
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 457 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[105] 115 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 288 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1027 154
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 408 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1477 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 680 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 422 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1297 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 646 102
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 631 61
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 422 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 471 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 403 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1042 210
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 398 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1287 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 513 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIDK1E[9] 277 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 630 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 543 15
set_location Communication_Switch_0/state_reg[0] 457 85
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[9] 357 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 689 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[41] 194 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_9 219 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 658 103
set_location Controler_0/Answer_Encoder_0/periph_data[0] 420 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 501 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_2_1_1 35 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1246 180
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 387 79
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[18] 282 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 305 52
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[6] 399 31
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 441 49
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 364 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 353 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 623 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2_1_1 174 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[24] 40 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 414 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_6 45 21
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 335 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[61] 290 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_2_1_1_1 226 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[12] 397 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 386 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[135] 101 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 455 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[13] 341 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 642 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1 178 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 485 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 321 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 463 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 384 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 470 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[161] 197 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1625 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b6_BATJwN_4 267 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 806 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[112] 145 19
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 531 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1_RNI6GLE2 243 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[22] 370 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[95] 291 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 644 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[436] 239 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 595 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 513 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[15] 567 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 393 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 565 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[82] 91 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2_1_1 216 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 708 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 366 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1 85 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[31] 321 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1242 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1300 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1083 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[22] 398 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1454 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 254 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[3] 341 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 374 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 307 48
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[7] 1132 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 514 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[1] 419 7
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 492 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 663 79
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 669 90
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 452 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 602 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1219 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_0[6] 295 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1 36 33
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 433 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1_0_RNIPAL83 127 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 602 34
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[16] 425 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[43] 30 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 402 69
set_location ident_coreinst/IICE_INST/mdiclink_reg[151] 224 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1483 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 670 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[4] 823 135
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[9] 909 109
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[4] 410 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 692 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 661 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 459 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 420 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 544 82
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[8] 773 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[142] 194 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1169 342
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1006 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 454 73
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 471 84
set_location UART_Protocol_1/mko_0/counter[19] 300 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 375 46
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 993 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[59] 45 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 698 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 772 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[70] 52 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 403 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1 65 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[452] 233 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.un1_b5_OvyH3 389 30
set_location Communication_Switch_0/state_reg[2] 460 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[473] 258 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 361 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 995 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_2_1_1 219 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1634 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 646 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_1_0 263 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 367 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1_0 163 36
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNICFE01[19] 629 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 356 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[14] 265 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[16] 323 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 520 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 676 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2_1_1 175 45
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 496 73
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[24] 427 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[119] 163 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0 155 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 573 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1115 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2_1_1_1 151 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[22] 379 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 411 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[249] 74 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2_1_1_1 165 42
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[12] 282 27
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 430 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 276 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 462 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 478 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 253 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[2] 273 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m16 382 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_5 366 9
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 378 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 330 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 564 37
set_location Controler_0/Reset_Controler_0/state_reg[0] 463 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 430 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 630 72
set_location ident_coreinst/IICE_INST/mdiclink_reg[57] 88 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[504] 277 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1549 189
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 513 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 711 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[84] 114 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 289 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[11] 101 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 489 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1061 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQCCE1[2] 441 69
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 577 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 382 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 524 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1057 127
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 658 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_8 172 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 417 103
set_location ident_coreinst/IICE_INST/mdiclink_reg[38] 230 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1044 210
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 524 82
set_location Controler_0/ADI_SPI_1/addr_counter[30] 475 91
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3 372 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 512 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[71] 301 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[19] 374 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[8] 332 30
set_location Controler_0/ADI_SPI_1/data_counter[13] 434 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[520] 253 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[31] 290 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv[31] 528 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1305 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b6_BATJwN_4 67 30
set_location Controler_0/ADI_SPI_1/data_counter[9] 430 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 634 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1_RNIHHPC2 107 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1_0_RNII56K3 51 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 2157 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1535 99
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[1] 386 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 752 82
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 379 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 298 52
set_location Controler_0/Command_Decoder_0/state_reg[5] 445 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 602 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 692 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 493 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 618 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 684 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 811 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1408 223
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2_1_1_1 238 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 613 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[90] 120 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 512 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 557 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 702 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 484 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[48] 393 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 345 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1272 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[242] 78 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[5] 407 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 606 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 295 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 602 57
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 413 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b6_BATJwN_4 46 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[12] 396 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 499 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 943 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1_0_RNIBENA3 12 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO_0 346 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1481 106
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 446 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 606 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 314 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[107] 176 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 638 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 643 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 765 79
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 393 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_11 228 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a2[11] 345 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 470 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 514 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1278 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[338] 171 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_10 250 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 281 55
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 234 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[34] 51 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[168] 150 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[16] 13 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 2071 142
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1101 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[119] 165 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 803 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[2] 305 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1293 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[227] 66 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[20] 562 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o2_4 639 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 499 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1498 109
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 511 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 675 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1079 207
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 418 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[0] 316 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[86] 79 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[16] 32 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[142] 100 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[270] 126 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[146] 185 24
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 362 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 624 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1081 118
set_location Controler_0/ADI_SPI_1/data_counter[3] 424 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1037 202
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_RNI5EAP1 418 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 741 79
set_location Controler_0/ADI_SPI_1/addr_counter[15] 460 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[7] 310 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 567 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1209 282
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 297 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[20] 329 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 469 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 669 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 725 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 439 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 295 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 232 49
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 381 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1 149 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[15] 409 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1027 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[374] 202 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 668 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[134] 215 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 542 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1299 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1003 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 843 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 412 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[86] 72 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[28] 319 6
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 709 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 1050 210
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 472 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[19] 302 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 620 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 488 78
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 417 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1052 211
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[8] 452 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1_RNIT6I31 643 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[26] 17 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_1 373 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 553 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 239 49
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[4] 444 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[55] 144 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 715 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[12] 153 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 441 103
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 468 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 479 28
set_location UART_Protocol_1/mko_0/counter[5] 286 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1285 207
set_location Controler_0/ADI_SPI_1/data_counter[7] 428 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 490 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[1] 304 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[8] 92 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 565 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv_0[31] 560 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 635 105
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 612 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 356 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 673 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1101 166
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_1[0] 610 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1267 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 439 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 205 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1397 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 810 142
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[0] 344 25
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1095 160
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 279 123
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[10] 775 109
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 991 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 500 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1_0 68 33
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_5 431 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[133] 108 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[148] 184 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 661 37
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 543 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 345 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1287 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 994 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1102 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 468 48
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRUPD 397 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[12] 321 21
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 215 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 297 48
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_3 360 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 519 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 567 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 566 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1 185 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[78] 50 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[493] 241 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[20] 290 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[37] 28 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[86] 90 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1089 166
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 652 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 278 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 394 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 275 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 486 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_27 354 9
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[1] 442 102
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[28] 623 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[42] 24 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv[31] 559 18
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_RNI7J1R2 398 9
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[25] 413 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[31] 435 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 558 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 601 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 411 37
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1047 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1297 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 830 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 612 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_0[13] 352 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1533 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 492 54
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[17] 277 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[24] 20 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 467 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 293 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[10] 322 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1273 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1413 216
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[3] 312 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 469 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 463 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 591 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2_1_1 246 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 480 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[244] 80 37
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 624 75
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1062 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 969 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 292 52
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 657 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[91] 84 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 820 142
set_location ident_coreinst/FTDI_INST/mdiclink_reg[23] 324 16
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 219 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[421] 230 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 633 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[2] 70 19
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[10] 642 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 663 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[46] 315 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1394 229
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[136] 117 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 386 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 495 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1288 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[118] 278 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 601 91
set_location Controler_0/ADI_SPI_1/sclk_4 429 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 681 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 595 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 495 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_6 231 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 402 64
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 337 43
set_location Controler_0/Reset_Controler_0/un11_write_signal_2_0_a2 469 81
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 392 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[32] 405 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 448 52
set_location Controler_0/ADI_SPI_0/addr_counter[14] 399 82
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 526 72
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 525 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[327] 182 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_2_1_1 47 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1 135 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1_0 176 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1922 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNIPALQ 276 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 423 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[17] 43 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2_1_1 121 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 476 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[171] 151 25
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[13] 424 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 951 157
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[10] 355 22
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 205 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[6] 356 7
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 603 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[24] 288 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1276 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 304 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 433 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1349 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 684 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 494 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[267] 125 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1048 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[80] 88 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[43] 314 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_9 34 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 798 142
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 644 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 956 136
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 423 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv_0[31] 593 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1712 207
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[435] 229 25
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 444 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 259 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[31] 609 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[154] 244 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1 133 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1407 216
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 371 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 420 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 697 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 493 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 371 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 709 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 423 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[18] 341 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1387 208
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 715 69
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 544 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1_0 120 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 559 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 468 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 533 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 605 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[183] 211 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[110] 126 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 501 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[59] 138 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 495 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 617 103
set_location ident_coreinst/IICE_INST/mdiclink_reg[137] 144 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 267 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1_0_RNIRASF2 109 36
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 610 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr10 349 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 420 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 535 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 952 156
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 398 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 504 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[0] 307 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1 233 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[60] 36 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 974 156
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[1] 443 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 641 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 393 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s 371 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0_0[1] 640 78
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 492 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 261 64
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 493 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 323 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 342 49
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 680 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 680 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 469 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 466 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[290] 159 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 574 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 384 57
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[29] 383 34
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 436 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1383 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 309 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[108] 159 25
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[8] 848 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[32] 122 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[103] 172 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[79] 59 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 608 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[12] 497 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 675 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 667 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[7] 384 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 951 145
set_location ident_coreinst/IICE_INST/mdiclink_reg[107] 75 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 386 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[89] 105 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 806 133
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 404 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 655 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 264 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[394] 104 16
set_location Controler_0/ADI_SPI_1/state_reg[3] 422 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 609 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 944 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 257 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 486 64
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 428 103
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_1 360 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 696 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[30] 50 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 348 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 666 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1007 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 544 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 309 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b6_BATJwN_4 156 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[137] 122 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 509 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1_1 279 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 434 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 591 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1395 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 369 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 822 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 297 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 532 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2_1_1_1 95 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 687 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[101] 225 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 826 229
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[4] 380 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_2_1_1 28 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[0] 92 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 303 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 601 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 818 228
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 199 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 437 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[332] 189 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_1 307 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 297 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1247 175
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[36] 435 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[184] 169 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 409 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 633 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[128] 110 25
set_location Controler_0/Command_Decoder_0/counter[29] 473 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 634 87
set_location UART_Protocol_1/mko_0/counter[18] 299 124
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 392 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 645 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[18] 343 4
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 816 115
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 640 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 355 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[289] 161 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[141] 234 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[90] 158 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[98] 85 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[38] 211 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 626 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0_RNIS11M 364 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[155] 130 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 665 85
set_location ident_coreinst/IICE_INST/mdiclink_reg[153] 128 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1051 211
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[8] 264 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1293 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1401 228
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[77] 87 25
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 369 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1009 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 273 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1276 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 941 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[26] 326 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[30] 407 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b6_BATJwN_4 217 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 615 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 463 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 671 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 231 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_2_1_1_1 27 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b6_BATJwN_4 126 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 687 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 275 49
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 410 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 530 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1_0_RNI89Q62 132 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 568 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[64] 78 19
set_location Controler_0/ADI_SPI_0/addr_counter[22] 407 82
set_location Controler_0/gpio_controler_0/Outputs[13] 400 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[148] 228 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 708 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1492 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_5 229 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[30] 116 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 795 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1354 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 525 34
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[6] 999 154
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[3] 996 154
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 468 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 692 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 530 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 350 43
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 454 84
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 387 90
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 450 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[461] 241 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 410 103
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 624 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[29] 15 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1218 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 948 136
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1087 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 668 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 356 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv_0[31] 522 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 716 88
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 458 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1051 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 298 49
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 605 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[282] 146 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1 216 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[53] 135 21
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 453 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[153] 189 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 203 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[126] 143 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[84] 84 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[5] 337 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1 227 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1 183 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_119 183 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_113 98 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 261 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[90] 100 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[367] 187 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 536 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_2_1_1_1 66 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 572 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 530 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[92] 141 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 718 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1007 288
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2] 595 81
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[8] 596 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 422 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 302 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIE5J11[1] 395 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[45] 196 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 644 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 813 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 637 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[0] 40 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1479 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_2_1_1 220 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 323 52
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[7] 335 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 278 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1_RNIDPR32 237 30
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 446 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 470 72
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 634 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_8 112 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 429 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 851 112
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[0] 413 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b6_BATJwN_4 177 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1079 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv[31] 572 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 592 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[20] 23 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 336 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 948 156
set_location Controler_0/Command_Decoder_0/cmd_data_RNILHCU3[15] 405 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1 203 9
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 389 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[149] 216 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 711 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 410 69
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[10] 267 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 476 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b6_BATJwN_4 170 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1050 201
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 550 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 412 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[95] 164 43
set_location Controler_0/gpio_controler_0/Outputs_6[5] 432 96
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 646 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 595 90
set_location Controler_0/ADI_SPI_0/addr_counter[29] 414 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 480 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 423 99
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 393 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[39] 434 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b6_BATJwN_4 230 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2_1_1_1 219 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 695 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1_0 169 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[1] 404 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 303 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 264 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1_0 184 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[37] 300 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 609 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 549 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 528 88
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 378 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1_0_RNI6SOE3 41 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_21_0_0_o2 550 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1 152 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 588 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[14] 315 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1504 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1086 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 692 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 706 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[205] 62 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 484 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2 967 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 357 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 467 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[101] 108 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1274 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_120 204 24
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 410 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 774 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 688 115
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_cLqgOF 411 27
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 618 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1798 207
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[203] 61 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 620 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b6_BATJwN_4 126 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid_RNITCPB1 641 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[53] 41 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 565 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 554 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 435 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[64] 89 22
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[7] 988 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 998 156
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 392 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a3_3 152 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 631 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 531 91
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 427 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[144] 188 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 295 48
set_location ident_coreinst/IICE_INST/mdiclink_reg[68] 172 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 392 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[140] 265 7
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 630 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[164] 195 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 458 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1_RNIST1F2 121 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1114 124
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 526 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 674 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2_1_1 153 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 450 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[515] 270 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 407 43
set_location Controler_0/ADI_SPI_1/data_counter[2] 423 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 488 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[156] 254 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[21] 43 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 284 51
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[0] 381 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 352 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[91] 135 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 1106 115
set_location ident_coreinst/FTDI_INST/mdiclink_reg[0] 368 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[168] 213 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 506 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 529 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o 222 33
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 495 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[147] 253 7
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 385 84
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 558 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[34] 199 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 631 88
set_location Communication_Switch_0/Communication_vote_vector[2] 596 85
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 317 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 637 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[2] 366 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 982 159
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 235 51
set_location UART_Protocol_0/mko_0/counter[9] 369 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 477 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 627 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 614 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2_1_1 158 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[23] 289 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0_RNO[5] 308 30
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 469 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 611 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1107 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[443] 234 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 549 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[47] 386 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 483 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[31] 397 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 472 75
set_location UART_Protocol_0/mko_0/counter[1] 361 91
set_location Controler_0/gpio_controler_0/state_reg[0] 421 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 564 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 609 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1217 175
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[26] 425 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 543 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[6] 351 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[19] 37 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[0] 92 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 283 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 448 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 669 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 621 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 717 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 705 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 638 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 283 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b6_BATJwN_4 108 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[114] 131 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[30] 322 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[98] 140 36
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 411 106
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[1] 396 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1236 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[37] 350 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[57] 137 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv_0[31] 573 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 241 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 241 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_a4_0_RNIS2F71 553 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1074 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 641 34
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 370 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1627 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[0] 353 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 265 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 442 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 660 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 414 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_2_1_1_1 65 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 330 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[284] 149 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 688 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[181] 205 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_2_1_1_1 78 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2_RNIQA4J 268 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 608 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1112 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 267 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 642 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 554 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[20] 341 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 405 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 536 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 715 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 447 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 596 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1355 261
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[84] 302 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 534 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 534 72
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[2] 413 34
set_location Controler_0/Command_Decoder_0/state_reg[1] 452 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1225 187
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 641 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1039 210
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 594 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 288 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 615 63
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 380 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 272 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 698 103
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[5] 998 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[180] 217 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 619 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 519 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 613 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1095 166
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 675 72
set_location ident_coreinst/FTDI_INST/mdiclink_reg[22] 326 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[45] 289 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 459 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 482 85
set_location Controler_0/Command_Decoder_0/state_reg[4] 447 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 523 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_7 254 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[27] 555 19
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 452 45
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 407 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv[31] 592 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1137 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1_RNI0N6M2 156 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[132] 135 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[5] 398 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 606 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[83] 87 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 811 115
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 331 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 543 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1408 217
set_location ident_coreinst/FTDI_INST/mdiclink_reg[27] 289 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1233 180
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0 348 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[78] 86 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 303 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 431 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1295 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[69] 48 16
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1057 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 825 138
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 426 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1390 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 301 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[162] 192 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1135 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 641 111
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 559 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc2 374 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[0] 382 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1043 202
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 606 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 633 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce_RNO 289 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 538 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[88] 301 7
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 692 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23] 632 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1495 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 446 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 372 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[240] 107 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 696 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 637 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[51] 152 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[81] 90 37
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 361 45
set_location ident_coreinst/IICE_INST/mdiclink_reg[102] 89 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 442 34
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 440 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 986 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1283 175
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[8] 1076 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 570 109
set_location ident_coreinst/IICE_INST/mdiclink_reg[93] 111 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0_RNIC56K2 438 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 656 115
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1051 159
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 498 79
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 646 78
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1063 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2_1_1_1 234 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[39] 353 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1636 336
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 691 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 633 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 328 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1_0_RNID1KG2 171 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 234 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_7 37 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[344] 177 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1861 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[97] 133 37
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_1 410 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 509 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 396 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 465 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[87] 80 43
set_location UART_Protocol_1/mko_0/MKO_OUT 311 124
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 729 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 482 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 618 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[131] 96 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 546 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 568 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 799 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 362 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 793 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 706 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 506 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1 135 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 638 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[2] 351 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 629 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[0] 398 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[18] 380 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 976 159
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[191] 180 25
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 635 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 440 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 412 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 651 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 379 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 949 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[63] 87 22
set_location Controler_0/ADI_SPI_0/addr_counter[20] 405 82
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22] 604 78
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI47E01[15] 598 60
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[7] 412 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 679 64
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 428 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 701 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1292 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[143] 191 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 500 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 639 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 643 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 709 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 495 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 593 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1111 342
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 400 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1409 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1298 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[106] 113 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[3] 306 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 559 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2_1_1 146 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[60] 82 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 640 114
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1198 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[21] 301 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[111] 77 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 827 115
set_location ident_coreinst/IICE_INST/mdiclink_reg[167] 17 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2231 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1827 228
set_location Communication_Switch_0/read_data_frame_4_f0[2] 595 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[26] 331 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 548 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1004 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1059 229
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1551 270
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[39] 26 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 643 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[33] 218 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 599 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 529 73
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[9] 774 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 392 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 639 114
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[1] 291 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 633 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 292 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 332 73
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb10_1_or 395 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[18] 569 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 745 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 540 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 402 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 681 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[185] 219 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 666 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1 178 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 449 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 350 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 277 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 446 49
set_location Controler_0/ADI_SPI_0/counter[5] 365 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 395 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[16] 345 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[237] 105 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1 16 27
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[4] 674 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 350 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1097 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1036 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1400 229
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 444 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 556 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2_1_1_1 196 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 614 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 708 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1514 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2_1_1 239 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1_1 261 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1047 211
set_location Controler_0/ADI_SPI_1/addr_counter[18] 463 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 553 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 283 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1282 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2 257 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1_0 28 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[30] 14 42
set_location UART_Protocol_1/mko_0/counter[22] 303 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 374 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[178] 224 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 392 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 695 114
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 444 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[176] 229 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_9 46 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 516 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 283 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 373 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 697 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 948 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[106] 164 28
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[17] 421 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[9] 499 75
set_location Controler_0/Command_Decoder_0/counter[13] 457 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 622 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[12] 393 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 505 85
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1045 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 858 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[30] 121 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[182] 46 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 298 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 701 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[8] 264 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1503 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[131] 264 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1015 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 236 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[185] 170 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1006 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1317 174
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[4] 637 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 427 103
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 447 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 544 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[26] 531 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 542 87
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[11] 322 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 443 34
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRCAP 398 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[4] 395 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 837 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1031 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_2_1_1_1 95 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1312 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[114] 166 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 295 46
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 478 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 407 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[4] 26 16
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 215 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[167] 148 16
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 439 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1286 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 410 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1_0 182 9
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 655 87
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 433 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 827 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2_1_1 169 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[42] 364 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[134] 109 21
set_location ident_coreinst/FTDI_INST/mdiclink_reg[35] 440 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1218 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1757 207
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[1] 318 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1280 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 990 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 360 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 900 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[27] 115 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 525 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1056 127
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 531 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 540 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1514 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_1[5] 429 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 972 157
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 615 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[2] 340 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[73] 56 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 785 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1306 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 488 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 737 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 619 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1 127 18
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 375 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 421 43
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1046 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 697 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 348 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 736 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 225 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b6_BATJwN_4 25 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[135] 264 7
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 415 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_115 146 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[16] 40 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 491 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 245 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 651 72
set_location ident_coreinst/IICE_INST/mdiclink_reg[72] 170 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 366 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 300 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 385 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 625 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1059 210
set_location Controler_0/ADI_SPI_1/ss_n 434 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 643 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1_0_RNIUPJE3 114 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_2_1_1_1 222 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_10 187 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1239 175
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1023 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2_1_1 187 21
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[3] 411 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 767 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 367 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 396 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2185 309
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 385 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 830 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 264 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 412 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[177] 228 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 660 70
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 965 160
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 612 34
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[29] 384 34
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_8 399 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 394 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[133] 104 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 821 142
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 361 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[0] 262 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[2] 346 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[140] 180 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1224 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[71] 54 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 864 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 528 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[48] 157 31
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 435 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 839 105
set_location Controler_0/Command_Decoder_0/counter[27] 471 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[431] 227 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 1105 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 375 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 466 52
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[33] 433 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 709 85
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 378 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 613 63
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[6] 390 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1013 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[54] 277 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 364 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_11 269 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[11] 1124 142
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 436 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 649 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 588 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 999 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1020 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 764 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 462 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[483] 270 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[121] 249 31
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 653 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1407 217
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 632 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[337] 170 31
set_location UART_Protocol_1/mko_0/counter[10] 291 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 642 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 360 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 651 102
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 664 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 749 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 421 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_2_1_1_1 151 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 543 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1931 96
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 420 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1 236 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S[8] 966 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[2] 311 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 480 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 619 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 398 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1008 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[27] 115 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 408 70
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 514 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[13] 505 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 518 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 390 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1279 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1_0 29 33
set_location ident_coreinst/FTDI_INST/mdiclink_reg[43] 398 7
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 618 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 649 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 661 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1_0 139 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 252 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[4] 494 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[1] 320 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 654 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 460 79
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 427 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[126] 97 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 864 136
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 665 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1003 156
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[1] 373 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1_0 224 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[47] 19 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[39] 205 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1223 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[84] 73 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[39] 370 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 598 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2_1_1 235 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1519 97
set_location ident_coreinst/IICE_INST/mdiclink_reg[171] 27 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 492 31
set_location UART_Protocol_1/mko_0/counter[14] 295 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 698 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1_RNI8T442 242 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 342 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 722 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[101] 177 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[58] 276 16
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 491 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 409 46
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[12] 423 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 565 78
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[13] 636 57
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 364 45
set_location ident_coreinst/IICE_INST/mdiclink_reg[156] 110 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 403 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 620 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 335 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 447 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 301 43
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 371 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 336 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[73] 84 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_5 345 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[14] 47 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 765 85
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[16] 319 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 759 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_164 110 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 750 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 998 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1274 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 669 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 713 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 535 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 674 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 823 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1790 135
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_807_i 381 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1500 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 648 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[104] 158 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[14] 319 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 511 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 553 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 459 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 517 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 636 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[151] 122 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 708 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 405 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 608 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 667 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[44] 25 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 350 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1405 222
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 501 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1301 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 608 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 372 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[1] 386 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 301 52
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[0] 368 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[3] 98 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[97] 290 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 631 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1927 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1780 342
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 413 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0_RNIUGFP2 269 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 513 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 792 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 267 55
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 422 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 458 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[9] 342 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[0] 344 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[17] 346 4
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[2] 350 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 770 342
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 672 88
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 694 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 554 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 466 34
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[18] 414 15
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 378 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I 1288 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 475 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 462 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 304 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 532 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 817 139
set_location Controler_0/ADI_SPI_1/assert_data 436 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 999 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1300 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 739 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 697 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[280] 155 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0 273 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[310] 180 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 646 106
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 467 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[124] 115 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[57] 139 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[51] 36 42
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 481 75
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 429 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1_RNI5U762 155 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[3] 383 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1289 190
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 405 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 464 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1230 187
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 614 57
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 315 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1_0 178 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 392 78
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_0 403 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 556 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/un1_re_set6_i_o2 644 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3[2] 290 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 552 76
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 667 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b6_BATJwN_4 189 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[384] 93 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 1153 166
set_location ident_coreinst/IICE_INST/mdiclink_reg[75] 177 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1251 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 233 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 776 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 279 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[5] 559 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[14] 265 25
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 415 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 221 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[225] 60 34
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 408 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1243 180
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 238 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[223] 68 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 993 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1 176 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_11_3 275 33
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 671 90
set_location Controler_0/Command_Decoder_0/counter[12] 456 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[4] 13 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1351 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_2_1_1 151 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1005 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 273 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[21] 18 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[209] 72 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 338 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1528 100
set_location UART_Protocol_0/mko_0/counter[2] 362 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[152] 252 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1214 171
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 485 90
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[12] 613 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 769 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1289 99
set_location ident_coreinst/IICE_INST/mdiclink_reg[162] 36 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 701 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[14] 493 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 605 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 649 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[21] 387 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_2[0] 546 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1294 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_2_1_1_1 49 33
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 578 122
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL_RNIEVED 344 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[99] 156 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 741 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[111] 176 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2118 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2_1_1_1 230 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 698 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1238 174
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1058 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 331 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1 180 33
set_location Controler_0/ADI_SPI_0/counter[0] 362 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 633 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1284 96
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 393 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 389 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO[0] 662 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[9] 849 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[161] 138 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 399 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[181] 213 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1 34 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2_1_1_1 273 18
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 520 82
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[7] 907 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 590 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[37] 300 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0[5] 288 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[51] 156 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 672 91
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[7] 288 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 507 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 719 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 594 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 336 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 395 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[9] 256 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1_RNIQ5JA2 125 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[132] 103 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 650 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 497 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 708 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[118] 189 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[175] 120 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 551 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 952 136
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 436 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 655 97
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7] 388 28
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location ident_coreinst/IICE_INST/mdiclink_reg[138] 156 37
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 698 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1050 211
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 422 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[134] 99 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[202] 70 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[8] 12 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb 293 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2_1_1 110 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 784 141
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 620 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 430 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1_0_RNIEKPF2 185 33
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1152 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 248 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_r 339 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2_1_1 181 9
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1231 180
set_location Controler_0/Reset_Controler_0/state_reg[2] 461 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1 57 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 990 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 779 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1003 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1230 174
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 444 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 473 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 528 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 701 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 336 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 536 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 752 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 663 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 454 52
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 520 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 691 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 620 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 972 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 255 64
set_location UART_Protocol_0/mko_0/counter[25] 385 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 536 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1_0_RNIR3DO2 33 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1_RNI50E62 203 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[113] 79 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[65] 75 22
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[9] 400 31
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 327 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[108] 66 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 620 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[105] 176 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1_0_RNI46G22 209 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2_1_1_1 98 18
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[17] 422 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[2] 313 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[2] 298 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 708 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[16] 600 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[167] 286 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 632 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 386 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_162 169 27
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1 358 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 805 139
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1028 154
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 374 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[157] 157 27
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 535 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 502 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[63] 40 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[150] 168 37
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1044 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 673 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO 348 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[140] 98 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 640 43
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0_RNII5522 408 6
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 424 99
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 14 164
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 420 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1491 106
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 626 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1126 142
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 672 85
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 419 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 636 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 562 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 601 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 656 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 409 60
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[6] 408 21
set_location Communication_Switch_0/read_data_frame_1[1] 590 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_2_1_1_1 33 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 604 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO_0 559 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 678 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2_1_1 195 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_2_1_1 218 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 644 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 559 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 842 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 748 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[8] 352 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 877 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 540 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 643 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[35] 215 31
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 414 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1284 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[167] 206 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 441 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 592 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b6_BATJwN_4 56 33
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 209 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[91] 153 34
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 631 57
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1051 157
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 530 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 652 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 419 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 592 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 589 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 959 156
set_location ident_coreinst/IICE_INST/mdiclink_reg[76] 171 34
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 437 102
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[22] 376 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[39] 212 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 455 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[156] 128 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[350] 197 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RE_d1 607 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 220 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 534 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[10] 36 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[15] 313 37
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 397 106
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 440 60
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 272 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1510 108
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 608 78
set_location Controler_0/Command_Decoder_0/counter[16] 460 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 682 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[15] 334 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 413 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 486 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[265] 150 37
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[5] 389 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 819 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 506 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 992 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 649 97
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 367 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 240 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_2_1_1_1 69 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[263] 153 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 637 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1_0_RNIDSPK2 62 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 674 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 489 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 482 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1008 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 704 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv_0[31] 567 15
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 415 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[108] 112 16
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 469 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 426 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 476 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_2_1_1 93 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_ac0_3 378 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 742 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1261 174
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 468 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1511 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 200 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 698 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[48] 313 15
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[16] 420 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 995 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 666 85
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 690 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 402 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 560 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1715 207
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 389 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 609 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 655 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[150] 236 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1413 229
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 460 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1502 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 713 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 658 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 444 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 670 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 938 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[166] 192 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 376 57
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1212 180
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 486 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b6_BATJwN_4 44 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 677 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[204] 60 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 463 100
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 216 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2_1_1_1 141 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 421 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 416 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[185] 212 15
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 400 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2_1_1 183 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1055 201
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1_0 114 18
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 390 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 556 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[147] 183 24
set_location Controler_0/ADI_SPI_1/data_counter[1] 422 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 647 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 645 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[16] 283 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_10 168 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 451 100
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[11] 1004 154
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[31] 313 4
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 543 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 287 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_2 126 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 730 88
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 656 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1455 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 812 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b6_BATJwN_4 172 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 640 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1262 174
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 589 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[29] 588 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 602 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 552 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 490 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[67] 96 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 486 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1500 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[195] 62 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 696 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[1] 337 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1_RNI443D3 45 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_1[1] 316 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 988 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1_0_RNIH0M32 147 45
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[30] 377 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[48] 163 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 591 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 396 72
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[14] 285 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1272 174
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 480 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1352 175
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[5] 413 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 384 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 667 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1007 181
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 329 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[80] 86 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 680 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 588 69
set_location ident_coreinst/FTDI_INST/mdiclink_reg[42] 396 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 537 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[82] 85 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[190] 240 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 948 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 124
set_location ident_coreinst/IICE_INST/mdiclink_reg[99] 76 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[33] 214 31
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 474 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1 25 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[2] 501 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 408 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 842 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[56] 140 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 763 88
set_location Controler_0/ADI_SPI_1/sdio_1 427 85
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 525 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[2] 37 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_2_1_1_1 56 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[74] 85 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1038 210
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 481 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 382 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[21] 36 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[52] 137 19
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 430 81
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 327 43
set_location Controler_0/ADI_SPI_1/sclk 429 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[100] 171 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 490 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1500 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 757 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 762 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[0] 385 19
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 424 63
set_location Controler_0/ADI_SPI_1/data_counter[6] 427 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 540 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1506 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2_1_1 239 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2_1_1 155 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2_1_1 165 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 803 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 570 82
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 454 81
set_location ident_coreinst/IICE_INST/mdiclink_reg[173] 54 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b6_BATJwN_4 256 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIBF9L[11] 291 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1294 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[7] 379 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 386 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv[31] 524 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[23] 373 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0 547 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 391 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 491 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1_0 68 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 728 88
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1052 157
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_4 391 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1 39 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 509 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_o3[2] 311 33
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 428 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1119 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 381 54
set_location Controler_0/Command_Decoder_0/counter[14] 458 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 365 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1021 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 679 90
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 499 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_4 413 18
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 457 87
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 393 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 346 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[24] 331 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 841 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 404 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[60] 90 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 416 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[111] 277 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1503 109
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[62] 91 22
set_location Communication_Switch_0/state_reg[1] 465 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 799 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 621 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 403 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 321 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 724 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1009 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 480 49
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 628 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[516] 274 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1353 181
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 316 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[34] 199 27
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_7 385 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 538 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b6_BATJwN_4 228 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1_0_RNI3LVA2 103 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[2] 397 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1_0_RNIAVFB2 111 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_2_1_1 99 36
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 379 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 242 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[28] 54 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 696 99
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 608 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 661 79
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1015 159
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[81] 95 31
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 412 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 357 57
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1 419 9
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO 275 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 644 115
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_1_or_0 401 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_2_1_1_1 114 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[103] 175 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 640 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 638 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 690 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 549 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 464 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 717 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 2110 150
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[9] 1077 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 637 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv[31] 531 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 546 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 690 210
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 370 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1094 166
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 903 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1152 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 619 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[91] 115 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 236 48
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 417 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 443 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1390 208
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[160] 253 10
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 479 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 427 52
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[12] 397 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 954 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a2[11] 302 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 433 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[52] 162 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 437 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1362 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 449 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1343 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2_1_1_1 181 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[109] 119 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 416 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 623 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 478 49
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 384 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 676 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 600 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[115] 276 10
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1002 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 349 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 494 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 374 46
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[27] 409 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1116 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 802 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1 238 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[11] 493 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 371 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 831 109
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 670 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1508 225
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b6_BATJwN_4 37 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 638 111
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1088 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 777 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 595 75
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX 409 24
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 412 85
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[4] 410 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 948 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[167] 324 19
set_location Controler_0/ADI_SPI_1/addr_counter[9] 454 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 991 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 556 76
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 983 159
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[36] 348 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_2_1_1_1 211 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 608 102
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1076 160
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[9] 1134 154
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7] 347 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 746 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b6_BATJwN_4 44 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[163] 193 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[82] 72 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1 154 33
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[8] 409 34
set_location ident_coreinst/IICE_INST/mdiclink_reg[17] 279 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[11] 346 10
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[5] 410 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 339 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 315 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[61] 84 22
set_location Controler_0/ADI_SPI_1/counter_3[3] 374 78
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 546 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[8] 499 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 341 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 235 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 794 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 637 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[211] 75 28
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 445 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[29] 420 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 656 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1005 288
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 352 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 277 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 620 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[80] 94 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[10] 52 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 277 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 746 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[120] 156 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_2_1_1_1 155 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[97] 92 43
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 521 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1061 211
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 778 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 357 63
set_location Communication_Switch_0/Communication_vote_vector_RNIMRQD1[1] 599 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 380 52
set_location ident_coreinst/IICE_INST/mdiclink_reg[134] 150 31
set_location ident_coreinst/FTDI_INST/mdiclink_reg[31] 442 10
set_location Controler_0/ADI_SPI_1/data_counter[22] 443 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 942 42
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[19] 409 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 815 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1 162 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 388 103
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNI2GUB2 385 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 288 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 671 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1027 150
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 481 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 858 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[179] 211 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[42] 24 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 680 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 553 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[111] 163 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 281 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 479 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1979 63
set_location ident_coreinst/IICE_INST/mdiclink_reg[55] 92 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 475 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 350 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o 78 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[2] 388 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 952 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1289 199
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE/U0_RGB1 576 40
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 473 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1104 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1025 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 288 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1309 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 462 73
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 966 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1103 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[8] 32 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 950 159
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[11] 776 109
set_location Controler_0/gpio_controler_0/Outputs[9] 438 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1488 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1404 216
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[142] 198 31
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1059 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 277 54
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 436 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2_1_1 176 42
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 653 90
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[10] 355 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[168] 26 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 870 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 270 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[73] 93 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[143] 97 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 710 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 542 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[135] 96 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 341 52
set_location ident_coreinst/IICE_INST/mdiclink_reg[104] 77 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1070 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 852 117
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[1] 541 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1 241 27
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 651 90
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[17] 277 31
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1099 166
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 672 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1263 175
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 971 159
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[96] 137 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 863 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 683 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[183] 211 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1137 123
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[11] 344 4
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 811 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 392 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1286 199
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[8] 1001 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2_1_1_1 170 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 484 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[28] 422 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 563 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 681 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[131] 243 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 521 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 519 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[101] 108 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6] 361 34
set_location Controler_0/ADI_SPI_0/sclk 381 82
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 326 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[104] 178 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 597 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 663 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 527 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[77] 68 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 568 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 671 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 770 79
set_location ident_coreinst/IICE_INST/mdiclink_reg[71] 176 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1306 208
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[94] 139 37
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 358 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 432 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1108 175
set_location ident_coreinst/FTDI_INST/mdiclink_reg[25] 288 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2_1_1 235 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 364 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 458 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 357 54
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[9] 451 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 621 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_2_1_1 123 27
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 655 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 721 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16] 300 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[82] 80 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 349 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1 44 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1229 174
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 333 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[4] 353 34
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 668 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[403] 140 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[186] 245 31
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 459 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2_1_1_1 231 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[25] 13 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2_1_1 88 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 499 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 618 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set_RNO 780 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 668 109
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 360 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[94] 139 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0] 258 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1_RNI45RN3 24 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1007 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 274 49
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 340 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1_0 180 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 268 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 404 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[149] 180 37
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 434 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[18] 313 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_11 100 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 444 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[23] 362 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[3] 396 22
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 382 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[8] 350 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[229] 63 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1000 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 1079 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[319] 176 34
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 437 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[169] 145 16
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_423_fast 379 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 475 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 231 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 421 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_8 42 30
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 663 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2111 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 468 63
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 631 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1213 171
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 386 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 386 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 389 49
set_location UART_Protocol_0/mko_0/counter[8] 368 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[77] 71 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1_0_RNI16S92 144 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[81] 113 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 318 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 663 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1572 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1288 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2_1_1_1 257 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[36] 301 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 299 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1322 256
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 396 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1_RNIH5MB2 187 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1023 211
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 638 60
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[6] 634 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 720 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 493 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1114 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 762 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 351 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 622 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 521 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b6_BATJwN_4 243 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 994 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1 275 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1506 270
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[3] 309 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 407 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[109] 277 7
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 385 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[6] 419 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 485 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[44] 12 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 571 37
set_location Controler_0/ADI_SPI_0/counter[2] 362 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 487 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1 229 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[145] 150 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[6] 346 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[8] 390 7
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 418 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[9] 596 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 535 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[80] 91 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[222] 69 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[33] 304 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[35] 205 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 410 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1063 261
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIMUCN[7] 430 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 408 60
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 421 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1506 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1328 256
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1027 160
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 318 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1 194 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[47] 288 19
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 388 99
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 687 72
set_location ident_coreinst/IICE_INST/mdiclink_reg[184] 47 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 442 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 602 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1033 166
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 468 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 815 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[156] 158 28
set_location Controler_0/ADI_SPI_0/data_counter[23] 396 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 710 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 272 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[163] 245 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[71] 49 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 707 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b6_BATJwN_4 121 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b6_BATJwN_4 250 27
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_1 408 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[251] 83 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_a3_1[0] 300 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 681 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 641 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 554 87
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0] 408 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 633 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[136] 112 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 124
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 330 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[31] 58 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[509] 276 25
set_location Controler_0/Answer_Encoder_0/periph_data[15] 422 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2009 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 316 55
set_location ident_coreinst/IICE_INST/mdiclink_reg[56] 89 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[35] 204 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 836 109
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[8] 398 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[113] 123 16
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 378 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[62] 288 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 603 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 802 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[235] 68 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[200] 65 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b6_BATJwN_4 220 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[56] 140 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 693 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[160] 195 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 510 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[233] 67 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2 351 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[14] 318 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 404 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 704 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[115] 163 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 271 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 667 70
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[44] 371 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 602 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 713 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 597 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[17] 40 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 306 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[28] 405 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1139 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 472 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8] 254 34
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 204 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 248 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 846 118
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 981 156
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[34] 224 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 265 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[375] 190 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 351 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[503] 287 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[304] 187 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 668 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 715 70
set_location ident_coreinst/IICE_INST/mdiclink_reg[116] 80 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1755 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 684 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1_RNI4GEH2 71 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1322 246
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_r 354 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 475 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[158] 127 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[34] 361 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 546 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 537 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 588 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[21] 434 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[4] 563 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 715 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b6_BATJwN_4 103 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[2] 228 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_11 142 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[69] 83 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 250 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[1] 394 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 629 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 280 45
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 503 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 697 106
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[13] 391 31
set_location Controler_0/Command_Decoder_0/cmd_data[16] 396 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[3] 391 10
set_location Controler_0/ADI_SPI_1/data_counter[12] 433 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 643 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 646 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3] 662 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 418 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 717 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 705 91
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[30] 324 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 613 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 663 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_2_1_1_1 75 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 966 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO_0 265 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 768 280
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[2] 359 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 626 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 591 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 410 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 843 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1411 223
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i[0] 304 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 616 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1294 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1245 175
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 523 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1383 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 693 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 749 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 193 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 269 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1058 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 488 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 666 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 502 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_2_1_1 139 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 657 111
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[12] 612 60
set_location Communication_Switch_0/state_reg[5] 459 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 258 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[28] 294 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[5] 442 96
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[49] 312 15
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 379 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 415 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 428 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1_RNIA9672 151 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 641 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1297 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 720 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 104 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_3[13] 353 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1415 229
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 543 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 652 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 689 79
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_r 275 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[9] 342 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 408 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 389 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1 248 24
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 649 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[269] 124 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 805 133
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 649 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_2_1_1_1 79 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 504 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 975 159
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 644 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1031 160
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 655 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 700 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 572 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 300 45
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[19] 284 28
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_m2_i_a3 370 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1057 210
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[359] 203 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 992 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 653 108
set_location ident_coreinst/IICE_INST/mdiclink_reg[147] 216 34
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[1] 300 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1278 175
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 430 46
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[19] 396 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 397 76
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 377 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 731 72
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1075 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1 145 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 625 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 569 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1534 100
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 387 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[72] 300 19
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1163 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_2_1_1_1 89 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[120] 64 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 440 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[61] 73 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 848 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 505 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[32] 290 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 523 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2295 261
set_location Controler_0/REGISTERS_0/state_reg[3] 411 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[160] 202 22
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1270 196
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[224] 70 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[153] 203 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 325 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1376 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[90] 97 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 642 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 946 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1_0_RNIDSU93 30 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 673 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 600 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_8 160 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[29] 318 6
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[8] 347 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 954 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 996 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[165] 192 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[23] 52 25
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 678 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 753 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 660 81
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[11] 421 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 2228 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[262] 155 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1_0 63 36
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b6_BATJwN_4 413 6
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21] 702 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[3] 356 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 370 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 669 63
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0 419 6
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 638 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1389 208
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1276 199
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 649 90
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 462 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 575 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 725 76
set_location Controler_0/gpio_controler_0/read_data_frame[11] 442 100
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[7] 772 109
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_5[0] 434 60
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 500 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[0] 319 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[156] 158 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_117 168 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[91] 84 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 779 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 278 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 849 117
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 403 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 640 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_2_1_1 126 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_0 260 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 698 72
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[21] 324 10
set_location UART_Protocol_0/mko_0/counter[12] 372 91
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1_0 339 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1243 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 695 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1307 175
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 354 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 290 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 709 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[118] 156 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 549 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 966 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 983 156
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[26] 433 16
set_location Controler_0/ADI_SPI_0/data_counter[26] 399 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 390 45
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 481 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1127 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 424 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 420 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b6_BATJwN_4 116 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 374 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 954 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1_RNIS8RA2 145 27
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 988 160
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 434 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 552 81
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI25E01[14] 643 75
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[5] 450 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1288 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 610 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 421 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 393 54
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 474 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[93] 289 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2_1_1_1 227 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1032 156
set_location Controler_0/ADI_SPI_1/addr_counter[22] 467 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 454 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 436 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 462 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1 53 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 757 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 707 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 978 156
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF56 322 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[40] 30 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 494 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[104] 276 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[166] 192 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[124] 161 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 545 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 530 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 443 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 985 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 996 181
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[7] 410 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 275 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 541 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 441 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[20] 388 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 658 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 652 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[35] 12 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 612 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1105 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_39 350 9
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[43] 360 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2_1_1_1 173 18
set_location Controler_0/ADI_SPI_0/data_counter[13] 386 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[85] 84 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[15] 21 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 502 78
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[11] 397 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 672 73
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[26] 408 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 265 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 932 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[182] 168 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1523 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 319 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[186] 189 24
set_location ident_coreinst/FTDI_INST/mdiclink_reg[6] 368 7
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[8] 300 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[128] 101 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1245 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 385 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 949 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[395] 106 16
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[5] 408 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 704 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 702 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 944 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 672 79
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[8] 398 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 766 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1495 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[22] 382 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 714 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1_0_RNIQK2S1 190 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 715 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[106] 157 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 990 160
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 449 100
set_location ident_coreinst/IICE_INST/mdiclink_reg[176] 57 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1920 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 862 115
set_location ident_coreinst/IICE_INST/mdiclink_reg[164] 43 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 518 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[181] 216 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 702 79
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 314 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 415 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[158] 252 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 355 55
set_location Controler_0/gpio_controler_0/read_data_frame[4] 444 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[32] 195 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 620 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 453 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 560 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1281 106
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[10] 432 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[107] 111 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 255 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 659 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 488 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 266 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 290 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 622 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 492 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14 361 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 294 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 1138 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1308 208
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[18] 47 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_voSc3_rGt 298 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 555 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1067 229
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[174] 218 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 704 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 548 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[11] 101 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 230 49
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[1] 402 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 641 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 545 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1344 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b6_BATJwN_4 55 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 598 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 1078 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[311] 179 43
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[7] 621 60
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 720 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 673 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 333 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[133] 113 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 255 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1625 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 550 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[126] 109 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 602 97
set_location Controler_0/ADI_SPI_1/counter_3[1] 373 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 307 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 500 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2_1_1_1 159 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[113] 150 21
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 404 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1497 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[72] 97 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[29] 432 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv_0[31] 601 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[178] 216 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[25] 367 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 602 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[28] 312 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[155] 233 28
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 451 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 457 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1129 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 793 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 687 82
set_location UART_Protocol_1/mko_0/counter[17] 298 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 997 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 378 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[188] 187 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 448 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[130] 104 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[5] 402 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b6_BATJwN_4 32 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 517 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 557 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[264] 151 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 608 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[32] 432 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 699 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[16] 347 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 758 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO_0[0] 308 33
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 408 54
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[3] 355 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[3] 391 19
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1006 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_2_1_1_1 50 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[185] 63 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 742 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv[31] 565 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 262 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 702 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 795 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2_1_1_1 102 15
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[9] 397 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[170] 126 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1 244 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[88] 152 36
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 373 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S[4] 968 141
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1049 160
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[15] 278 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1046 202
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[7] 450 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 400 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[172] 149 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 616 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[12] 312 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b9_2FszJ_rG1_1_RNO 288 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 269 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1412 223
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 1004 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 359 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1116 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 693 73
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 451 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[107] 156 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b6_BATJwN_4 95 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[69] 296 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[122] 167 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[18] 271 16
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[21] 408 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 432 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 645 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[105] 168 25
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[8] 420 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[114] 157 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 639 73
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 375 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 703 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[16] 13 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[132] 103 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 613 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 608 90
set_location ident_coreinst/IICE_INST/mdiclink_reg[51] 142 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 534 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 735 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 445 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1047 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 950 261
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI69E01[16] 619 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 693 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO_0[0] 340 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 687 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 471 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1 109 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 641 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 353 49
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 602 78
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 444 82
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 493 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1_0 234 18
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_3 383 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1078 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[91] 288 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 643 112
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 524 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[118] 156 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 348 45
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 413 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 285 46
set_location Controler_0/Answer_Encoder_0/periph_data[14] 421 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 837 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 429 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 384 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 644 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1 142 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 716 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 630 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 516 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 702 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1404 228
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 525 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 376 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[22] 53 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 436 102
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[2] 341 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1373 175
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 476 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b6_BATJwN_4 401 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[127] 116 25
set_location Controler_0/ADI_SPI_1/data_counter[25] 446 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1056 210
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 649 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[4] 340 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[103] 175 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 368 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1051 166
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[16] 312 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[38] 211 34
set_location Controler_0/ADI_SPI_1/addr_counter[26] 471 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 277 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 680 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 531 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB 307 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1_0 239 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b6_BATJwN_4 182 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 431 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[31] 601 22
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_2[0] 453 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 314 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1_0 238 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1411 211
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 407 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 841 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 712 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[172] 209 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[30] 552 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[61] 72 22
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 363 45
set_location Controler_0/ADI_SPI_0/data_counter[16] 389 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 570 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[38] 204 31
set_location Controler_0/gpio_controler_0/Outputs[7] 377 97
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 487 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1276 271
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[5] 60 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1043 210
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[191] 180 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 812 136
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[3] 347 28
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 508 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1 49 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b6_BATJwN_4 271 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1210 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 1092 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 463 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[134] 141 19
set_location Controler_0/Command_Decoder_0/counter[15] 459 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 787 142
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 408 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[59] 141 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 688 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 618 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[14] 15 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 632 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 354 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 477 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 453 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1017 181
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNIR2P21 371 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 418 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un1_b13_nAzGfFM_sLsv3_10_0 361 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 424 61
set_location Controler_0/ADI_SPI_0/data_counter[22] 395 88
set_location ident_coreinst/IICE_INST/mdiclink_reg[142] 223 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 382 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 448 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 598 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[423] 236 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 996 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_2_1_1 40 24
set_location USB_3_Protocol_0/Synchronizer_0/Chain[1] 474 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 304 54
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1155 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1389 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 664 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 799 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 630 34
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 527 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 686 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 433 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[8] 386 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[414] 130 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2_RNIMCBU 372 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[182] 171 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 520 28
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[10] 295 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 467 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 595 69
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[9] 337 10
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1056 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[79] 311 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 1052 210
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 232 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 704 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2_1_1 186 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 426 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[39] 288 22
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1074 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 671 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1139 154
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 373 72
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 369 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 335 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1567 255
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_2_1_1_1 49 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[351] 181 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 703 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2_1_1_1 189 18
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 331 43
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 438 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1113 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1067 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[3] 28 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1710 207
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 541 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1550 270
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 435 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1104 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_8 38 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 617 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_1[4] 338 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[112] 172 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_2_1_1 15 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 621 103
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 655 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[9] 368 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 950 228
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[4] 360 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 992 181
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[3] 303 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[13] 421 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1930 96
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1061 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 145 228
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 704 90
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 223 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 387 103
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 330 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1493 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 570 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[7] 847 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 300 51
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[6] 405 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 486 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 554 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 554 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[160] 194 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1037 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[154] 120 42
set_location Communication_Switch_0/DataFifo_RD_1_1 596 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 763 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[115] 130 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 632 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 662 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 661 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 309 51
set_location Controler_0/Answer_Encoder_0/cmd_CDb 442 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 613 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 674 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1005 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 636 111
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 730 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1_0 162 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 334 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b6_BATJwN_4 153 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[69] 48 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 234 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 196 42
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 325 46
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 222 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 643 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 278 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 374 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[95] 143 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[190] 71 16
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1046 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1392 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 441 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1 243 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0_RNIONLO2 267 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[30] 312 4
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 996 288
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 702 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 623 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1122 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[70] 109 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[12] 424 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1297 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[174] 225 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[72] 108 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[99] 132 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1478 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 456 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 611 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[14] 503 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[150] 177 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 305 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 562 82
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1048 160
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[0] 634 45
set_location UART_Protocol_1/mko_0/counter[16] 297 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1238 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[99] 133 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 455 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[76] 91 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[123] 152 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 565 33
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 433 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 761 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2_1_1 225 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 267 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1227 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[220] 61 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1346 172
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 609 78
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[11] 1079 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[176] 244 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[60] 36 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 695 87
set_location Controler_0/ADI_SPI_0/addr_counter[12] 397 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 512 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1267 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 601 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 619 64
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[10] 1135 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1069 109
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 634 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 678 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 253 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 697 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 745 84
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[4] 363 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[239] 96 37
set_location ident_coreinst/FTDI_INST/mdiclink_reg[21] 346 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1407 229
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 418 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[187] 270 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[38] 360 16
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 393 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[47] 157 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 421 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1294 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 381 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[55] 38 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL 572 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[345] 173 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 382 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 555 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 529 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[324] 165 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[40] 30 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 710 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 620 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 693 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 596 69
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 432 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1_2 290 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b6_BATJwN_4 17 27
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIAMTD2[2] 403 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 468 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[3] 336 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1896 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1524 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2328 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1596 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1128 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1596 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1020 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1896 41
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0_INST_HI1 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 0 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1968 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2076 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1524 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2076 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 984 14
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1128 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1860 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1752 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1452 287
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 660 68
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1_INST_HI1 36 14
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 0 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1380 260
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1092 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2328 95
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2400 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1056 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1092 314
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2_INST_HI1 108 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 540 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1596 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1668 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2148 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2400 260
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1824 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1560 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2040 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 108 122
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 696 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 804 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1308 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1236 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1164 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 504 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1752 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 660 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1560 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1308 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 624 95
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3_INST_HI1 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1308 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1788 287
set_location Controler_0/REGISTERS_0/memory_memory_0_0 360 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 768 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1824 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1488 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 396 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 624 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1056 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1860 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 876 14
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2004 260
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1_INST_HI1 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 216 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 948 122
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1056 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 804 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2184 14
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 912 149
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2004 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 840 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1860 68
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 144 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 624 368
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 252 206
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1200 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 0 314
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 468 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 504 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1200 95
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1824 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2256 68
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 984 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 768 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 72 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1968 314
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 624 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 72 206
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 588 314
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1788 206
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1308 41
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2256 95
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 804 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 206
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2364 233
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 72 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 180 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2004 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1200 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2292 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 732 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2256 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2040 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1236 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 876 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1308 287
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1452 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2328 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1344 95
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2112 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 360 260
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 144 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 36 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 732 14
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 660 206
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1488 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 588 260
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 108 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1932 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1416 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1344 233
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2148 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2076 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1896 287
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0_INST_HI1 0 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1272 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 840 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 0 95
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 948 368
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 468 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 840 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1092 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1236 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1968 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 144 206
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 72 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 588 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 468 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1932 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 288 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1128 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2076 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1416 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1968 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 840 14
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 252 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1632 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2040 341
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 540 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1704 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 948 341
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 36 314
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2184 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1128 314
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1932 314
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1704 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2076 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1824 122
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1236 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1968 233
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4_INST_HI1 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1416 260
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 564 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1284 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 732 81
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_891 960 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8] 804 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3 843 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1213 174
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1272 198
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 507 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 444 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 480 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894 1299 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 615 87
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3 1071 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1407 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1372 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 252 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 564 90
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1063 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1380 228
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 588 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1033 198
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_RNIM4B62 276 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 252 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 552 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 540 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1215 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 288 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892 1020 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 789 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 636 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 756 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1101 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 516 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 444 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 720 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1296 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1293 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 419 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 744 81
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026 312 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1021 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1272 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 552 63
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334 360 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 564 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1 600 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 624 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1296 207
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 663 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O 659 69
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890 984 159
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 360 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1512 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1272 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 660 78
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335 360 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 768 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1116 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 411 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 264 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F 516 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 852 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 468 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 768 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 636 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 396 60
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 348 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 252 54
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 372 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 502 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 650 114
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026 420 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 552 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 502 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 816 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 552 69
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 281 123
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889 1094 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0] 336 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 912 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1296 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 480 63
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1032 165
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNIQNPF1[1] 396 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 648 60
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 444 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 348 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 996 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1536 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1128 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 948 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1032 201
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 648 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 456 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 672 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 996 105
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_cy 384 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 651 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1068 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 511 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG 621 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 276 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 660 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 598 99
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893 1020 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 720 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 942 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 336 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1380 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 444 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0 648 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888 792 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 699 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 600 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1512 99
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1084 165
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895 1068 174
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8] 624 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 528 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1241 174
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2 903 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 810 114
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 507 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 609 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1128 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 804 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 192 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 912 108
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 420 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1383 210
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897 1128 153
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2 1116 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_1145 504 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 180 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 930 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1113 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N 504 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 768 81
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 384 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 672 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1_RNI629R 240 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1341 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 336 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1488 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8] 804 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 288 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 822 108
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0] 387 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 743 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 984 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 654 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 987 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q 600 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2 996 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 948 144
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 507 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 552 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1479 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 489 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1303 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 672 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146 636 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 480 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 678 114
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3 984 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 444 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1116 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 468 51
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1065 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 324 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1356 171
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3 768 108
set_location Controler_0/Command_Decoder_0/counter_s_1329 444 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 564 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1008 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 480 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 447 99
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_896 1056 153
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 600 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 648 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 444 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 399 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 1897 306
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1668 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 1899 306
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 2115 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1227 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 388 153
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1059 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1167 342
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 1968 63
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 2160 150
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 1726 135
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 771 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 1632 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 2151 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 2223 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 1347 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 2247 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 768 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 807 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 545 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 1675 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 504 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 288 150
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1807 123
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 946 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 844 291
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1423 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 2128 306
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 2112 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 2244 255
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1652 60
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 973 60
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1602 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 255 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1637 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 744 159
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 252 255
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 648 87
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1760 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 1065 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1311 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 252 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1704 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 2227 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 257 99
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1316 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 372 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 469 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 721 210
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1750 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1750 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 580 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 580 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 586 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1750 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 580 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB26 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB27 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1750 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 586 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 586 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 583 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1742 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1748 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 577 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 583 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1742 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1748 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 577 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 583 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1742 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1748 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 577 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1748 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 583 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1742 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1748 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 577 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 583 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1742 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1748 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 577 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 583 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1742 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 577 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1748 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 577 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 583 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1742 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1748 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 577 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 583 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1742 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1748 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 577 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 583 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 583 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1742 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1748 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 577 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 583 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1742 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1748 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 577 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 583 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1742 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1742 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1748 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 577 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 583 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1742 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1748 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1748 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 577 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 583 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1742 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 576 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 576 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 576 39
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 578 95
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 584 95
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 578 68
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB3 584 68
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB4 578 41
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1_RGB0 579 13
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 581 12
set_location I_1/U0_RGB1_RGB0 586 41
set_location I_1/U0_RGB1_RGB1 580 14
set_location I_1/U0_RGB1_RGB2 586 14
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1171 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1166 163
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 384 83
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 396 83
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 408 83
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 372 89
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 384 89
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 396 89
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334_CC_0 360 83
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 444 92
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 456 92
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 468 92
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 420 80
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 432 80
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 444 80
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_0 360 80
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_0 444 62
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_1 456 62
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_2 468 62
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 419 62
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_1 420 62
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 336 71
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 324 65
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 502 65
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_1 504 65
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 480 65
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 444 71
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 411 98
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 420 98
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 447 101
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 456 101
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 507 71
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 516 71
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 511 83
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 516 83
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 507 74
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 516 74
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 507 80
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 516 80
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 348 74
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 396 62
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889_CC_0 1094 161
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_891_CC_0 960 161
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_896_CC_0 1056 155
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_0 984 161
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_1 996 161
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1272 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1284 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1032 167
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1044 167
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1063 167
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1068 167
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_2 1080 167
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1065 161
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_1 1068 161
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1084 167
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1092 167
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 789 143
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 792 143
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 804 143
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8]_CC_0 804 146
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8]_CC_0 804 152
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888_CC_0 792 137
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 816 143
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_0 1020 161
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_1 1032 161
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892_CC_0 1020 155
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_0 1068 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_1 1080 176
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_0 1299 200
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_1 1308 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1380 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1392 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1407 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1416 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1296 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1308 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1380 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1392 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1383 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1392 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 650 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 660 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 678 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 684 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 654 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 660 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 609 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 612 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 648 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 660 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1021 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1032 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1032 203
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1044 203
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1008 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1020 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 987 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 996 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1033 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1044 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1488 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1500 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1479 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1488 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1512 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1524 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1536 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1548 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1512 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1524 110
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1128 152
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1140 152
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 768 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 780 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 996 152
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1008 152
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 996 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1008 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1296 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1308 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1372 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1380 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1116 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1128 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1101 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1104 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1303 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1308 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1284 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1296 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 942 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 948 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 822 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 828 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 810 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 816 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1293 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1296 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 1308 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1213 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1224 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1241 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1248 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1356 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1368 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1341 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1344 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1215 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1224 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1272 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1284 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1272 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1284 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1116 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1128 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1113 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1116 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1296 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1308 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 912 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 924 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 852 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 864 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1128 143
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1140 143
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1068 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1080 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3_CC_0 768 110
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2_CC_0 996 155
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3_CC_0 984 110
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2_CC_0 903 110
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3_CC_0 843 116
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2_CC_0 1116 143
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3_CC_0 1071 110
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897_CC_0 1128 155
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 948 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 960 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 984 143
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 996 143
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 930 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 936 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 912 143
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 924 143
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 948 143
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 960 143
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 636 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 648 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 660 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 600 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 612 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 624 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 598 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 600 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 612 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_3 624 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0 600 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1 612 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2 624 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 651 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 660 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 672 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 672 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 684 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 699 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 708 101
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNIQNPF1[1]_CC_0 396 20
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_cy_CC_0 384 17
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0]_CC_0 387 20
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_RNIM4B62_CC_0 276 38
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1_RNI629R_CC_0 240 38
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0]_CC_0 336 38
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 468 56
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 444 56
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 456 53
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 348 44
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 336 44
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 444 53
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 480 56
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 468 53
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 768 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 743 89
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 744 89
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 744 83
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 720 89
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 720 83
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 756 89
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 768 83
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 732 83
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 660 80
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 660 74
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 672 65
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 672 71
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 663 83
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 672 83
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 615 89
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 624 89
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 360 92
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 372 92
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 384 92
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_0 420 47
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_1 432 47
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_2 444 47
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 264 62
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 288 56
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 252 53
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 180 44
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 192 47
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 288 62
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 276 62
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 252 56
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 564 92
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 540 92
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 564 83
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 552 74
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 564 74
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 528 92
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 552 92
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 588 89
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 552 65
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 552 71
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 480 74
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 480 71
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 564 65
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 252 65
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 264 65
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 281 125
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 288 125
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 300 125
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_0 312 74
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_1 324 74
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_2 336 74
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0_CC_0 648 65
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_0 659 71
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_1 660 71
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 636 74
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8]_CC_0 624 71
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 648 62
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F_CC_0 516 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 489 38
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_1 492 38
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N_CC_0 504 29
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 444 38
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 444 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_1145_CC_0 504 38
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 502 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 504 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 516 29
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_0 600 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_1 612 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG_CC_0 621 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG_CC_1 624 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 552 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 564 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 648 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_1 660 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146_CC_0 636 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146_CC_1 648 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 624 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_1 636 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 600 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_1 612 38
