// ------------------------------------------------------------------------------
// <auto-generated>
//     This code was generated by a tool.
//
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// </auto-generated>
// ------------------------------------------------------------------------------
#pragma warning disable CS1591, CS1573, CS0465, CS0649, CS8019, CS1570, CS1584, CS1658
namespace Windows.Win32
{
    using global::System;
    using global::System.Diagnostics;
    using global::System.Runtime.CompilerServices;
    using global::System.Runtime.InteropServices;
    using win32 = global::Windows.Win32;

    namespace System.Threading
    {
        internal enum PROCESSOR_FEATURE_ID : uint
        {
            PF_ARM_64BIT_LOADSTORE_ATOMIC = 25U,
            PF_ARM_DIVIDE_INSTRUCTION_AVAILABLE = 24U,
            PF_ARM_EXTERNAL_CACHE_AVAILABLE = 26U,
            PF_ARM_FMAC_INSTRUCTIONS_AVAILABLE = 27U,
            PF_ARM_VFP_32_REGISTERS_AVAILABLE = 18U,
            PF_3DNOW_INSTRUCTIONS_AVAILABLE = 7U,
            PF_CHANNELS_ENABLED = 16U,
            PF_COMPARE_EXCHANGE_DOUBLE = 2U,
            PF_COMPARE_EXCHANGE128 = 14U,
            PF_COMPARE64_EXCHANGE128 = 15U,
            PF_FASTFAIL_AVAILABLE = 23U,
            PF_FLOATING_POINT_EMULATED = 1U,
            PF_FLOATING_POINT_PRECISION_ERRATA = 0U,
            PF_MMX_INSTRUCTIONS_AVAILABLE = 3U,
            PF_NX_ENABLED = 12U,
            PF_PAE_ENABLED = 9U,
            PF_RDTSC_INSTRUCTION_AVAILABLE = 8U,
            PF_RDWRFSGSBASE_AVAILABLE = 22U,
            PF_SECOND_LEVEL_ADDRESS_TRANSLATION = 20U,
            PF_SSE3_INSTRUCTIONS_AVAILABLE = 13U,
            PF_VIRT_FIRMWARE_ENABLED = 21U,
            PF_XMMI_INSTRUCTIONS_AVAILABLE = 6U,
            PF_XMMI64_INSTRUCTIONS_AVAILABLE = 10U,
            PF_XSAVE_ENABLED = 17U,
            PF_ARM_V8_INSTRUCTIONS_AVAILABLE = 29U,
            PF_ARM_V8_CRYPTO_INSTRUCTIONS_AVAILABLE = 30U,
            PF_ARM_V8_CRC32_INSTRUCTIONS_AVAILABLE = 31U,
            PF_ARM_V81_ATOMIC_INSTRUCTIONS_AVAILABLE = 34U,
        }
    }
}