<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cheesecake: D:/Projects/Raspberrypi_pico/pico_freertos_final/freertos_pico2/pico_freertos/FreeRTOS-Kernel/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">cheesecake
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">freertos_risc_v_chip_specific_extensions.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * FreeRTOS Kernel &lt;DEVELOPMENT BRANCH&gt;</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * SPDX-License-Identifier: MIT</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * https://www.FreeRTOS.org</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * https://github.com/FreeRTOS</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/*</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * The FreeRTOS kernel&#39;s RISC-V port is split between the the code that is</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * common across all currently supported RISC-V chips (implementations of the</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * RISC-V ISA), and code that tailors the port to a specific RISC-V chip:</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> *</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * + FreeRTOS\Source\portable\GCC\RISC-V-RV32\portASM.S contains the code that</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *   is common to all currently supported RISC-V chips.  There is only one</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *   portASM.S file because the same file is built for all RISC-V target chips.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> *</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * + Header files called freertos_risc_v_chip_specific_extensions.h contain the</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> *   code that tailors the FreeRTOS kernel&#39;s RISC-V port to a specific RISC-V</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> *   chip.  There are multiple freertos_risc_v_chip_specific_extensions.h files</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> *   as there are multiple RISC-V chip implementations.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> *</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * !!!NOTE!!!</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * TAKE CARE TO INCLUDE THE CORRECT freertos_risc_v_chip_specific_extensions.h</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * HEADER FILE FOR THE CHIP IN USE.  This is done using the assembler&#39;s (not the</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * compiler&#39;s!) include path.  For example, if the chip in use includes a core</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * local interrupter (CLINT) and does not include any chip specific register</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * extensions then add the path below to the assembler&#39;s include path:</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * FreeRTOS\Source\portable\GCC\RISC-V-RV32\chip_specific_extensions\RV32I_CLINT_no_extensions</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> *</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * This freertos_risc_v_chip_specific_extensions.h is for use with Pulpino Ri5cy</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * devices, developed and tested using the Vega board RV32M1RM.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#ifndef __FREERTOS_RISC_V_EXTENSIONS_H__</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define __FREERTOS_RISC_V_EXTENSIONS_H__</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8cece78107fce74b824d801a23758568">   61</a></span><span class="preprocessor">#define portasmHAS_MTIME                  0</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Constants to define the additional registers found on the Pulpino RI5KY. */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aca86d2a4cd93ebad389e2c767566c1aa">   64</a></span><span class="preprocessor">#define lpstart0                          0x7b0</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a96e11c57269fbc8069e0641ca417212b">   65</a></span><span class="preprocessor">#define lpend0                            0x7b1</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aa007274da0f58aa628b6ac0d0803fd15">   66</a></span><span class="preprocessor">#define lpcount0                          0x7b2</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aad41d103016ebc35ee8f647189529c06">   67</a></span><span class="preprocessor">#define lpstart1                          0x7b4</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9afba459d3e301336a97efdd8fa2a886">   68</a></span><span class="preprocessor">#define lpend1                            0x7b5</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a50b8029109ee00fac343444fcbbc5869">   69</a></span><span class="preprocessor">#define lpcount1                          0x7b6</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Six additional registers to save and restore, as per the #defines above. */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a41b22fc6ecbacfe77be96505ed7bb8d6">   72</a></span><span class="preprocessor">#define portasmADDITIONAL_CONTEXT_SIZE    6 </span><span class="comment">/* Must be even number on 32-bit cores. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* Save additional registers found on the Pulpino. */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>.macro portasmSAVE_ADDITIONAL_REGISTERS</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">   76</a></span>addi <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a>, -( <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a> ) <span class="comment">/* Make room for the additional registers. */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a3d3596963bb7ff6102d9fb71daf5e587">   77</a></span>csrr <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a3d3596963bb7ff6102d9fb71daf5e587">t0</a>, <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>                                                <span class="comment">/* Load additional registers into accessible temporary registers. */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ae21f45ecdd1fe24e6571cac3c8b23d95">   78</a></span>csrr <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ae21f45ecdd1fe24e6571cac3c8b23d95">t1</a>, <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9ae112ccaa8f1b01fb2d33e50427c4c6">   79</a></span>csrr <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9ae112ccaa8f1b01fb2d33e50427c4c6">t2</a>, <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a478c4164e184c0f8829edfed3c16a082">   80</a></span>csrr <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a478c4164e184c0f8829edfed3c16a082">t3</a>, <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a16edef459e54a2711b1bd809146e24fd">   81</a></span>csrr <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a16edef459e54a2711b1bd809146e24fd">t4</a>, <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ab3d7ba67201f031cb44b33ae88bdbce3">   82</a></span>csrr <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ab3d7ba67201f031cb44b33ae88bdbce3">t5</a>, <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">   83</a></span>sw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a3d3596963bb7ff6102d9fb71daf5e587">t0</a>, 1 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>sw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ae21f45ecdd1fe24e6571cac3c8b23d95">t1</a>, 2 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>sw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9ae112ccaa8f1b01fb2d33e50427c4c6">t2</a>, 3 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>sw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a478c4164e184c0f8829edfed3c16a082">t3</a>, 4 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>sw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a16edef459e54a2711b1bd809146e24fd">t4</a>, 5 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>sw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ab3d7ba67201f031cb44b33ae88bdbce3">t5</a>, 6 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>   .endm</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* Restore the additional registers found on the Pulpino. */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>   .macro portasmRESTORE_ADDITIONAL_REGISTERS</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>lw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a3d3596963bb7ff6102d9fb71daf5e587">t0</a>, 1 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> ) <span class="comment">/* Load additional registers into accessible temporary registers. */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>lw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ae21f45ecdd1fe24e6571cac3c8b23d95">t1</a>, 2 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>lw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9ae112ccaa8f1b01fb2d33e50427c4c6">t2</a>, 3 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>lw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a478c4164e184c0f8829edfed3c16a082">t3</a>, 4 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>lw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a16edef459e54a2711b1bd809146e24fd">t4</a>, 5 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>lw <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ab3d7ba67201f031cb44b33ae88bdbce3">t5</a>, 6 * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a>( <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a> )</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>csrw <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a3d3596963bb7ff6102d9fb71daf5e587">t0</a></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aa940ef67204ccf57c3ee44f5c53e93a8">  100</a></span>csrw <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ae21f45ecdd1fe24e6571cac3c8b23d95">t1</a></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#af22ff5f914ace450afec1b1ecee8bc99">  101</a></span>csrw <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9ae112ccaa8f1b01fb2d33e50427c4c6">t2</a></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a0bdea9c82f473c7db827bd00a441d25e">  102</a></span>csrw <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a478c4164e184c0f8829edfed3c16a082">t3</a></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a30ccb805d05394edabd85e095b2d84aa">  103</a></span>csrw <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a16edef459e54a2711b1bd809146e24fd">t4</a></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9d6d309a2a5641134378ee541efbe85c">  104</a></span>csrw <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ab3d7ba67201f031cb44b33ae88bdbce3">t5</a></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>addi <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a>, <a class="code hl_variable" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a>, ( <a class="code hl_define" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> * <a class="code hl_function" href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a> ) <span class="comment">/* Remove space added for additional registers. */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>   .<a class="code hl_variable" href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#aaec09ef8da6454489ef6003fd8a9e2a1">endm</a></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>#endif <span class="comment">/* __FREERTOS_RISC_V_EXTENSIONS_H__ */</span></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a16edef459e54a2711b1bd809146e24fd"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a16edef459e54a2711b1bd809146e24fd">t4</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr t4</div><div class="ttdef"><b>Definition</b> <a href="#l00081">freertos_risc_v_chip_specific_extensions.h:81</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a3d3596963bb7ff6102d9fb71daf5e587"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a3d3596963bb7ff6102d9fb71daf5e587">t0</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr t0</div><div class="ttdef"><b>Definition</b> <a href="#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a41b22fc6ecbacfe77be96505ed7bb8d6"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a></div><div class="ttdeci">#define portasmADDITIONAL_CONTEXT_SIZE</div><div class="ttdef"><b>Definition</b> <a href="#l00072">freertos_risc_v_chip_specific_extensions.h:72</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a478c4164e184c0f8829edfed3c16a082"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a478c4164e184c0f8829edfed3c16a082">t3</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr t3</div><div class="ttdef"><b>Definition</b> <a href="#l00080">freertos_risc_v_chip_specific_extensions.h:80</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a50b8029109ee00fac343444fcbbc5869"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a></div><div class="ttdeci">#define lpcount1</div><div class="ttdef"><b>Definition</b> <a href="#l00069">freertos_risc_v_chip_specific_extensions.h:69</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a699b7084df75437444a9e8885fa2c693"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a699b7084df75437444a9e8885fa2c693">sp</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi sp</div><div class="ttdef"><b>Definition</b> <a href="#l00076">freertos_risc_v_chip_specific_extensions.h:76</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a8b3566e34775683bab1798724785b6cd"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a8b3566e34775683bab1798724785b6cd">portWORD_SIZE</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr lpend1 csrr lpcount1 sw * portWORD_SIZE(sp) sw t1</div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a96e11c57269fbc8069e0641ca417212b"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a></div><div class="ttdeci">#define lpend0</div><div class="ttdef"><b>Definition</b> <a href="#l00065">freertos_risc_v_chip_specific_extensions.h:65</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a9ae112ccaa8f1b01fb2d33e50427c4c6"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9ae112ccaa8f1b01fb2d33e50427c4c6">t2</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr t2</div><div class="ttdef"><b>Definition</b> <a href="#l00079">freertos_risc_v_chip_specific_extensions.h:79</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_a9afba459d3e301336a97efdd8fa2a886"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a></div><div class="ttdeci">#define lpend1</div><div class="ttdef"><b>Definition</b> <a href="#l00068">freertos_risc_v_chip_specific_extensions.h:68</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_aa007274da0f58aa628b6ac0d0803fd15"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a></div><div class="ttdeci">#define lpcount0</div><div class="ttdef"><b>Definition</b> <a href="#l00066">freertos_risc_v_chip_specific_extensions.h:66</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_aad41d103016ebc35ee8f647189529c06"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a></div><div class="ttdeci">#define lpstart1</div><div class="ttdef"><b>Definition</b> <a href="#l00067">freertos_risc_v_chip_specific_extensions.h:67</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_ab3d7ba67201f031cb44b33ae88bdbce3"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ab3d7ba67201f031cb44b33ae88bdbce3">t5</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr lpend1 csrr t5</div><div class="ttdef"><b>Definition</b> <a href="#l00082">freertos_risc_v_chip_specific_extensions.h:82</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_aca86d2a4cd93ebad389e2c767566c1aa"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a></div><div class="ttdeci">#define lpstart0</div><div class="ttdef"><b>Definition</b> <a href="#l00064">freertos_risc_v_chip_specific_extensions.h:64</a></div></div>
<div class="ttc" id="a_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2_html_ae21f45ecdd1fe24e6571cac3c8b23d95"><div class="ttname"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html#ae21f45ecdd1fe24e6571cac3c8b23d95">t1</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr t1</div><div class="ttdef"><b>Definition</b> <a href="#l00078">freertos_risc_v_chip_specific_extensions.h:78</a></div></div>
<div class="ttc" id="a_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h_html_aaec09ef8da6454489ef6003fd8a9e2a1"><div class="ttname"><a href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h.html#aaec09ef8da6454489ef6003fd8a9e2a1">endm</a></div><div class="ttdeci">Save the stack pointer in the TCB LDR STR endm</div><div class="ttdef"><b>Definition</b> <a href="_i_a_r_2_a_r_m___c_a5___no___g_i_c_2portasm_8h_source.html#l00070">portASM.h:72</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_4a0bb1d3edd3cd3470ff45ba93d7cb46.html">pico_freertos</a></li><li class="navelem"><a href="dir_5270f1867b04849f6c4cddceb76c0650.html">FreeRTOS-Kernel</a></li><li class="navelem"><a href="dir_2901950e674b11bd625d37cd8c5cecca.html">portable</a></li><li class="navelem"><a href="dir_d47f747b1f9f69e8b995df24b56b1471.html">GCC</a></li><li class="navelem"><a href="dir_177c5b1d6a3e618768667546c874f4fe.html">RISC-V</a></li><li class="navelem"><a href="dir_d52902ff1e24b63ab94dbc3850310914.html">chip_specific_extensions</a></li><li class="navelem"><a href="dir_5127a2b107f5c563b56266a7d7765b0e.html">Pulpino_Vega_RV32M1RM</a></li><li class="navelem"><a href="_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_pulpino___vega___r_v32_m1_r_m_2freertos__risc_42330ed41578e3246f3d21d6cb759dc2.html">freertos_risc_v_chip_specific_extensions.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
