#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x131ea9060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x131e9b6d0 .scope module, "tb_e2e_multi_gemm" "tb_e2e_multi_gemm" 3 6;
 .timescale -9 -12;
P_0x131ea8a60 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x131ea8aa0 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x131ea8ae0 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x131ea8b20 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x131ea8b60 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600003b8a9a0_0 .net "axi_araddr", 39 0, L_0x6000022d58f0;  1 drivers
v0x600003b8aa30_0 .net "axi_arlen", 7 0, L_0x6000022d5960;  1 drivers
v0x600003b8aac0_0 .var "axi_arready", 0 0;
v0x600003b8ab50_0 .net "axi_arvalid", 0 0, L_0x6000022d5a40;  1 drivers
v0x600003b8abe0_0 .net "axi_awaddr", 39 0, L_0x6000022d5650;  1 drivers
v0x600003b8ac70_0 .net "axi_awlen", 7 0, L_0x6000022d56c0;  1 drivers
v0x600003b8ad00_0 .var "axi_awready", 0 0;
v0x600003b8ad90_0 .net "axi_awvalid", 0 0, L_0x6000022d5730;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003b8ae20_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x600003b8aeb0_0 .var "axi_bresp", 1 0;
v0x600003b8af40_0 .var "axi_bvalid", 0 0;
v0x600003b8afd0_0 .var "axi_rdata", 255 0;
v0x600003b8b060_0 .var "axi_rlast", 0 0;
v0x600003b8b0f0_0 .net "axi_rready", 0 0, L_0x6000022d5ab0;  1 drivers
v0x600003b8b180_0 .var "axi_rvalid", 0 0;
v0x600003b8b210_0 .net "axi_wdata", 255 0, L_0x6000022d57a0;  1 drivers
v0x600003b8b2a0_0 .net "axi_wlast", 0 0, L_0x6000022d5810;  1 drivers
v0x600003b8b330_0 .var "axi_wready", 0 0;
v0x600003b8b3c0_0 .net "axi_wvalid", 0 0, L_0x6000022d5880;  1 drivers
v0x600003b8b450_0 .var "clk", 0 0;
v0x600003b8b4e0_0 .var/i "errors", 31 0;
v0x600003b8b570_0 .var "global_sync_in", 0 0;
v0x600003b8b600_0 .var/i "i", 31 0;
v0x600003b8b690_0 .var "noc_rx_addr", 19 0;
v0x600003b8b720_0 .var "noc_rx_data", 255 0;
v0x600003b8b7b0_0 .var "noc_rx_is_instr", 0 0;
v0x600003b8b840_0 .net "noc_rx_ready", 0 0, L_0x6000038c2f80;  1 drivers
v0x600003b8b8d0_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b8b960_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b8b9f0_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x600003b8ba80_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003b8bb10_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x600003b8bba0_0 .var "row0", 255 0;
v0x600003b8bc30_0 .var "row1", 255 0;
v0x600003b8bcc0_0 .var "row2", 255 0;
v0x600003b8bd50_0 .var "row3", 255 0;
v0x600003b8bde0_0 .var "rst_n", 0 0;
v0x600003b8be70_0 .var "sync_grant", 0 0;
v0x600003b8bf00_0 .net "sync_request", 0 0, L_0x6000022d97a0;  1 drivers
v0x600003b84000_0 .net "tpc_busy", 0 0, L_0x6000022d9960;  1 drivers
v0x600003b84090_0 .net "tpc_done", 0 0, L_0x6000022d9810;  1 drivers
v0x600003b84120_0 .net "tpc_error", 0 0, L_0x6000022d9730;  1 drivers
v0x600003b841b0_0 .var "tpc_start", 0 0;
v0x600003b84240_0 .var "tpc_start_pc", 19 0;
E_0x600001c91840 .event negedge, v0x600003bec3f0_0;
S_0x131e6c680 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x131e9b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x132010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x132010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x132010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x132010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x132010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x132010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x132010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x132010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x132010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x132010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x132010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x132010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x132010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x132010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x132010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x132010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x132011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000022da760 .functor BUFZ 1, v0x600003b88120_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d4f50 .functor OR 1, L_0x6000038c7ca0, L_0x6000038c7e80, C4<0>, C4<0>;
L_0x6000022d4fc0 .functor AND 1, L_0x6000022d4ee0, L_0x6000022d4f50, C4<1>, C4<1>;
L_0x6000022d5030 .functor BUFZ 1, v0x600003b89170_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d50a0 .functor BUFZ 1, v0x600003b88c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d5c70 .functor AND 1, v0x600003b8b8d0_0, L_0x6000038c2f80, C4<1>, C4<1>;
L_0x6000022d5ce0 .functor AND 1, L_0x6000022d5c70, L_0x6000038c3020, C4<1>, C4<1>;
v0x600003b8e0a0_0 .net *"_ivl_24", 19 0, L_0x6000038c75c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b8e130_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x600003b8e1c0_0 .net *"_ivl_28", 19 0, L_0x6000038c7660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003b8e250_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003b8e2e0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x600003b8e370_0 .net *"_ivl_38", 19 0, L_0x6000038c7840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b8e400_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x600003b8e490_0 .net *"_ivl_42", 19 0, L_0x6000038c78e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b8e520_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003b8e5b0_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x600003b8e640_0 .net *"_ivl_52", 19 0, L_0x6000038c7ac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b8e6d0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x600003b8e760_0 .net *"_ivl_56", 19 0, L_0x6000038c7b60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003b8e7f0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003b8e880_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x600003b8e910_0 .net *"_ivl_65", 127 0, L_0x6000038c7d40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003b8e9a0_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x600003b8ea30_0 .net *"_ivl_70", 0 0, L_0x6000038c7ca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003b8eac0_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x600003b8eb50_0 .net *"_ivl_74", 0 0, L_0x6000038c7e80;  1 drivers
v0x600003b8ebe0_0 .net *"_ivl_77", 0 0, L_0x6000022d4f50;  1 drivers
v0x600003b8ec70_0 .net *"_ivl_87", 0 0, L_0x6000022d5c70;  1 drivers
v0x600003b8ed00_0 .net *"_ivl_89", 0 0, L_0x6000038c3020;  1 drivers
v0x600003b8ed90_0 .var "act_data_d", 31 0;
v0x600003b8ee20_0 .var "act_valid_d", 0 0;
v0x600003b8eeb0_0 .var "act_valid_d2", 0 0;
v0x600003b8ef40_0 .net "axi_araddr", 39 0, L_0x6000022d58f0;  alias, 1 drivers
v0x600003b8efd0_0 .net "axi_arlen", 7 0, L_0x6000022d5960;  alias, 1 drivers
v0x600003b8f060_0 .net "axi_arready", 0 0, v0x600003b8aac0_0;  1 drivers
v0x600003b8f0f0_0 .net "axi_arvalid", 0 0, L_0x6000022d5a40;  alias, 1 drivers
v0x600003b8f180_0 .net "axi_awaddr", 39 0, L_0x6000022d5650;  alias, 1 drivers
v0x600003b8f210_0 .net "axi_awlen", 7 0, L_0x6000022d56c0;  alias, 1 drivers
v0x600003b8f2a0_0 .net "axi_awready", 0 0, v0x600003b8ad00_0;  1 drivers
v0x600003b8f330_0 .net "axi_awvalid", 0 0, L_0x6000022d5730;  alias, 1 drivers
v0x600003b8f3c0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600003b8f450_0 .net "axi_bresp", 1 0, v0x600003b8aeb0_0;  1 drivers
v0x600003b8f4e0_0 .net "axi_bvalid", 0 0, v0x600003b8af40_0;  1 drivers
v0x600003b8f570_0 .net "axi_rdata", 255 0, v0x600003b8afd0_0;  1 drivers
v0x600003b8f600_0 .net "axi_rlast", 0 0, v0x600003b8b060_0;  1 drivers
v0x600003b8f690_0 .net "axi_rready", 0 0, L_0x6000022d5ab0;  alias, 1 drivers
v0x600003b8f720_0 .net "axi_rvalid", 0 0, v0x600003b8b180_0;  1 drivers
v0x600003b8f7b0_0 .net "axi_wdata", 255 0, L_0x6000022d57a0;  alias, 1 drivers
v0x600003b8f840_0 .net "axi_wlast", 0 0, L_0x6000022d5810;  alias, 1 drivers
v0x600003b8f8d0_0 .net "axi_wready", 0 0, v0x600003b8b330_0;  1 drivers
v0x600003b8f960_0 .net "axi_wvalid", 0 0, L_0x6000022d5880;  alias, 1 drivers
v0x600003b8f9f0_0 .net "clk", 0 0, v0x600003b8b450_0;  1 drivers
v0x600003b8fa80_0 .net "dma_lcp_done", 0 0, L_0x6000022d5420;  1 drivers
v0x600003b8fb10_0 .net "dma_lcp_ready", 0 0, L_0x6000038c2080;  1 drivers
v0x600003b8fba0_0 .net "dma_sram_addr", 19 0, v0x600003becea0_0;  1 drivers
v0x600003b8fc30_0 .net "dma_sram_rdata", 255 0, L_0x6000022d5c00;  1 drivers
v0x600003b8fcc0_0 .net "dma_sram_re", 0 0, L_0x6000022d55e0;  1 drivers
v0x600003b8fd50_0 .net "dma_sram_ready", 0 0, L_0x6000038c2ee0;  1 drivers
v0x600003b8fde0_0 .net "dma_sram_wdata", 255 0, L_0x6000022d5500;  1 drivers
v0x600003b8fe70_0 .net "dma_sram_we", 0 0, L_0x6000022d5570;  1 drivers
v0x600003b8ff00_0 .net "global_sync_in", 0 0, v0x600003b8b570_0;  1 drivers
v0x600003b88000 .array "instr_mem", 4095 0, 127 0;
v0x600003b88090_0 .var "instr_rdata_reg", 127 0;
v0x600003b88120_0 .var "instr_valid_reg", 0 0;
v0x600003b881b0_0 .net "lcp_dma_cmd", 127 0, v0x600003beea30_0;  1 drivers
v0x600003b88240_0 .net "lcp_dma_valid", 0 0, L_0x6000022d9a40;  1 drivers
v0x600003b882d0_0 .net "lcp_imem_addr", 19 0, L_0x6000022da530;  1 drivers
v0x600003b88360_0 .net "lcp_imem_data", 127 0, v0x600003b88090_0;  1 drivers
v0x600003b883f0_0 .net "lcp_imem_re", 0 0, L_0x6000022da5a0;  1 drivers
v0x600003b88480_0 .net "lcp_imem_valid", 0 0, L_0x6000022da760;  1 drivers
v0x600003b88510_0 .net "lcp_mxu_cmd", 127 0, v0x600003bef720_0;  1 drivers
v0x600003b885a0_0 .net "lcp_mxu_valid", 0 0, L_0x6000022d9d50;  1 drivers
v0x600003b88630_0 .net "lcp_vpu_cmd", 127 0, v0x600003be8360_0;  1 drivers
v0x600003b886c0_0 .net "lcp_vpu_valid", 0 0, L_0x6000022d9b20;  1 drivers
v0x600003b88750_0 .net "mxu_a_addr", 19 0, L_0x6000038c7980;  1 drivers
v0x600003b887e0_0 .net "mxu_a_rdata", 255 0, L_0x6000022d5b20;  1 drivers
v0x600003b88870_0 .net "mxu_a_re", 0 0, L_0x6000038c7a20;  1 drivers
v0x600003b88900_0 .net "mxu_a_ready", 0 0, L_0x6000038c2da0;  1 drivers
v0x600003b88990_0 .net "mxu_cfg_k", 15 0, L_0x6000038c9900;  1 drivers
v0x600003b88a20_0 .net "mxu_cfg_m", 15 0, L_0x6000038c97c0;  1 drivers
v0x600003b88ab0_0 .net "mxu_cfg_n", 15 0, L_0x6000038c9860;  1 drivers
v0x600003b88b40_0 .var "mxu_col_cnt", 4 0;
v0x600003b88bd0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003b88c60_0 .var "mxu_done_reg", 0 0;
v0x600003b88cf0_0 .net "mxu_dst_addr", 15 0, L_0x6000038c95e0;  1 drivers
v0x600003b88d80_0 .net "mxu_lcp_done", 0 0, L_0x6000022d50a0;  1 drivers
v0x600003b88e10_0 .net "mxu_lcp_ready", 0 0, L_0x6000022d5030;  1 drivers
v0x600003b88ea0_0 .net "mxu_o_addr", 19 0, L_0x6000038c7c00;  1 drivers
v0x600003b88f30_0 .net "mxu_o_ready", 0 0, L_0x6000038c2e40;  1 drivers
v0x600003b88fc0_0 .net "mxu_o_wdata", 255 0, L_0x6000038c7de0;  1 drivers
v0x600003b89050_0 .net "mxu_o_we", 0 0, L_0x6000022d4fc0;  1 drivers
v0x600003b890e0_0 .var "mxu_out_cnt", 15 0;
v0x600003b89170_0 .var "mxu_ready_reg", 0 0;
v0x600003b89200_0 .net "mxu_src0_addr", 15 0, L_0x6000038c9680;  1 drivers
v0x600003b89290_0 .net "mxu_src1_addr", 15 0, L_0x6000038c9720;  1 drivers
v0x600003b89320_0 .var "mxu_start_array", 0 0;
v0x600003b893b0_0 .var "mxu_start_array_d", 0 0;
v0x600003b89440_0 .var "mxu_state", 2 0;
v0x600003b894d0_0 .net "mxu_subop", 7 0, L_0x6000038c9540;  1 drivers
v0x600003b89560_0 .net "mxu_w_addr", 19 0, L_0x6000038c7700;  1 drivers
v0x600003b895f0_0 .net "mxu_w_rdata", 255 0, v0x600003bf39f0_0;  1 drivers
v0x600003b89680_0 .net "mxu_w_re", 0 0, L_0x6000038c77a0;  1 drivers
v0x600003b89710_0 .net "mxu_w_ready", 0 0, L_0x6000038c2c60;  1 drivers
v0x600003b897a0_0 .net "noc_data_write", 0 0, L_0x6000022d5ce0;  1 drivers
v0x600003b89830_0 .net "noc_rx_addr", 19 0, v0x600003b8b690_0;  1 drivers
v0x600003b898c0_0 .net "noc_rx_data", 255 0, v0x600003b8b720_0;  1 drivers
v0x600003b89950_0 .net "noc_rx_is_instr", 0 0, v0x600003b8b7b0_0;  1 drivers
v0x600003b899e0_0 .net "noc_rx_ready", 0 0, L_0x6000038c2f80;  alias, 1 drivers
v0x600003b89a70_0 .net "noc_rx_valid", 0 0, v0x600003b8b8d0_0;  1 drivers
v0x600003b89b00_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x600003b89b90_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x600003b89c20_0 .net "noc_tx_ready", 0 0, v0x600003b8ba80_0;  1 drivers
v0x600003b89cb0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x600003b89d40_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  1 drivers
v0x600003b89dd0_0 .net "sync_grant", 0 0, v0x600003b8be70_0;  1 drivers
v0x600003b89e60_0 .net "sync_request", 0 0, L_0x6000022d97a0;  alias, 1 drivers
v0x600003b89ef0_0 .net "systolic_busy", 0 0, L_0x6000022d4e00;  1 drivers
v0x600003b89f80_0 .net "systolic_done", 0 0, L_0x6000038c70c0;  1 drivers
v0x600003b8a010_0 .net "systolic_result", 127 0, L_0x6000038c6c60;  1 drivers
v0x600003b8a0a0_0 .net "systolic_result_valid", 0 0, L_0x6000022d4ee0;  1 drivers
v0x600003b8a130_0 .net "tpc_busy", 0 0, L_0x6000022d9960;  alias, 1 drivers
v0x600003b8a1c0_0 .net "tpc_done", 0 0, L_0x6000022d9810;  alias, 1 drivers
v0x600003b8a250_0 .net "tpc_error", 0 0, L_0x6000022d9730;  alias, 1 drivers
v0x600003b8a2e0_0 .net "tpc_start", 0 0, v0x600003b841b0_0;  1 drivers
v0x600003b8a370_0 .net "tpc_start_pc", 19 0, v0x600003b84240_0;  1 drivers
v0x600003b8a400_0 .net "vpu_lcp_done", 0 0, L_0x6000022d51f0;  1 drivers
v0x600003b8a490_0 .net "vpu_lcp_ready", 0 0, L_0x6000038c1a40;  1 drivers
v0x600003b8a520_0 .net "vpu_sram_addr", 19 0, v0x600003b8d680_0;  1 drivers
v0x600003b8a5b0_0 .net "vpu_sram_rdata", 255 0, L_0x6000022d5b90;  1 drivers
v0x600003b8a640_0 .net "vpu_sram_re", 0 0, L_0x6000022d53b0;  1 drivers
v0x600003b8a6d0_0 .net "vpu_sram_ready", 0 0, L_0x6000038c2d00;  1 drivers
v0x600003b8a760_0 .net "vpu_sram_wdata", 255 0, L_0x6000022d52d0;  1 drivers
v0x600003b8a7f0_0 .net "vpu_sram_we", 0 0, L_0x6000022d5340;  1 drivers
v0x600003b8a880_0 .var "weight_load_col_d", 1 0;
v0x600003b8a910_0 .var "weight_load_en_d", 0 0;
L_0x6000038c9540 .part v0x600003bef720_0, 112, 8;
L_0x6000038c95e0 .part v0x600003bef720_0, 96, 16;
L_0x6000038c9680 .part v0x600003bef720_0, 80, 16;
L_0x6000038c9720 .part v0x600003bef720_0, 64, 16;
L_0x6000038c97c0 .part v0x600003bef720_0, 48, 16;
L_0x6000038c9860 .part v0x600003bef720_0, 32, 16;
L_0x6000038c9900 .part v0x600003bef720_0, 16, 16;
L_0x6000038c7520 .part v0x600003bf39f0_0, 0, 32;
L_0x6000038c75c0 .concat [ 16 4 0 0], L_0x6000038c9720, L_0x13809a530;
L_0x6000038c7660 .concat [ 5 15 0 0], v0x600003b88b40_0, L_0x13809a578;
L_0x6000038c7700 .arith/sum 20, L_0x6000038c75c0, L_0x6000038c7660;
L_0x6000038c77a0 .cmp/eq 3, v0x600003b89440_0, L_0x13809a5c0;
L_0x6000038c7840 .concat [ 16 4 0 0], L_0x6000038c9680, L_0x13809a608;
L_0x6000038c78e0 .concat [ 16 4 0 0], v0x600003b88bd0_0, L_0x13809a650;
L_0x6000038c7980 .arith/sum 20, L_0x6000038c7840, L_0x6000038c78e0;
L_0x6000038c7a20 .cmp/eq 3, v0x600003b89440_0, L_0x13809a698;
L_0x6000038c7ac0 .concat [ 16 4 0 0], L_0x6000038c95e0, L_0x13809a6e0;
L_0x6000038c7b60 .concat [ 16 4 0 0], v0x600003b890e0_0, L_0x13809a728;
L_0x6000038c7c00 .arith/sum 20, L_0x6000038c7ac0, L_0x6000038c7b60;
L_0x6000038c7d40 .part L_0x6000038c6c60, 0, 128;
L_0x6000038c7de0 .concat [ 128 128 0 0], L_0x6000038c7d40, L_0x13809a770;
L_0x6000038c7ca0 .cmp/eq 3, v0x600003b89440_0, L_0x13809a7b8;
L_0x6000038c7e80 .cmp/eq 3, v0x600003b89440_0, L_0x13809a800;
L_0x6000038c2f80 .reduce/nor L_0x6000022d9960;
L_0x6000038c3020 .reduce/nor v0x600003b8b7b0_0;
S_0x131e964e0 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x131e6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13201e600 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x13201e640 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x13201e680 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x13201e6c0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x13201e700 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x13201e740 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x13201e780 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x13201e7c0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x13201e800 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x13201e840 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x13201e880 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x13201e8c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x13201e900 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x13201e940 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x13201e980 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x13201e9c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x13201ea00 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x13201ea40 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x6000022d5420 .functor BUFZ 1, v0x600003bec990_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d5500 .functor BUFZ 256, v0x600003bed200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d5570 .functor BUFZ 1, v0x600003bed320_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d55e0 .functor BUFZ 1, v0x600003bed050_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d5650 .functor BUFZ 40, v0x600003bd3690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000022d56c0 .functor BUFZ 8, v0x600003bd37b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000022d5730 .functor BUFZ 1, v0x600003bd3960_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d57a0 .functor BUFZ 256, v0x600003bd3f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d5810 .functor BUFZ 1, v0x600003bd4750_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d5880 .functor BUFZ 1, v0x600003bec120_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d58f0 .functor BUFZ 40, v0x600003bd32a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000022d5960 .functor BUFZ 8, v0x600003bd33c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000022d5a40 .functor BUFZ 1, v0x600003bd3570_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d5ab0 .functor BUFZ 1, v0x600003bd3d50_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bd3180_0 .net/2u *"_ivl_18", 3 0, L_0x13809a920;  1 drivers
v0x600003bd3210_0 .net "axi_araddr", 39 0, L_0x6000022d58f0;  alias, 1 drivers
v0x600003bd32a0_0 .var "axi_araddr_reg", 39 0;
v0x600003bd3330_0 .net "axi_arlen", 7 0, L_0x6000022d5960;  alias, 1 drivers
v0x600003bd33c0_0 .var "axi_arlen_reg", 7 0;
v0x600003bd3450_0 .net "axi_arready", 0 0, v0x600003b8aac0_0;  alias, 1 drivers
v0x600003bd34e0_0 .net "axi_arvalid", 0 0, L_0x6000022d5a40;  alias, 1 drivers
v0x600003bd3570_0 .var "axi_arvalid_reg", 0 0;
v0x600003bd3600_0 .net "axi_awaddr", 39 0, L_0x6000022d5650;  alias, 1 drivers
v0x600003bd3690_0 .var "axi_awaddr_reg", 39 0;
v0x600003bd3720_0 .net "axi_awlen", 7 0, L_0x6000022d56c0;  alias, 1 drivers
v0x600003bd37b0_0 .var "axi_awlen_reg", 7 0;
v0x600003bd3840_0 .net "axi_awready", 0 0, v0x600003b8ad00_0;  alias, 1 drivers
v0x600003bd38d0_0 .net "axi_awvalid", 0 0, L_0x6000022d5730;  alias, 1 drivers
v0x600003bd3960_0 .var "axi_awvalid_reg", 0 0;
v0x600003bd39f0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600003bd3a80_0 .net "axi_bresp", 1 0, v0x600003b8aeb0_0;  alias, 1 drivers
v0x600003bd3b10_0 .net "axi_bvalid", 0 0, v0x600003b8af40_0;  alias, 1 drivers
v0x600003bd3ba0_0 .net "axi_rdata", 255 0, v0x600003b8afd0_0;  alias, 1 drivers
v0x600003bd3c30_0 .net "axi_rlast", 0 0, v0x600003b8b060_0;  alias, 1 drivers
v0x600003bd3cc0_0 .net "axi_rready", 0 0, L_0x6000022d5ab0;  alias, 1 drivers
v0x600003bd3d50_0 .var "axi_rready_reg", 0 0;
v0x600003bd3de0_0 .net "axi_rvalid", 0 0, v0x600003b8b180_0;  alias, 1 drivers
v0x600003bd3e70_0 .net "axi_wdata", 255 0, L_0x6000022d57a0;  alias, 1 drivers
v0x600003bd3f00_0 .var "axi_wdata_reg", 255 0;
v0x600003bd47e0_0 .net "axi_wlast", 0 0, L_0x6000022d5810;  alias, 1 drivers
v0x600003bd4750_0 .var "axi_wlast_reg", 0 0;
v0x600003bec000_0 .net "axi_wready", 0 0, v0x600003b8b330_0;  alias, 1 drivers
v0x600003bec090_0 .net "axi_wvalid", 0 0, L_0x6000022d5880;  alias, 1 drivers
v0x600003bec120_0 .var "axi_wvalid_reg", 0 0;
v0x600003bec1b0_0 .var "burst_count", 7 0;
v0x600003bec240_0 .var "burst_len", 7 0;
v0x600003bec2d0_0 .net "cfg_cols", 11 0, L_0x6000038c1d60;  1 drivers
v0x600003bec360_0 .net "cfg_rows", 11 0, L_0x6000038c1cc0;  1 drivers
v0x600003bec3f0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bec480_0 .net "cmd", 127 0, v0x600003beea30_0;  alias, 1 drivers
v0x600003bec510_0 .net "cmd_done", 0 0, L_0x6000022d5420;  alias, 1 drivers
v0x600003bec5a0_0 .net "cmd_ready", 0 0, L_0x6000038c2080;  alias, 1 drivers
v0x600003bec630_0 .var "cmd_reg", 127 0;
v0x600003bec6c0_0 .net "cmd_valid", 0 0, L_0x6000022d9a40;  alias, 1 drivers
v0x600003bec750_0 .var "col_count", 11 0;
v0x600003bec7e0_0 .var "data_buf", 255 0;
v0x600003bec870_0 .net "do_transpose", 0 0, L_0x6000038c1f40;  1 drivers
v0x600003bec900_0 .net "do_zero_pad", 0 0, L_0x6000038c1fe0;  1 drivers
v0x600003bec990_0 .var "done_reg", 0 0;
v0x600003beca20_0 .net "dst_stride", 11 0, L_0x6000038c1ea0;  1 drivers
v0x600003becab0_0 .net "ext_addr", 39 0, L_0x6000038c1b80;  1 drivers
v0x600003becb40_0 .var "ext_ptr", 39 0;
v0x600003becbd0_0 .net "int_addr", 19 0, L_0x6000038c1c20;  1 drivers
v0x600003becc60_0 .var "int_ptr", 19 0;
v0x600003beccf0_0 .var "row_count", 11 0;
v0x600003becd80_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bece10_0 .net "sram_addr", 19 0, v0x600003becea0_0;  alias, 1 drivers
v0x600003becea0_0 .var "sram_addr_reg", 19 0;
v0x600003becf30_0 .net "sram_rdata", 255 0, L_0x6000022d5c00;  alias, 1 drivers
v0x600003becfc0_0 .net "sram_re", 0 0, L_0x6000022d55e0;  alias, 1 drivers
v0x600003bed050_0 .var "sram_re_reg", 0 0;
v0x600003bed0e0_0 .net "sram_ready", 0 0, L_0x6000038c2ee0;  alias, 1 drivers
v0x600003bed170_0 .net "sram_wdata", 255 0, L_0x6000022d5500;  alias, 1 drivers
v0x600003bed200_0 .var "sram_wdata_reg", 255 0;
v0x600003bed290_0 .net "sram_we", 0 0, L_0x6000022d5570;  alias, 1 drivers
v0x600003bed320_0 .var "sram_we_reg", 0 0;
v0x600003bed3b0_0 .net "src_stride", 11 0, L_0x6000038c1e00;  1 drivers
v0x600003bed440_0 .var "state", 3 0;
v0x600003bed4d0_0 .net "subop", 7 0, L_0x6000038c1ae0;  1 drivers
E_0x600001c92140/0 .event negedge, v0x600003becd80_0;
E_0x600001c92140/1 .event posedge, v0x600003bec3f0_0;
E_0x600001c92140 .event/or E_0x600001c92140/0, E_0x600001c92140/1;
L_0x6000038c1ae0 .part v0x600003beea30_0, 112, 8;
L_0x6000038c1b80 .part v0x600003beea30_0, 72, 40;
L_0x6000038c1c20 .part v0x600003beea30_0, 52, 20;
L_0x6000038c1cc0 .part v0x600003beea30_0, 40, 12;
L_0x6000038c1d60 .part v0x600003beea30_0, 28, 12;
L_0x6000038c1e00 .part v0x600003beea30_0, 16, 12;
L_0x6000038c1ea0 .part v0x600003beea30_0, 4, 12;
L_0x6000038c1f40 .part v0x600003beea30_0, 0, 1;
L_0x6000038c1fe0 .part v0x600003beea30_0, 1, 1;
L_0x6000038c2080 .cmp/eq 4, v0x600003bed440_0, L_0x13809a920;
S_0x131e6c240 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x131e6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13200f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13200f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13200f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13200f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13200f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13200f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13200f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13200f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13200f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13200f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13200f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13200f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13200f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13200f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13200f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13200f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13200f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13200f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13200f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13200f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13200f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13200f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13200f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13200f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13200fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13200fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13200fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000022da840 .functor AND 1, L_0x6000038c8b40, L_0x6000038c8c80, C4<1>, C4<1>;
L_0x6000022da4c0 .functor AND 1, L_0x6000022da840, L_0x6000038c8820, C4<1>, C4<1>;
L_0x6000022da530 .functor BUFZ 20, v0x600003bef060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000022da5a0 .functor BUFZ 1, v0x600003bef210_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d9d50 .functor BUFZ 1, v0x600003bef960_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d9b20 .functor BUFZ 1, v0x600003be85a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d9a40 .functor BUFZ 1, v0x600003beec70_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d98f0 .functor AND 1, L_0x6000038c92c0, L_0x6000038c9360, C4<1>, C4<1>;
L_0x6000022d9960 .functor AND 1, L_0x6000022d98f0, L_0x6000038c9400, C4<1>, C4<1>;
L_0x6000022d9810 .functor BUFZ 1, v0x600003beed90_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d9730 .functor BUFZ 1, v0x600003beeeb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d97a0 .functor BUFZ 1, v0x600003be81b0_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bed5f0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bed680_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x600003bed710_0 .net *"_ivl_14", 0 0, L_0x6000038c8b40;  1 drivers
v0x600003bed7a0_0 .net *"_ivl_16", 31 0, L_0x6000038c8be0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bed830_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bed8c0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x600003bed950_0 .net *"_ivl_22", 0 0, L_0x6000038c8c80;  1 drivers
v0x600003bed9e0_0 .net *"_ivl_25", 0 0, L_0x6000022da840;  1 drivers
v0x600003beda70_0 .net *"_ivl_26", 31 0, L_0x6000038c8d20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bedb00_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bedb90_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x600003bedc20_0 .net *"_ivl_32", 0 0, L_0x6000038c8820;  1 drivers
v0x600003bedcb0_0 .net *"_ivl_36", 31 0, L_0x6000038c8640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bedd40_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003beddd0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x600003bede60_0 .net *"_ivl_44", 31 0, L_0x6000038c85a0;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bedef0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bedf80_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x600003bee010_0 .net *"_ivl_52", 31 0, L_0x6000038c9180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bee0a0_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bee130_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bee1c0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x600003bee250_0 .net *"_ivl_78", 0 0, L_0x6000038c92c0;  1 drivers
v0x600003bee2e0_0 .net *"_ivl_8", 31 0, L_0x6000038c8aa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003bee370_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x600003bee400_0 .net *"_ivl_82", 0 0, L_0x6000038c9360;  1 drivers
v0x600003bee490_0 .net *"_ivl_85", 0 0, L_0x6000022d98f0;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003bee520_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x600003bee5b0_0 .net *"_ivl_88", 0 0, L_0x6000038c9400;  1 drivers
v0x600003bee640_0 .net "all_done", 0 0, L_0x6000022da4c0;  1 drivers
v0x600003bee6d0_0 .net "busy", 0 0, L_0x6000022d9960;  alias, 1 drivers
v0x600003bee760_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bee7f0_0 .var "decoded_opcode", 7 0;
v0x600003bee880_0 .var "decoded_subop", 7 0;
v0x600003bee910_0 .net "dma_clear", 0 0, L_0x6000038c9220;  1 drivers
v0x600003bee9a0_0 .net "dma_cmd", 127 0, v0x600003beea30_0;  alias, 1 drivers
v0x600003beea30_0 .var "dma_cmd_reg", 127 0;
v0x600003beeac0_0 .net "dma_done", 0 0, L_0x6000022d5420;  alias, 1 drivers
v0x600003beeb50_0 .net "dma_ready", 0 0, L_0x6000038c2080;  alias, 1 drivers
v0x600003beebe0_0 .net "dma_valid", 0 0, L_0x6000022d9a40;  alias, 1 drivers
v0x600003beec70_0 .var "dma_valid_reg", 0 0;
v0x600003beed00_0 .net "done", 0 0, L_0x6000022d9810;  alias, 1 drivers
v0x600003beed90_0 .var "done_reg", 0 0;
v0x600003beee20_0 .net "error", 0 0, L_0x6000022d9730;  alias, 1 drivers
v0x600003beeeb0_0 .var "error_reg", 0 0;
v0x600003beef40_0 .net "global_sync_in", 0 0, v0x600003b8b570_0;  alias, 1 drivers
v0x600003beefd0_0 .net "imem_addr", 19 0, L_0x6000022da530;  alias, 1 drivers
v0x600003bef060_0 .var "imem_addr_reg", 19 0;
v0x600003bef0f0_0 .net "imem_data", 127 0, v0x600003b88090_0;  alias, 1 drivers
v0x600003bef180_0 .net "imem_re", 0 0, L_0x6000022da5a0;  alias, 1 drivers
v0x600003bef210_0 .var "imem_re_reg", 0 0;
v0x600003bef2a0_0 .net "imem_valid", 0 0, L_0x6000022da760;  alias, 1 drivers
v0x600003bef330_0 .var "instr_reg", 127 0;
v0x600003bef3c0_0 .net "loop_count", 15 0, L_0x6000038c8960;  1 drivers
v0x600003bef450 .array "loop_counter", 3 0, 15 0;
v0x600003bef4e0_0 .var "loop_sp", 1 0;
v0x600003bef570 .array "loop_start_addr", 3 0, 19 0;
v0x600003bef600_0 .net "mxu_clear", 0 0, L_0x6000038c8500;  1 drivers
v0x600003bef690_0 .net "mxu_cmd", 127 0, v0x600003bef720_0;  alias, 1 drivers
v0x600003bef720_0 .var "mxu_cmd_reg", 127 0;
v0x600003bef7b0_0 .net "mxu_done", 0 0, L_0x6000022d50a0;  alias, 1 drivers
v0x600003bef840_0 .net "mxu_ready", 0 0, L_0x6000022d5030;  alias, 1 drivers
v0x600003bef8d0_0 .net "mxu_valid", 0 0, L_0x6000022d9d50;  alias, 1 drivers
v0x600003bef960_0 .var "mxu_valid_reg", 0 0;
v0x600003bef9f0_0 .net "opcode", 7 0, L_0x6000038c8f00;  1 drivers
v0x600003befa80_0 .var "pc", 19 0;
v0x600003befb10_0 .var "pending_dma", 7 0;
v0x600003befba0_0 .var "pending_mxu", 7 0;
v0x600003befc30_0 .var "pending_vpu", 7 0;
v0x600003befcc0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003befd50_0 .net "start", 0 0, v0x600003b841b0_0;  alias, 1 drivers
v0x600003befde0_0 .net "start_pc", 19 0, v0x600003b84240_0;  alias, 1 drivers
v0x600003befe70_0 .var "state", 3 0;
v0x600003beff00_0 .net "subop", 7 0, L_0x6000038c9040;  1 drivers
v0x600003be8000_0 .net "sync_grant", 0 0, v0x600003b8be70_0;  alias, 1 drivers
v0x600003be8090_0 .net "sync_mask", 7 0, L_0x6000038c8a00;  1 drivers
v0x600003be8120_0 .net "sync_request", 0 0, L_0x6000022d97a0;  alias, 1 drivers
v0x600003be81b0_0 .var "sync_request_reg", 0 0;
v0x600003be8240_0 .net "vpu_clear", 0 0, L_0x6000038c90e0;  1 drivers
v0x600003be82d0_0 .net "vpu_cmd", 127 0, v0x600003be8360_0;  alias, 1 drivers
v0x600003be8360_0 .var "vpu_cmd_reg", 127 0;
v0x600003be83f0_0 .net "vpu_done", 0 0, L_0x6000022d51f0;  alias, 1 drivers
v0x600003be8480_0 .net "vpu_ready", 0 0, L_0x6000038c1a40;  alias, 1 drivers
v0x600003be8510_0 .net "vpu_valid", 0 0, L_0x6000022d9b20;  alias, 1 drivers
v0x600003be85a0_0 .var "vpu_valid_reg", 0 0;
L_0x6000038c8f00 .part v0x600003b88090_0, 120, 8;
L_0x6000038c9040 .part v0x600003b88090_0, 112, 8;
L_0x6000038c8960 .part v0x600003b88090_0, 32, 16;
L_0x6000038c8a00 .part v0x600003b88090_0, 104, 8;
L_0x6000038c8aa0 .concat [ 8 24 0 0], v0x600003befba0_0, L_0x138098010;
L_0x6000038c8b40 .cmp/eq 32, L_0x6000038c8aa0, L_0x138098058;
L_0x6000038c8be0 .concat [ 8 24 0 0], v0x600003befc30_0, L_0x1380980a0;
L_0x6000038c8c80 .cmp/eq 32, L_0x6000038c8be0, L_0x1380980e8;
L_0x6000038c8d20 .concat [ 8 24 0 0], v0x600003befb10_0, L_0x138098130;
L_0x6000038c8820 .cmp/eq 32, L_0x6000038c8d20, L_0x138098178;
L_0x6000038c8640 .concat [ 8 24 0 0], v0x600003befba0_0, L_0x1380981c0;
L_0x6000038c8500 .cmp/eq 32, L_0x6000038c8640, L_0x138098208;
L_0x6000038c85a0 .concat [ 8 24 0 0], v0x600003befc30_0, L_0x138098250;
L_0x6000038c90e0 .cmp/eq 32, L_0x6000038c85a0, L_0x138098298;
L_0x6000038c9180 .concat [ 8 24 0 0], v0x600003befb10_0, L_0x1380982e0;
L_0x6000038c9220 .cmp/eq 32, L_0x6000038c9180, L_0x138098328;
L_0x6000038c92c0 .cmp/ne 4, v0x600003befe70_0, L_0x138098370;
L_0x6000038c9360 .cmp/ne 4, v0x600003befe70_0, L_0x1380983b8;
L_0x6000038c9400 .cmp/ne 4, v0x600003befe70_0, L_0x138098400;
S_0x131e6be00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x131e6c240;
 .timescale 0 0;
v0x600003bed560_0 .var/i "i", 31 0;
S_0x131e91c90 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x131e6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x131e8f640 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x131e8f680 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x131e8f6c0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x131e8f700 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x131e8f740 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x131e8f780 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x131e8f7c0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x131e8f800 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000022d4bd0 .functor OR 1, L_0x6000038c6d00, L_0x6000038c6da0, C4<0>, C4<0>;
L_0x6000022d4c40 .functor AND 1, L_0x6000038c6e40, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022d4cb0 .functor AND 1, L_0x6000022d4c40, L_0x6000038c6ee0, C4<1>, C4<1>;
L_0x6000022d4d20 .functor OR 1, L_0x6000022d4bd0, L_0x6000022d4cb0, C4<0>, C4<0>;
L_0x6000022d4d90 .functor BUFZ 1, L_0x6000022d4d20, C4<0>, C4<0>, C4<0>;
L_0x6000022d4e00 .functor AND 1, L_0x6000038c6f80, L_0x6000038c7020, C4<1>, C4<1>;
L_0x6000022d4e70 .functor AND 1, L_0x6000038c7200, L_0x6000038c72a0, C4<1>, C4<1>;
L_0x6000022d4ee0 .functor AND 1, L_0x6000022d4e70, L_0x6000038c7480, C4<1>, C4<1>;
v0x600003bf6e20_0 .net *"_ivl_101", 0 0, L_0x6000038c7480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bf6eb0_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x600003bf6f40_0 .net *"_ivl_39", 0 0, L_0x6000038c6d00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003bf6fd0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x600003bf7060_0 .net *"_ivl_43", 0 0, L_0x6000038c6da0;  1 drivers
v0x600003bf70f0_0 .net *"_ivl_46", 0 0, L_0x6000022d4bd0;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bf7180_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x600003bf7210_0 .net *"_ivl_49", 0 0, L_0x6000038c6e40;  1 drivers
v0x600003bf72a0_0 .net *"_ivl_52", 0 0, L_0x6000022d4c40;  1 drivers
v0x600003bf7330_0 .net *"_ivl_54", 0 0, L_0x6000038c6ee0;  1 drivers
v0x600003bf73c0_0 .net *"_ivl_56", 0 0, L_0x6000022d4cb0;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bf7450_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x600003bf74e0_0 .net *"_ivl_63", 0 0, L_0x6000038c6f80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003bf7570_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x600003bf7600_0 .net *"_ivl_67", 0 0, L_0x6000038c7020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003bf7690_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bf7720_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003bf77b0_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x600003bf7840_0 .net *"_ivl_83", 0 0, L_0x6000038c7200;  1 drivers
v0x600003bf78d0_0 .net *"_ivl_85", 0 0, L_0x6000038c72a0;  1 drivers
v0x600003bf7960_0 .net *"_ivl_88", 0 0, L_0x6000022d4e70;  1 drivers
v0x600003bf79f0_0 .net *"_ivl_89", 31 0, L_0x6000038c7340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf7a80_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003bf7b10_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003bf7ba0_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x600003bf7c30_0 .net *"_ivl_99", 31 0, L_0x6000038c73e0;  1 drivers
v0x600003bf7cc0_0 .net "act_data", 31 0, v0x600003b8ed90_0;  1 drivers
v0x600003bf7d50 .array "act_h", 19 0;
v0x600003bf7d50_0 .net v0x600003bf7d50 0, 7 0, L_0x6000022d95e0; 1 drivers
v0x600003bf7d50_1 .net v0x600003bf7d50 1, 7 0, v0x600003be9710_0; 1 drivers
v0x600003bf7d50_2 .net v0x600003bf7d50 2, 7 0, v0x600003beac70_0; 1 drivers
v0x600003bf7d50_3 .net v0x600003bf7d50 3, 7 0, v0x600003be4240_0; 1 drivers
v0x600003bf7d50_4 .net v0x600003bf7d50 4, 7 0, v0x600003be57a0_0; 1 drivers
v0x600003bf7d50_5 .net v0x600003bf7d50 5, 7 0, L_0x6000022d9490; 1 drivers
v0x600003bf7d50_6 .net v0x600003bf7d50 6, 7 0, v0x600003be6d00_0; 1 drivers
v0x600003bf7d50_7 .net v0x600003bf7d50 7, 7 0, v0x600003be02d0_0; 1 drivers
v0x600003bf7d50_8 .net v0x600003bf7d50 8, 7 0, v0x600003be1830_0; 1 drivers
v0x600003bf7d50_9 .net v0x600003bf7d50 9, 7 0, v0x600003be2d90_0; 1 drivers
v0x600003bf7d50_10 .net v0x600003bf7d50 10, 7 0, L_0x6000022d9500; 1 drivers
v0x600003bf7d50_11 .net v0x600003bf7d50 11, 7 0, v0x600003bfc360_0; 1 drivers
v0x600003bf7d50_12 .net v0x600003bf7d50 12, 7 0, v0x600003bfd8c0_0; 1 drivers
v0x600003bf7d50_13 .net v0x600003bf7d50 13, 7 0, v0x600003bfee20_0; 1 drivers
v0x600003bf7d50_14 .net v0x600003bf7d50 14, 7 0, v0x600003bf83f0_0; 1 drivers
v0x600003bf7d50_15 .net v0x600003bf7d50 15, 7 0, L_0x6000022d93b0; 1 drivers
v0x600003bf7d50_16 .net v0x600003bf7d50 16, 7 0, v0x600003bf9950_0; 1 drivers
v0x600003bf7d50_17 .net v0x600003bf7d50 17, 7 0, v0x600003bfaeb0_0; 1 drivers
v0x600003bf7d50_18 .net v0x600003bf7d50 18, 7 0, v0x600003bf4480_0; 1 drivers
v0x600003bf7d50_19 .net v0x600003bf7d50 19, 7 0, v0x600003bf59e0_0; 1 drivers
v0x600003bf7de0_0 .net "act_ready", 0 0, L_0x6000038c7160;  1 drivers
v0x600003bf7e70_0 .net "act_valid", 0 0, v0x600003b8eeb0_0;  1 drivers
v0x600003bf7f00_0 .net "busy", 0 0, L_0x6000022d4e00;  alias, 1 drivers
v0x600003bf0000_0 .net "cfg_k_tiles", 15 0, L_0x6000038c9900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bf0090_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x600003bf0120_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf01b0_0 .var "cycle_count", 15 0;
v0x600003bf0240_0 .var "cycle_count_next", 15 0;
v0x600003be8630_5 .array/port v0x600003be8630, 5;
v0x600003bf02d0 .array "deskew_output", 3 0;
v0x600003bf02d0_0 .net v0x600003bf02d0 0, 31 0, v0x600003be8630_5; 1 drivers
v0x600003be8750_3 .array/port v0x600003be8750, 3;
v0x600003bf02d0_1 .net v0x600003bf02d0 1, 31 0, v0x600003be8750_3; 1 drivers
v0x600003be8870_1 .array/port v0x600003be8870, 1;
v0x600003bf02d0_2 .net v0x600003bf02d0 2, 31 0, v0x600003be8870_1; 1 drivers
v0x600003bf02d0_3 .net v0x600003bf02d0 3, 31 0, L_0x6000022d49a0; 1 drivers
v0x600003bf0360_0 .net "done", 0 0, L_0x6000038c70c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003bf03f0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x600003bf0480_0 .net "pe_enable", 0 0, L_0x6000022d4d20;  1 drivers
v0x600003bf0510 .array "psum_bottom", 3 0;
v0x600003bf0510_0 .net v0x600003bf0510 0, 31 0, L_0x6000022d4690; 1 drivers
v0x600003bf0510_1 .net v0x600003bf0510 1, 31 0, L_0x6000022d4770; 1 drivers
v0x600003bf0510_2 .net v0x600003bf0510 2, 31 0, L_0x6000022d4850; 1 drivers
v0x600003bf0510_3 .net v0x600003bf0510 3, 31 0, L_0x6000022d4930; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf05a0 .array "psum_v", 19 0;
v0x600003bf05a0_0 .net v0x600003bf05a0 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf05a0_1 .net v0x600003bf05a0 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf05a0_2 .net v0x600003bf05a0 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf05a0_3 .net v0x600003bf05a0 3, 31 0, L_0x138098640; 1 drivers
v0x600003bf05a0_4 .net v0x600003bf05a0 4, 31 0, v0x600003be9c20_0; 1 drivers
v0x600003bf05a0_5 .net v0x600003bf05a0 5, 31 0, v0x600003beb180_0; 1 drivers
v0x600003bf05a0_6 .net v0x600003bf05a0 6, 31 0, v0x600003be4750_0; 1 drivers
v0x600003bf05a0_7 .net v0x600003bf05a0 7, 31 0, v0x600003be5cb0_0; 1 drivers
v0x600003bf05a0_8 .net v0x600003bf05a0 8, 31 0, v0x600003be7210_0; 1 drivers
v0x600003bf05a0_9 .net v0x600003bf05a0 9, 31 0, v0x600003be07e0_0; 1 drivers
v0x600003bf05a0_10 .net v0x600003bf05a0 10, 31 0, v0x600003be1d40_0; 1 drivers
v0x600003bf05a0_11 .net v0x600003bf05a0 11, 31 0, v0x600003be32a0_0; 1 drivers
v0x600003bf05a0_12 .net v0x600003bf05a0 12, 31 0, v0x600003bfc870_0; 1 drivers
v0x600003bf05a0_13 .net v0x600003bf05a0 13, 31 0, v0x600003bfddd0_0; 1 drivers
v0x600003bf05a0_14 .net v0x600003bf05a0 14, 31 0, v0x600003bff330_0; 1 drivers
v0x600003bf05a0_15 .net v0x600003bf05a0 15, 31 0, v0x600003bf8900_0; 1 drivers
v0x600003bf05a0_16 .net v0x600003bf05a0 16, 31 0, v0x600003bf9e60_0; 1 drivers
v0x600003bf05a0_17 .net v0x600003bf05a0 17, 31 0, v0x600003bfb3c0_0; 1 drivers
v0x600003bf05a0_18 .net v0x600003bf05a0 18, 31 0, v0x600003bf4990_0; 1 drivers
v0x600003bf05a0_19 .net v0x600003bf05a0 19, 31 0, v0x600003bf5ef0_0; 1 drivers
v0x600003bf0630_0 .net "result_data", 127 0, L_0x6000038c6c60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bf06c0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x600003bf0750_0 .net "result_valid", 0 0, L_0x6000022d4ee0;  alias, 1 drivers
v0x600003bf07e0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bf0870_0 .net "skew_enable", 0 0, L_0x6000022d4d90;  1 drivers
v0x600003bf0900 .array "skew_input", 3 0;
v0x600003bf0900_0 .net v0x600003bf0900 0, 7 0, L_0x6000038c9a40; 1 drivers
v0x600003bf0900_1 .net v0x600003bf0900 1, 7 0, L_0x6000038c9b80; 1 drivers
v0x600003bf0900_2 .net v0x600003bf0900 2, 7 0, L_0x6000038c9cc0; 1 drivers
v0x600003bf0900_3 .net v0x600003bf0900 3, 7 0, L_0x6000038c9e00; 1 drivers
v0x600003bf0990 .array "skew_output", 3 0;
v0x600003bf0990_0 .net v0x600003bf0990 0, 7 0, v0x600003be8990_0; 1 drivers
v0x600003bf0990_1 .net v0x600003bf0990 1, 7 0, v0x600003be8c60_0; 1 drivers
v0x600003bf0990_2 .net v0x600003bf0990 2, 7 0, v0x600003be8f30_0; 1 drivers
v0x600003bf0990_3 .net v0x600003bf0990 3, 7 0, v0x600003be9200_0; 1 drivers
v0x600003bf0a20_0 .net "start", 0 0, v0x600003b893b0_0;  1 drivers
v0x600003bf0ab0_0 .var "state", 2 0;
v0x600003bf0b40_0 .var "state_next", 2 0;
v0x600003bf0bd0_0 .net "weight_load_col", 1 0, v0x600003b8a880_0;  1 drivers
v0x600003bf0c60_0 .net "weight_load_data", 31 0, L_0x6000038c7520;  1 drivers
v0x600003bf0cf0_0 .net "weight_load_en", 0 0, v0x600003b8a910_0;  1 drivers
E_0x600001c92a40/0 .event anyedge, v0x600003bf0ab0_0, v0x600003bf01b0_0, v0x600003bf0a20_0, v0x600003bf0cf0_0;
E_0x600001c92a40/1 .event anyedge, v0x600003bf0000_0, v0x600003bf03f0_0;
E_0x600001c92a40 .event/or E_0x600001c92a40/0, E_0x600001c92a40/1;
L_0x6000038c99a0 .part v0x600003b8ed90_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038c9a40 .functor MUXZ 8, L_0x138098448, L_0x6000038c99a0, v0x600003b8eeb0_0, C4<>;
L_0x6000038c9ae0 .part v0x600003b8ed90_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038c9b80 .functor MUXZ 8, L_0x138098490, L_0x6000038c9ae0, v0x600003b8eeb0_0, C4<>;
L_0x6000038c9c20 .part v0x600003b8ed90_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038c9cc0 .functor MUXZ 8, L_0x1380984d8, L_0x6000038c9c20, v0x600003b8eeb0_0, C4<>;
L_0x6000038c9d60 .part v0x600003b8ed90_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038c9e00 .functor MUXZ 8, L_0x138098520, L_0x6000038c9d60, v0x600003b8eeb0_0, C4<>;
L_0x6000038c9fe0 .part L_0x6000038c7520, 0, 8;
L_0x6000038ca800 .part L_0x6000038c7520, 0, 8;
L_0x6000038cb020 .part L_0x6000038c7520, 0, 8;
L_0x6000038cb840 .part L_0x6000038c7520, 0, 8;
L_0x6000038cfa20 .part L_0x6000038c7520, 8, 8;
L_0x6000038cf3e0 .part L_0x6000038c7520, 8, 8;
L_0x6000038cec60 .part L_0x6000038c7520, 8, 8;
L_0x6000038cdd60 .part L_0x6000038c7520, 8, 8;
L_0x6000038cd680 .part L_0x6000038c7520, 16, 8;
L_0x6000038ccd20 .part L_0x6000038c7520, 16, 8;
L_0x6000038ce300 .part L_0x6000038c7520, 16, 8;
L_0x6000038c4500 .part L_0x6000038c7520, 16, 8;
L_0x6000038c4d20 .part L_0x6000038c7520, 24, 8;
L_0x6000038c5540 .part L_0x6000038c7520, 24, 8;
L_0x6000038c5d60 .part L_0x6000038c7520, 24, 8;
L_0x6000038c6580 .part L_0x6000038c7520, 24, 8;
L_0x6000038c6c60 .concat8 [ 32 32 32 32], L_0x6000022d4a10, L_0x6000022d4a80, L_0x6000022d4af0, L_0x6000022d4b60;
L_0x6000038c6d00 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a188;
L_0x6000038c6da0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a1d0;
L_0x6000038c6e40 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a218;
L_0x6000038c6ee0 .reduce/nor v0x600003b8a910_0;
L_0x6000038c6f80 .cmp/ne 3, v0x600003bf0ab0_0, L_0x13809a260;
L_0x6000038c7020 .cmp/ne 3, v0x600003bf0ab0_0, L_0x13809a2a8;
L_0x6000038c70c0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a2f0;
L_0x6000038c7160 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a338;
L_0x6000038c7200 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a3c8;
L_0x6000038c72a0 .cmp/ge 16, v0x600003bf01b0_0, L_0x13809a380;
L_0x6000038c7340 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x13809a410;
L_0x6000038c73e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x6000038c7480 .cmp/gt 32, L_0x6000038c73e0, L_0x6000038c7340;
S_0x131e8a9a0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x131e91c90;
 .timescale 0 0;
P_0x6000027d7280 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000027d72c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000022d4690 .functor BUFZ 32, v0x600003bf9e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131e88350 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x131e8a9a0;
 .timescale 0 0;
v0x600003be8630 .array "delay_stages", 5 0, 31 0;
v0x600003be86c0_0 .var/i "i", 31 0;
S_0x131e85d00 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x131e91c90;
 .timescale 0 0;
P_0x6000027d7300 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000027d7340 .param/l "col" 1 7 248, +C4<01>;
L_0x6000022d4770 .functor BUFZ 32, v0x600003bfb3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131e836b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x131e85d00;
 .timescale 0 0;
v0x600003be8750 .array "delay_stages", 3 0, 31 0;
v0x600003be87e0_0 .var/i "i", 31 0;
S_0x131e81060 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x131e91c90;
 .timescale 0 0;
P_0x6000027d7380 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000027d73c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000022d4850 .functor BUFZ 32, v0x600003bf4990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131e7ea10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x131e81060;
 .timescale 0 0;
v0x600003be8870 .array "delay_stages", 1 0, 31 0;
v0x600003be8900_0 .var/i "i", 31 0;
S_0x131e7c3c0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x131e91c90;
 .timescale 0 0;
P_0x6000027d7400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000027d7440 .param/l "col" 1 7 248, +C4<011>;
L_0x6000022d4930 .functor BUFZ 32, v0x600003bf5ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131e79d70 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x131e7c3c0;
 .timescale 0 0;
L_0x6000022d49a0 .functor BUFZ 32, L_0x6000022d4930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131e77720 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c92cc0 .param/l "row" 1 7 142, +C4<00>;
v0x600003be8a20_0 .net *"_ivl_1", 7 0, L_0x6000038c99a0;  1 drivers
v0x600003be8ab0_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x131e750d0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x131e77720;
 .timescale 0 0;
v0x600003be8990_0 .var "out_reg", 7 0;
S_0x131e72a80 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c92d40 .param/l "row" 1 7 142, +C4<01>;
v0x600003be8cf0_0 .net *"_ivl_1", 7 0, L_0x6000038c9ae0;  1 drivers
v0x600003be8d80_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x131e70430 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x131e72a80;
 .timescale 0 0;
v0x600003be8b40 .array "delay_stages", 0 0, 7 0;
v0x600003be8bd0_0 .var/i "i", 31 0;
v0x600003be8c60_0 .var "out_reg", 7 0;
S_0x131e6dde0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c92dc0 .param/l "row" 1 7 142, +C4<010>;
v0x600003be8fc0_0 .net *"_ivl_1", 7 0, L_0x6000038c9c20;  1 drivers
v0x600003be9050_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x131e20960 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x131e6dde0;
 .timescale 0 0;
v0x600003be8e10 .array "delay_stages", 1 0, 7 0;
v0x600003be8ea0_0 .var/i "i", 31 0;
v0x600003be8f30_0 .var "out_reg", 7 0;
S_0x131e20ad0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c92e40 .param/l "row" 1 7 142, +C4<011>;
v0x600003be9290_0 .net *"_ivl_1", 7 0, L_0x6000038c9d60;  1 drivers
v0x600003be9320_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x131e0baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x131e20ad0;
 .timescale 0 0;
v0x600003be90e0 .array "delay_stages", 2 0, 7 0;
v0x600003be9170_0 .var/i "i", 31 0;
v0x600003be9200_0 .var "out_reg", 7 0;
S_0x131e0bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c92c80 .param/l "row" 1 7 213, +C4<00>;
S_0x131e19e40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x131e0bc10;
 .timescale 0 0;
P_0x600001c92f00 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022d9420 .functor AND 1, v0x600003b8a910_0, L_0x6000038c9f40, C4<1>, C4<1>;
L_0x6000022d92d0 .functor AND 1, L_0x6000038ca120, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022d9340 .functor OR 1, L_0x6000038ca080, L_0x6000022d92d0, C4<0>, C4<0>;
L_0x6000022d91f0 .functor AND 1, L_0x13809a4a0, L_0x6000022d9340, C4<1>, C4<1>;
L_0x6000022d9260 .functor AND 1, L_0x6000022d91f0, L_0x6000038ca260, C4<1>, C4<1>;
v0x600003be9ef0_0 .net *"_ivl_0", 2 0, L_0x6000038c9ea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be9f80_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x600003bea010_0 .net *"_ivl_13", 0 0, L_0x6000038ca080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bea0a0_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x600003bea130_0 .net *"_ivl_17", 0 0, L_0x6000038ca120;  1 drivers
v0x600003bea1c0_0 .net *"_ivl_20", 0 0, L_0x6000022d92d0;  1 drivers
v0x600003bea250_0 .net *"_ivl_22", 0 0, L_0x6000022d9340;  1 drivers
v0x600003bea2e0_0 .net *"_ivl_24", 0 0, L_0x6000022d91f0;  1 drivers
v0x600003bea370_0 .net *"_ivl_25", 31 0, L_0x6000038ca1c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bea400_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bea490_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bea520_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x600003bea5b0_0 .net *"_ivl_31", 0 0, L_0x6000038ca260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bea640_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x600003bea6d0_0 .net *"_ivl_6", 0 0, L_0x6000038c9f40;  1 drivers
v0x600003bea760_0 .net "do_clear", 0 0, L_0x6000022d9260;  1 drivers
v0x600003bea7f0_0 .net "load_weight", 0 0, L_0x6000022d9420;  1 drivers
v0x600003bea880_0 .net "weight_in", 7 0, L_0x6000038c9fe0;  1 drivers
L_0x6000038c9ea0 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138098688;
L_0x6000038c9f40 .cmp/eq 3, L_0x6000038c9ea0, L_0x1380986d0;
L_0x6000038ca080 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098718;
L_0x6000038ca120 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098760;
L_0x6000038ca1c0 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x1380987a8;
L_0x6000038ca260 .cmp/eq 32, L_0x6000038ca1c0, L_0x1380987f0;
S_0x131e19fb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e19e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003be93b0_0 .net *"_ivl_11", 0 0, L_0x6000038ca4e0;  1 drivers
v0x600003be9440_0 .net *"_ivl_12", 15 0, L_0x6000038ca580;  1 drivers
v0x600003be94d0_0 .net/s *"_ivl_4", 15 0, L_0x6000038ca300;  1 drivers
v0x600003be9560_0 .net/s *"_ivl_6", 15 0, L_0x6000038ca3a0;  1 drivers
v0x600003be95f0_0 .net/s "a_signed", 7 0, v0x600003be97a0_0;  1 drivers
v0x600003be9680_0 .net "act_in", 7 0, L_0x6000022d95e0;  alias, 1 drivers
v0x600003be9710_0 .var "act_out", 7 0;
v0x600003be97a0_0 .var "act_reg", 7 0;
v0x600003be9830_0 .net "clear_acc", 0 0, L_0x6000022d9260;  alias, 1 drivers
v0x600003be98c0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be9950_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be99e0_0 .net "load_weight", 0 0, L_0x6000022d9420;  alias, 1 drivers
v0x600003be9a70_0 .net/s "product", 15 0, L_0x6000038ca440;  1 drivers
v0x600003be9b00_0 .net/s "product_ext", 31 0, L_0x6000038ca620;  1 drivers
v0x600003be9b90_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x600003be9c20_0 .var "psum_out", 31 0;
v0x600003be9cb0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be9d40_0 .net/s "w_signed", 7 0, v0x600003be9e60_0;  1 drivers
v0x600003be9dd0_0 .net "weight_in", 7 0, L_0x6000038c9fe0;  alias, 1 drivers
v0x600003be9e60_0 .var "weight_reg", 7 0;
L_0x6000038ca300 .extend/s 16, v0x600003be97a0_0;
L_0x6000038ca3a0 .extend/s 16, v0x600003be9e60_0;
L_0x6000038ca440 .arith/mult 16, L_0x6000038ca300, L_0x6000038ca3a0;
L_0x6000038ca4e0 .part L_0x6000038ca440, 15, 1;
LS_0x6000038ca580_0_0 .concat [ 1 1 1 1], L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0;
LS_0x6000038ca580_0_4 .concat [ 1 1 1 1], L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0;
LS_0x6000038ca580_0_8 .concat [ 1 1 1 1], L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0;
LS_0x6000038ca580_0_12 .concat [ 1 1 1 1], L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0, L_0x6000038ca4e0;
L_0x6000038ca580 .concat [ 4 4 4 4], LS_0x6000038ca580_0_0, LS_0x6000038ca580_0_4, LS_0x6000038ca580_0_8, LS_0x6000038ca580_0_12;
L_0x6000038ca620 .concat [ 16 16 0 0], L_0x6000038ca440, L_0x6000038ca580;
S_0x131e1c2a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x131e0bc10;
 .timescale 0 0;
P_0x600001c93080 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022d9030 .functor AND 1, v0x600003b8a910_0, L_0x6000038ca760, C4<1>, C4<1>;
L_0x6000022d90a0 .functor AND 1, L_0x6000038ca940, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022d8f50 .functor OR 1, L_0x6000038ca8a0, L_0x6000022d90a0, C4<0>, C4<0>;
L_0x6000022d8fc0 .functor AND 1, L_0x13809a4a0, L_0x6000022d8f50, C4<1>, C4<1>;
L_0x6000022d8e70 .functor AND 1, L_0x6000022d8fc0, L_0x6000038caa80, C4<1>, C4<1>;
v0x600003beb450_0 .net *"_ivl_0", 2 0, L_0x6000038ca6c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003beb4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x600003beb570_0 .net *"_ivl_13", 0 0, L_0x6000038ca8a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003beb600_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x600003beb690_0 .net *"_ivl_17", 0 0, L_0x6000038ca940;  1 drivers
v0x600003beb720_0 .net *"_ivl_20", 0 0, L_0x6000022d90a0;  1 drivers
v0x600003beb7b0_0 .net *"_ivl_22", 0 0, L_0x6000022d8f50;  1 drivers
v0x600003beb840_0 .net *"_ivl_24", 0 0, L_0x6000022d8fc0;  1 drivers
v0x600003beb8d0_0 .net *"_ivl_25", 31 0, L_0x6000038ca9e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003beb960_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003beb9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003beba80_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x600003bebb10_0 .net *"_ivl_31", 0 0, L_0x6000038caa80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bebba0_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x600003bebc30_0 .net *"_ivl_6", 0 0, L_0x6000038ca760;  1 drivers
v0x600003bebcc0_0 .net "do_clear", 0 0, L_0x6000022d8e70;  1 drivers
v0x600003bebd50_0 .net "load_weight", 0 0, L_0x6000022d9030;  1 drivers
v0x600003bebde0_0 .net "weight_in", 7 0, L_0x6000038ca800;  1 drivers
L_0x6000038ca6c0 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138098838;
L_0x6000038ca760 .cmp/eq 3, L_0x6000038ca6c0, L_0x138098880;
L_0x6000038ca8a0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x1380988c8;
L_0x6000038ca940 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098910;
L_0x6000038ca9e0 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138098958;
L_0x6000038caa80 .cmp/eq 32, L_0x6000038ca9e0, L_0x1380989a0;
S_0x131e1c410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e1c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d75c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bea910_0 .net *"_ivl_11", 0 0, L_0x6000038cad00;  1 drivers
v0x600003bea9a0_0 .net *"_ivl_12", 15 0, L_0x6000038cada0;  1 drivers
v0x600003beaa30_0 .net/s *"_ivl_4", 15 0, L_0x6000038cab20;  1 drivers
v0x600003beaac0_0 .net/s *"_ivl_6", 15 0, L_0x6000038cabc0;  1 drivers
v0x600003beab50_0 .net/s "a_signed", 7 0, v0x600003bead00_0;  1 drivers
v0x600003beabe0_0 .net "act_in", 7 0, v0x600003be9710_0;  alias, 1 drivers
v0x600003beac70_0 .var "act_out", 7 0;
v0x600003bead00_0 .var "act_reg", 7 0;
v0x600003bead90_0 .net "clear_acc", 0 0, L_0x6000022d8e70;  alias, 1 drivers
v0x600003beae20_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003beaeb0_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003beaf40_0 .net "load_weight", 0 0, L_0x6000022d9030;  alias, 1 drivers
v0x600003beafd0_0 .net/s "product", 15 0, L_0x6000038cac60;  1 drivers
v0x600003beb060_0 .net/s "product_ext", 31 0, L_0x6000038cae40;  1 drivers
v0x600003beb0f0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x600003beb180_0 .var "psum_out", 31 0;
v0x600003beb210_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003beb2a0_0 .net/s "w_signed", 7 0, v0x600003beb3c0_0;  1 drivers
v0x600003beb330_0 .net "weight_in", 7 0, L_0x6000038ca800;  alias, 1 drivers
v0x600003beb3c0_0 .var "weight_reg", 7 0;
L_0x6000038cab20 .extend/s 16, v0x600003bead00_0;
L_0x6000038cabc0 .extend/s 16, v0x600003beb3c0_0;
L_0x6000038cac60 .arith/mult 16, L_0x6000038cab20, L_0x6000038cabc0;
L_0x6000038cad00 .part L_0x6000038cac60, 15, 1;
LS_0x6000038cada0_0_0 .concat [ 1 1 1 1], L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00;
LS_0x6000038cada0_0_4 .concat [ 1 1 1 1], L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00;
LS_0x6000038cada0_0_8 .concat [ 1 1 1 1], L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00;
LS_0x6000038cada0_0_12 .concat [ 1 1 1 1], L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00, L_0x6000038cad00;
L_0x6000038cada0 .concat [ 4 4 4 4], LS_0x6000038cada0_0_0, LS_0x6000038cada0_0_4, LS_0x6000038cada0_0_8, LS_0x6000038cada0_0_12;
L_0x6000038cae40 .concat [ 16 16 0 0], L_0x6000038cac60, L_0x6000038cada0;
S_0x131e0ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x131e0bc10;
 .timescale 0 0;
P_0x600001c93180 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022d9f80 .functor AND 1, v0x600003b8a910_0, L_0x6000038caf80, C4<1>, C4<1>;
L_0x6000022d9f10 .functor AND 1, L_0x6000038cb160, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022d9ea0 .functor OR 1, L_0x6000038cb0c0, L_0x6000022d9f10, C4<0>, C4<0>;
L_0x6000022d88c0 .functor AND 1, L_0x13809a4a0, L_0x6000022d9ea0, C4<1>, C4<1>;
L_0x6000022d8310 .functor AND 1, L_0x6000022d88c0, L_0x6000038cb2a0, C4<1>, C4<1>;
v0x600003be4a20_0 .net *"_ivl_0", 3 0, L_0x6000038caee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be4ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x600003be4b40_0 .net *"_ivl_13", 0 0, L_0x6000038cb0c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be4bd0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x600003be4c60_0 .net *"_ivl_17", 0 0, L_0x6000038cb160;  1 drivers
v0x600003be4cf0_0 .net *"_ivl_20", 0 0, L_0x6000022d9f10;  1 drivers
v0x600003be4d80_0 .net *"_ivl_22", 0 0, L_0x6000022d9ea0;  1 drivers
v0x600003be4e10_0 .net *"_ivl_24", 0 0, L_0x6000022d88c0;  1 drivers
v0x600003be4ea0_0 .net *"_ivl_25", 31 0, L_0x6000038cb200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be4f30_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be4fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003be5050_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x600003be50e0_0 .net *"_ivl_31", 0 0, L_0x6000038cb2a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003be5170_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x600003be5200_0 .net *"_ivl_6", 0 0, L_0x6000038caf80;  1 drivers
v0x600003be5290_0 .net "do_clear", 0 0, L_0x6000022d8310;  1 drivers
v0x600003be5320_0 .net "load_weight", 0 0, L_0x6000022d9f80;  1 drivers
v0x600003be53b0_0 .net "weight_in", 7 0, L_0x6000038cb020;  1 drivers
L_0x6000038caee0 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x1380989e8;
L_0x6000038caf80 .cmp/eq 4, L_0x6000038caee0, L_0x138098a30;
L_0x6000038cb0c0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098a78;
L_0x6000038cb160 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098ac0;
L_0x6000038cb200 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138098b08;
L_0x6000038cb2a0 .cmp/eq 32, L_0x6000038cb200, L_0x138098b50;
S_0x131e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bebe70_0 .net *"_ivl_11", 0 0, L_0x6000038cb520;  1 drivers
v0x600003bebf00_0 .net *"_ivl_12", 15 0, L_0x6000038cb5c0;  1 drivers
v0x600003be4000_0 .net/s *"_ivl_4", 15 0, L_0x6000038cb340;  1 drivers
v0x600003be4090_0 .net/s *"_ivl_6", 15 0, L_0x6000038cb3e0;  1 drivers
v0x600003be4120_0 .net/s "a_signed", 7 0, v0x600003be42d0_0;  1 drivers
v0x600003be41b0_0 .net "act_in", 7 0, v0x600003beac70_0;  alias, 1 drivers
v0x600003be4240_0 .var "act_out", 7 0;
v0x600003be42d0_0 .var "act_reg", 7 0;
v0x600003be4360_0 .net "clear_acc", 0 0, L_0x6000022d8310;  alias, 1 drivers
v0x600003be43f0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be4480_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be4510_0 .net "load_weight", 0 0, L_0x6000022d9f80;  alias, 1 drivers
v0x600003be45a0_0 .net/s "product", 15 0, L_0x6000038cb480;  1 drivers
v0x600003be4630_0 .net/s "product_ext", 31 0, L_0x6000038cb660;  1 drivers
v0x600003be46c0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x600003be4750_0 .var "psum_out", 31 0;
v0x600003be47e0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be4870_0 .net/s "w_signed", 7 0, v0x600003be4990_0;  1 drivers
v0x600003be4900_0 .net "weight_in", 7 0, L_0x6000038cb020;  alias, 1 drivers
v0x600003be4990_0 .var "weight_reg", 7 0;
L_0x6000038cb340 .extend/s 16, v0x600003be42d0_0;
L_0x6000038cb3e0 .extend/s 16, v0x600003be4990_0;
L_0x6000038cb480 .arith/mult 16, L_0x6000038cb340, L_0x6000038cb3e0;
L_0x6000038cb520 .part L_0x6000038cb480, 15, 1;
LS_0x6000038cb5c0_0_0 .concat [ 1 1 1 1], L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520;
LS_0x6000038cb5c0_0_4 .concat [ 1 1 1 1], L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520;
LS_0x6000038cb5c0_0_8 .concat [ 1 1 1 1], L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520;
LS_0x6000038cb5c0_0_12 .concat [ 1 1 1 1], L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520, L_0x6000038cb520;
L_0x6000038cb5c0 .concat [ 4 4 4 4], LS_0x6000038cb5c0_0_0, LS_0x6000038cb5c0_0_4, LS_0x6000038cb5c0_0_8, LS_0x6000038cb5c0_0_12;
L_0x6000038cb660 .concat [ 16 16 0 0], L_0x6000038cb480, L_0x6000038cb5c0;
S_0x131e04b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x131e0bc10;
 .timescale 0 0;
P_0x600001c93040 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022d8380 .functor AND 1, v0x600003b8a910_0, L_0x6000038cb7a0, C4<1>, C4<1>;
L_0x6000022d87e0 .functor AND 1, L_0x6000038cb980, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022da8b0 .functor OR 1, L_0x6000038cb8e0, L_0x6000022d87e0, C4<0>, C4<0>;
L_0x6000022da920 .functor AND 1, L_0x13809a4a0, L_0x6000022da8b0, C4<1>, C4<1>;
L_0x6000022da990 .functor AND 1, L_0x6000022da920, L_0x6000038cbac0, C4<1>, C4<1>;
v0x600003be5f80_0 .net *"_ivl_0", 3 0, L_0x6000038cb700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be6010_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x600003be60a0_0 .net *"_ivl_13", 0 0, L_0x6000038cb8e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be6130_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x600003be61c0_0 .net *"_ivl_17", 0 0, L_0x6000038cb980;  1 drivers
v0x600003be6250_0 .net *"_ivl_20", 0 0, L_0x6000022d87e0;  1 drivers
v0x600003be62e0_0 .net *"_ivl_22", 0 0, L_0x6000022da8b0;  1 drivers
v0x600003be6370_0 .net *"_ivl_24", 0 0, L_0x6000022da920;  1 drivers
v0x600003be6400_0 .net *"_ivl_25", 31 0, L_0x6000038cba20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be6490_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be6520_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003be65b0_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x600003be6640_0 .net *"_ivl_31", 0 0, L_0x6000038cbac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003be66d0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x600003be6760_0 .net *"_ivl_6", 0 0, L_0x6000038cb7a0;  1 drivers
v0x600003be67f0_0 .net "do_clear", 0 0, L_0x6000022da990;  1 drivers
v0x600003be6880_0 .net "load_weight", 0 0, L_0x6000022d8380;  1 drivers
v0x600003be6910_0 .net "weight_in", 7 0, L_0x6000038cb840;  1 drivers
L_0x6000038cb700 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x138098b98;
L_0x6000038cb7a0 .cmp/eq 4, L_0x6000038cb700, L_0x138098be0;
L_0x6000038cb8e0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098c28;
L_0x6000038cb980 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098c70;
L_0x6000038cba20 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138098cb8;
L_0x6000038cbac0 .cmp/eq 32, L_0x6000038cba20, L_0x138098d00;
S_0x131e04c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e04b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d77c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003be5440_0 .net *"_ivl_11", 0 0, L_0x6000038cbd40;  1 drivers
v0x600003be54d0_0 .net *"_ivl_12", 15 0, L_0x6000038cbde0;  1 drivers
v0x600003be5560_0 .net/s *"_ivl_4", 15 0, L_0x6000038cbb60;  1 drivers
v0x600003be55f0_0 .net/s *"_ivl_6", 15 0, L_0x6000038cbc00;  1 drivers
v0x600003be5680_0 .net/s "a_signed", 7 0, v0x600003be5830_0;  1 drivers
v0x600003be5710_0 .net "act_in", 7 0, v0x600003be4240_0;  alias, 1 drivers
v0x600003be57a0_0 .var "act_out", 7 0;
v0x600003be5830_0 .var "act_reg", 7 0;
v0x600003be58c0_0 .net "clear_acc", 0 0, L_0x6000022da990;  alias, 1 drivers
v0x600003be5950_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be59e0_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be5a70_0 .net "load_weight", 0 0, L_0x6000022d8380;  alias, 1 drivers
v0x600003be5b00_0 .net/s "product", 15 0, L_0x6000038cbca0;  1 drivers
v0x600003be5b90_0 .net/s "product_ext", 31 0, L_0x6000038cbe80;  1 drivers
v0x600003be5c20_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x600003be5cb0_0 .var "psum_out", 31 0;
v0x600003be5d40_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be5dd0_0 .net/s "w_signed", 7 0, v0x600003be5ef0_0;  1 drivers
v0x600003be5e60_0 .net "weight_in", 7 0, L_0x6000038cb840;  alias, 1 drivers
v0x600003be5ef0_0 .var "weight_reg", 7 0;
L_0x6000038cbb60 .extend/s 16, v0x600003be5830_0;
L_0x6000038cbc00 .extend/s 16, v0x600003be5ef0_0;
L_0x6000038cbca0 .arith/mult 16, L_0x6000038cbb60, L_0x6000038cbc00;
L_0x6000038cbd40 .part L_0x6000038cbca0, 15, 1;
LS_0x6000038cbde0_0_0 .concat [ 1 1 1 1], L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40;
LS_0x6000038cbde0_0_4 .concat [ 1 1 1 1], L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40;
LS_0x6000038cbde0_0_8 .concat [ 1 1 1 1], L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40;
LS_0x6000038cbde0_0_12 .concat [ 1 1 1 1], L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40, L_0x6000038cbd40;
L_0x6000038cbde0 .concat [ 4 4 4 4], LS_0x6000038cbde0_0_0, LS_0x6000038cbde0_0_4, LS_0x6000038cbde0_0_8, LS_0x6000038cbde0_0_12;
L_0x6000038cbe80 .concat [ 16 16 0 0], L_0x6000038cbca0, L_0x6000038cbde0;
S_0x131e15d20 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c93340 .param/l "row" 1 7 213, +C4<01>;
S_0x131e15e90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x131e15d20;
 .timescale 0 0;
P_0x600001c933c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022daae0 .functor AND 1, v0x600003b8a910_0, L_0x6000038cfb60, C4<1>, C4<1>;
L_0x6000022dabc0 .functor AND 1, L_0x6000038cfe80, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022dac30 .functor OR 1, L_0x6000038cf7a0, L_0x6000022dabc0, C4<0>, C4<0>;
L_0x6000022daca0 .functor AND 1, L_0x13809a4a0, L_0x6000022dac30, C4<1>, C4<1>;
L_0x6000022dad10 .functor AND 1, L_0x6000022daca0, L_0x6000038cfd40, C4<1>, C4<1>;
v0x600003be74e0_0 .net *"_ivl_0", 2 0, L_0x6000038cbf20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be7570_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x600003be7600_0 .net *"_ivl_13", 0 0, L_0x6000038cf7a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be7690_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x600003be7720_0 .net *"_ivl_17", 0 0, L_0x6000038cfe80;  1 drivers
v0x600003be77b0_0 .net *"_ivl_20", 0 0, L_0x6000022dabc0;  1 drivers
v0x600003be7840_0 .net *"_ivl_22", 0 0, L_0x6000022dac30;  1 drivers
v0x600003be78d0_0 .net *"_ivl_24", 0 0, L_0x6000022daca0;  1 drivers
v0x600003be7960_0 .net *"_ivl_25", 31 0, L_0x6000038cf660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be79f0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be7a80_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003be7b10_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x600003be7ba0_0 .net *"_ivl_31", 0 0, L_0x6000038cfd40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be7c30_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x600003be7cc0_0 .net *"_ivl_6", 0 0, L_0x6000038cfb60;  1 drivers
v0x600003be7d50_0 .net "do_clear", 0 0, L_0x6000022dad10;  1 drivers
v0x600003be7de0_0 .net "load_weight", 0 0, L_0x6000022daae0;  1 drivers
v0x600003be7e70_0 .net "weight_in", 7 0, L_0x6000038cfa20;  1 drivers
L_0x6000038cbf20 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138098d48;
L_0x6000038cfb60 .cmp/eq 3, L_0x6000038cbf20, L_0x138098d90;
L_0x6000038cf7a0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098dd8;
L_0x6000038cfe80 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098e20;
L_0x6000038cf660 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138098e68;
L_0x6000038cfd40 .cmp/eq 32, L_0x6000038cf660, L_0x138098eb0;
S_0x131e98750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e15e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003be69a0_0 .net *"_ivl_11", 0 0, L_0x6000038cfac0;  1 drivers
v0x600003be6a30_0 .net *"_ivl_12", 15 0, L_0x6000038cf2a0;  1 drivers
v0x600003be6ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000038cf520;  1 drivers
v0x600003be6b50_0 .net/s *"_ivl_6", 15 0, L_0x6000038cfc00;  1 drivers
v0x600003be6be0_0 .net/s "a_signed", 7 0, v0x600003be6d90_0;  1 drivers
v0x600003be6c70_0 .net "act_in", 7 0, L_0x6000022d9490;  alias, 1 drivers
v0x600003be6d00_0 .var "act_out", 7 0;
v0x600003be6d90_0 .var "act_reg", 7 0;
v0x600003be6e20_0 .net "clear_acc", 0 0, L_0x6000022dad10;  alias, 1 drivers
v0x600003be6eb0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be6f40_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be6fd0_0 .net "load_weight", 0 0, L_0x6000022daae0;  alias, 1 drivers
v0x600003be7060_0 .net/s "product", 15 0, L_0x6000038cf200;  1 drivers
v0x600003be70f0_0 .net/s "product_ext", 31 0, L_0x6000038cf980;  1 drivers
v0x600003be7180_0 .net "psum_in", 31 0, v0x600003be9c20_0;  alias, 1 drivers
v0x600003be7210_0 .var "psum_out", 31 0;
v0x600003be72a0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be7330_0 .net/s "w_signed", 7 0, v0x600003be7450_0;  1 drivers
v0x600003be73c0_0 .net "weight_in", 7 0, L_0x6000038cfa20;  alias, 1 drivers
v0x600003be7450_0 .var "weight_reg", 7 0;
L_0x6000038cf520 .extend/s 16, v0x600003be6d90_0;
L_0x6000038cfc00 .extend/s 16, v0x600003be7450_0;
L_0x6000038cf200 .arith/mult 16, L_0x6000038cf520, L_0x6000038cfc00;
L_0x6000038cfac0 .part L_0x6000038cf200, 15, 1;
LS_0x6000038cf2a0_0_0 .concat [ 1 1 1 1], L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0;
LS_0x6000038cf2a0_0_4 .concat [ 1 1 1 1], L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0;
LS_0x6000038cf2a0_0_8 .concat [ 1 1 1 1], L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0;
LS_0x6000038cf2a0_0_12 .concat [ 1 1 1 1], L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0, L_0x6000038cfac0;
L_0x6000038cf2a0 .concat [ 4 4 4 4], LS_0x6000038cf2a0_0_0, LS_0x6000038cf2a0_0_4, LS_0x6000038cf2a0_0_8, LS_0x6000038cf2a0_0_12;
L_0x6000038cf980 .concat [ 16 16 0 0], L_0x6000038cf200, L_0x6000038cf2a0;
S_0x131e988c0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x131e15d20;
 .timescale 0 0;
P_0x600001c93000 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022dae60 .functor AND 1, v0x600003b8a910_0, L_0x6000038cf840, C4<1>, C4<1>;
L_0x6000022daed0 .functor AND 1, L_0x6000038cf480, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022daf40 .functor OR 1, L_0x6000038cf700, L_0x6000022daed0, C4<0>, C4<0>;
L_0x6000022dafb0 .functor AND 1, L_0x13809a4a0, L_0x6000022daf40, C4<1>, C4<1>;
L_0x6000022db020 .functor AND 1, L_0x6000022dafb0, L_0x6000038cf0c0, C4<1>, C4<1>;
v0x600003be0ab0_0 .net *"_ivl_0", 2 0, L_0x6000038cf340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be0b40_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x600003be0bd0_0 .net *"_ivl_13", 0 0, L_0x6000038cf700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be0c60_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x600003be0cf0_0 .net *"_ivl_17", 0 0, L_0x6000038cf480;  1 drivers
v0x600003be0d80_0 .net *"_ivl_20", 0 0, L_0x6000022daed0;  1 drivers
v0x600003be0e10_0 .net *"_ivl_22", 0 0, L_0x6000022daf40;  1 drivers
v0x600003be0ea0_0 .net *"_ivl_24", 0 0, L_0x6000022dafb0;  1 drivers
v0x600003be0f30_0 .net *"_ivl_25", 31 0, L_0x6000038cf5c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be0fc0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be1050_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003be10e0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x600003be1170_0 .net *"_ivl_31", 0 0, L_0x6000038cf0c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003be1200_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x600003be1290_0 .net *"_ivl_6", 0 0, L_0x6000038cf840;  1 drivers
v0x600003be1320_0 .net "do_clear", 0 0, L_0x6000022db020;  1 drivers
v0x600003be13b0_0 .net "load_weight", 0 0, L_0x6000022dae60;  1 drivers
v0x600003be1440_0 .net "weight_in", 7 0, L_0x6000038cf3e0;  1 drivers
L_0x6000038cf340 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138098ef8;
L_0x6000038cf840 .cmp/eq 3, L_0x6000038cf340, L_0x138098f40;
L_0x6000038cf700 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098f88;
L_0x6000038cf480 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138098fd0;
L_0x6000038cf5c0 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099018;
L_0x6000038cf0c0 .cmp/eq 32, L_0x6000038cf5c0, L_0x138099060;
S_0x131e92d90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e988c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d78c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003be7f00_0 .net *"_ivl_11", 0 0, L_0x6000038cee40;  1 drivers
v0x600003be0000_0 .net *"_ivl_12", 15 0, L_0x6000038ceee0;  1 drivers
v0x600003be0090_0 .net/s *"_ivl_4", 15 0, L_0x6000038cf160;  1 drivers
v0x600003be0120_0 .net/s *"_ivl_6", 15 0, L_0x6000038cef80;  1 drivers
v0x600003be01b0_0 .net/s "a_signed", 7 0, v0x600003be0360_0;  1 drivers
v0x600003be0240_0 .net "act_in", 7 0, v0x600003be6d00_0;  alias, 1 drivers
v0x600003be02d0_0 .var "act_out", 7 0;
v0x600003be0360_0 .var "act_reg", 7 0;
v0x600003be03f0_0 .net "clear_acc", 0 0, L_0x6000022db020;  alias, 1 drivers
v0x600003be0480_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be0510_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be05a0_0 .net "load_weight", 0 0, L_0x6000022dae60;  alias, 1 drivers
v0x600003be0630_0 .net/s "product", 15 0, L_0x6000038cf020;  1 drivers
v0x600003be06c0_0 .net/s "product_ext", 31 0, L_0x6000038ced00;  1 drivers
v0x600003be0750_0 .net "psum_in", 31 0, v0x600003beb180_0;  alias, 1 drivers
v0x600003be07e0_0 .var "psum_out", 31 0;
v0x600003be0870_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be0900_0 .net/s "w_signed", 7 0, v0x600003be0a20_0;  1 drivers
v0x600003be0990_0 .net "weight_in", 7 0, L_0x6000038cf3e0;  alias, 1 drivers
v0x600003be0a20_0 .var "weight_reg", 7 0;
L_0x6000038cf160 .extend/s 16, v0x600003be0360_0;
L_0x6000038cef80 .extend/s 16, v0x600003be0a20_0;
L_0x6000038cf020 .arith/mult 16, L_0x6000038cf160, L_0x6000038cef80;
L_0x6000038cee40 .part L_0x6000038cf020, 15, 1;
LS_0x6000038ceee0_0_0 .concat [ 1 1 1 1], L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40;
LS_0x6000038ceee0_0_4 .concat [ 1 1 1 1], L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40;
LS_0x6000038ceee0_0_8 .concat [ 1 1 1 1], L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40;
LS_0x6000038ceee0_0_12 .concat [ 1 1 1 1], L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40, L_0x6000038cee40;
L_0x6000038ceee0 .concat [ 4 4 4 4], LS_0x6000038ceee0_0_0, LS_0x6000038ceee0_0_4, LS_0x6000038ceee0_0_8, LS_0x6000038ceee0_0_12;
L_0x6000038ced00 .concat [ 16 16 0 0], L_0x6000038cf020, L_0x6000038ceee0;
S_0x131e92f00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x131e15d20;
 .timescale 0 0;
P_0x600001c93580 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022db170 .functor AND 1, v0x600003b8a910_0, L_0x6000038cebc0, C4<1>, C4<1>;
L_0x6000022dab50 .functor AND 1, L_0x6000038ceb20, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022db1e0 .functor OR 1, L_0x6000038cea80, L_0x6000022dab50, C4<0>, C4<0>;
L_0x6000022db250 .functor AND 1, L_0x13809a4a0, L_0x6000022db1e0, C4<1>, C4<1>;
L_0x6000022db2c0 .functor AND 1, L_0x6000022db250, L_0x6000038ce9e0, C4<1>, C4<1>;
v0x600003be2010_0 .net *"_ivl_0", 3 0, L_0x6000038ceda0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be20a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x600003be2130_0 .net *"_ivl_13", 0 0, L_0x6000038cea80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be21c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x600003be2250_0 .net *"_ivl_17", 0 0, L_0x6000038ceb20;  1 drivers
v0x600003be22e0_0 .net *"_ivl_20", 0 0, L_0x6000022dab50;  1 drivers
v0x600003be2370_0 .net *"_ivl_22", 0 0, L_0x6000022db1e0;  1 drivers
v0x600003be2400_0 .net *"_ivl_24", 0 0, L_0x6000022db250;  1 drivers
v0x600003be2490_0 .net *"_ivl_25", 31 0, L_0x6000038ce940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be2520_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be25b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003be2640_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x600003be26d0_0 .net *"_ivl_31", 0 0, L_0x6000038ce9e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003be2760_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x600003be27f0_0 .net *"_ivl_6", 0 0, L_0x6000038cebc0;  1 drivers
v0x600003be2880_0 .net "do_clear", 0 0, L_0x6000022db2c0;  1 drivers
v0x600003be2910_0 .net "load_weight", 0 0, L_0x6000022db170;  1 drivers
v0x600003be29a0_0 .net "weight_in", 7 0, L_0x6000038cec60;  1 drivers
L_0x6000038ceda0 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x1380990a8;
L_0x6000038cebc0 .cmp/eq 4, L_0x6000038ceda0, L_0x1380990f0;
L_0x6000038cea80 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099138;
L_0x6000038ceb20 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099180;
L_0x6000038ce940 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x1380991c8;
L_0x6000038ce9e0 .cmp/eq 32, L_0x6000038ce940, L_0x138099210;
S_0x131e90740 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e92f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d79c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003be14d0_0 .net *"_ivl_11", 0 0, L_0x6000038ce1c0;  1 drivers
v0x600003be1560_0 .net *"_ivl_12", 15 0, L_0x6000038cdfe0;  1 drivers
v0x600003be15f0_0 .net/s *"_ivl_4", 15 0, L_0x6000038ce620;  1 drivers
v0x600003be1680_0 .net/s *"_ivl_6", 15 0, L_0x6000038ce6c0;  1 drivers
v0x600003be1710_0 .net/s "a_signed", 7 0, v0x600003be18c0_0;  1 drivers
v0x600003be17a0_0 .net "act_in", 7 0, v0x600003be02d0_0;  alias, 1 drivers
v0x600003be1830_0 .var "act_out", 7 0;
v0x600003be18c0_0 .var "act_reg", 7 0;
v0x600003be1950_0 .net "clear_acc", 0 0, L_0x6000022db2c0;  alias, 1 drivers
v0x600003be19e0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be1a70_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be1b00_0 .net "load_weight", 0 0, L_0x6000022db170;  alias, 1 drivers
v0x600003be1b90_0 .net/s "product", 15 0, L_0x6000038ce120;  1 drivers
v0x600003be1c20_0 .net/s "product_ext", 31 0, L_0x6000038ce080;  1 drivers
v0x600003be1cb0_0 .net "psum_in", 31 0, v0x600003be4750_0;  alias, 1 drivers
v0x600003be1d40_0 .var "psum_out", 31 0;
v0x600003be1dd0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be1e60_0 .net/s "w_signed", 7 0, v0x600003be1f80_0;  1 drivers
v0x600003be1ef0_0 .net "weight_in", 7 0, L_0x6000038cec60;  alias, 1 drivers
v0x600003be1f80_0 .var "weight_reg", 7 0;
L_0x6000038ce620 .extend/s 16, v0x600003be18c0_0;
L_0x6000038ce6c0 .extend/s 16, v0x600003be1f80_0;
L_0x6000038ce120 .arith/mult 16, L_0x6000038ce620, L_0x6000038ce6c0;
L_0x6000038ce1c0 .part L_0x6000038ce120, 15, 1;
LS_0x6000038cdfe0_0_0 .concat [ 1 1 1 1], L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0;
LS_0x6000038cdfe0_0_4 .concat [ 1 1 1 1], L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0;
LS_0x6000038cdfe0_0_8 .concat [ 1 1 1 1], L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0;
LS_0x6000038cdfe0_0_12 .concat [ 1 1 1 1], L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0, L_0x6000038ce1c0;
L_0x6000038cdfe0 .concat [ 4 4 4 4], LS_0x6000038cdfe0_0_0, LS_0x6000038cdfe0_0_4, LS_0x6000038cdfe0_0_8, LS_0x6000038cdfe0_0_12;
L_0x6000038ce080 .concat [ 16 16 0 0], L_0x6000038ce120, L_0x6000038cdfe0;
S_0x131e908b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x131e15d20;
 .timescale 0 0;
P_0x600001c93680 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022db410 .functor AND 1, v0x600003b8a910_0, L_0x6000038cdf40, C4<1>, C4<1>;
L_0x6000022db480 .functor AND 1, L_0x6000038cdc20, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022db4f0 .functor OR 1, L_0x6000038cde00, L_0x6000022db480, C4<0>, C4<0>;
L_0x6000022db560 .functor AND 1, L_0x13809a4a0, L_0x6000022db4f0, C4<1>, C4<1>;
L_0x6000022db5d0 .functor AND 1, L_0x6000022db560, L_0x6000038cdae0, C4<1>, C4<1>;
v0x600003be3570_0 .net *"_ivl_0", 3 0, L_0x6000038cdea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003be3600_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x600003be3690_0 .net *"_ivl_13", 0 0, L_0x6000038cde00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003be3720_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x600003be37b0_0 .net *"_ivl_17", 0 0, L_0x6000038cdc20;  1 drivers
v0x600003be3840_0 .net *"_ivl_20", 0 0, L_0x6000022db480;  1 drivers
v0x600003be38d0_0 .net *"_ivl_22", 0 0, L_0x6000022db4f0;  1 drivers
v0x600003be3960_0 .net *"_ivl_24", 0 0, L_0x6000022db560;  1 drivers
v0x600003be39f0_0 .net *"_ivl_25", 31 0, L_0x6000038cdcc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be3a80_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be3b10_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003be3ba0_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x600003be3c30_0 .net *"_ivl_31", 0 0, L_0x6000038cdae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003be3cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x600003be3d50_0 .net *"_ivl_6", 0 0, L_0x6000038cdf40;  1 drivers
v0x600003be3de0_0 .net "do_clear", 0 0, L_0x6000022db5d0;  1 drivers
v0x600003be3e70_0 .net "load_weight", 0 0, L_0x6000022db410;  1 drivers
v0x600003be3f00_0 .net "weight_in", 7 0, L_0x6000038cdd60;  1 drivers
L_0x6000038cdea0 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x138099258;
L_0x6000038cdf40 .cmp/eq 4, L_0x6000038cdea0, L_0x1380992a0;
L_0x6000038cde00 .cmp/eq 3, v0x600003bf0ab0_0, L_0x1380992e8;
L_0x6000038cdc20 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099330;
L_0x6000038cdcc0 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099378;
L_0x6000038cdae0 .cmp/eq 32, L_0x6000038cdcc0, L_0x1380993c0;
S_0x131e8e0f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e908b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d76c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003be2a30_0 .net *"_ivl_11", 0 0, L_0x6000038cd860;  1 drivers
v0x600003be2ac0_0 .net *"_ivl_12", 15 0, L_0x6000038cd900;  1 drivers
v0x600003be2b50_0 .net/s *"_ivl_4", 15 0, L_0x6000038cdb80;  1 drivers
v0x600003be2be0_0 .net/s *"_ivl_6", 15 0, L_0x6000038cd9a0;  1 drivers
v0x600003be2c70_0 .net/s "a_signed", 7 0, v0x600003be2e20_0;  1 drivers
v0x600003be2d00_0 .net "act_in", 7 0, v0x600003be1830_0;  alias, 1 drivers
v0x600003be2d90_0 .var "act_out", 7 0;
v0x600003be2e20_0 .var "act_reg", 7 0;
v0x600003be2eb0_0 .net "clear_acc", 0 0, L_0x6000022db5d0;  alias, 1 drivers
v0x600003be2f40_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003be2fd0_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003be3060_0 .net "load_weight", 0 0, L_0x6000022db410;  alias, 1 drivers
v0x600003be30f0_0 .net/s "product", 15 0, L_0x6000038cda40;  1 drivers
v0x600003be3180_0 .net/s "product_ext", 31 0, L_0x6000038cd720;  1 drivers
v0x600003be3210_0 .net "psum_in", 31 0, v0x600003be5cb0_0;  alias, 1 drivers
v0x600003be32a0_0 .var "psum_out", 31 0;
v0x600003be3330_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003be33c0_0 .net/s "w_signed", 7 0, v0x600003be34e0_0;  1 drivers
v0x600003be3450_0 .net "weight_in", 7 0, L_0x6000038cdd60;  alias, 1 drivers
v0x600003be34e0_0 .var "weight_reg", 7 0;
L_0x6000038cdb80 .extend/s 16, v0x600003be2e20_0;
L_0x6000038cd9a0 .extend/s 16, v0x600003be34e0_0;
L_0x6000038cda40 .arith/mult 16, L_0x6000038cdb80, L_0x6000038cd9a0;
L_0x6000038cd860 .part L_0x6000038cda40, 15, 1;
LS_0x6000038cd900_0_0 .concat [ 1 1 1 1], L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860;
LS_0x6000038cd900_0_4 .concat [ 1 1 1 1], L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860;
LS_0x6000038cd900_0_8 .concat [ 1 1 1 1], L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860;
LS_0x6000038cd900_0_12 .concat [ 1 1 1 1], L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860, L_0x6000038cd860;
L_0x6000038cd900 .concat [ 4 4 4 4], LS_0x6000038cd900_0_0, LS_0x6000038cd900_0_4, LS_0x6000038cd900_0_8, LS_0x6000038cd900_0_12;
L_0x6000038cd720 .concat [ 16 16 0 0], L_0x6000038cda40, L_0x6000038cd900;
S_0x131e8e260 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c93780 .param/l "row" 1 7 213, +C4<010>;
S_0x131e8baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x131e8e260;
 .timescale 0 0;
P_0x600001c93800 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022db720 .functor AND 1, v0x600003b8a910_0, L_0x6000038cd5e0, C4<1>, C4<1>;
L_0x6000022db790 .functor AND 1, L_0x6000038cd540, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022db800 .functor OR 1, L_0x6000038cd4a0, L_0x6000022db790, C4<0>, C4<0>;
L_0x6000022db870 .functor AND 1, L_0x13809a4a0, L_0x6000022db800, C4<1>, C4<1>;
L_0x6000022db8e0 .functor AND 1, L_0x6000022db870, L_0x6000038cd400, C4<1>, C4<1>;
v0x600003bfcb40_0 .net *"_ivl_0", 2 0, L_0x6000038cd7c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bfcbd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x600003bfcc60_0 .net *"_ivl_13", 0 0, L_0x6000038cd4a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bfccf0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x600003bfcd80_0 .net *"_ivl_17", 0 0, L_0x6000038cd540;  1 drivers
v0x600003bfce10_0 .net *"_ivl_20", 0 0, L_0x6000022db790;  1 drivers
v0x600003bfcea0_0 .net *"_ivl_22", 0 0, L_0x6000022db800;  1 drivers
v0x600003bfcf30_0 .net *"_ivl_24", 0 0, L_0x6000022db870;  1 drivers
v0x600003bfcfc0_0 .net *"_ivl_25", 31 0, L_0x6000038cd360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfd050_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfd0e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bfd170_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x600003bfd200_0 .net *"_ivl_31", 0 0, L_0x6000038cd400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bfd290_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x600003bfd320_0 .net *"_ivl_6", 0 0, L_0x6000038cd5e0;  1 drivers
v0x600003bfd3b0_0 .net "do_clear", 0 0, L_0x6000022db8e0;  1 drivers
v0x600003bfd440_0 .net "load_weight", 0 0, L_0x6000022db720;  1 drivers
v0x600003bfd4d0_0 .net "weight_in", 7 0, L_0x6000038cd680;  1 drivers
L_0x6000038cd7c0 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138099408;
L_0x6000038cd5e0 .cmp/eq 3, L_0x6000038cd7c0, L_0x138099450;
L_0x6000038cd4a0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099498;
L_0x6000038cd540 .cmp/eq 3, v0x600003bf0ab0_0, L_0x1380994e0;
L_0x6000038cd360 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099528;
L_0x6000038cd400 .cmp/eq 32, L_0x6000038cd360, L_0x138099570;
S_0x131e8bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e8baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bfc000_0 .net *"_ivl_11", 0 0, L_0x6000038cd180;  1 drivers
v0x600003bfc090_0 .net *"_ivl_12", 15 0, L_0x6000038ccfa0;  1 drivers
v0x600003bfc120_0 .net/s *"_ivl_4", 15 0, L_0x6000038cd220;  1 drivers
v0x600003bfc1b0_0 .net/s *"_ivl_6", 15 0, L_0x6000038cd2c0;  1 drivers
v0x600003bfc240_0 .net/s "a_signed", 7 0, v0x600003bfc3f0_0;  1 drivers
v0x600003bfc2d0_0 .net "act_in", 7 0, L_0x6000022d9500;  alias, 1 drivers
v0x600003bfc360_0 .var "act_out", 7 0;
v0x600003bfc3f0_0 .var "act_reg", 7 0;
v0x600003bfc480_0 .net "clear_acc", 0 0, L_0x6000022db8e0;  alias, 1 drivers
v0x600003bfc510_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bfc5a0_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bfc630_0 .net "load_weight", 0 0, L_0x6000022db720;  alias, 1 drivers
v0x600003bfc6c0_0 .net/s "product", 15 0, L_0x6000038cd0e0;  1 drivers
v0x600003bfc750_0 .net/s "product_ext", 31 0, L_0x6000038cd040;  1 drivers
v0x600003bfc7e0_0 .net "psum_in", 31 0, v0x600003be7210_0;  alias, 1 drivers
v0x600003bfc870_0 .var "psum_out", 31 0;
v0x600003bfc900_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bfc990_0 .net/s "w_signed", 7 0, v0x600003bfcab0_0;  1 drivers
v0x600003bfca20_0 .net "weight_in", 7 0, L_0x6000038cd680;  alias, 1 drivers
v0x600003bfcab0_0 .var "weight_reg", 7 0;
L_0x6000038cd220 .extend/s 16, v0x600003bfc3f0_0;
L_0x6000038cd2c0 .extend/s 16, v0x600003bfcab0_0;
L_0x6000038cd0e0 .arith/mult 16, L_0x6000038cd220, L_0x6000038cd2c0;
L_0x6000038cd180 .part L_0x6000038cd0e0, 15, 1;
LS_0x6000038ccfa0_0_0 .concat [ 1 1 1 1], L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180;
LS_0x6000038ccfa0_0_4 .concat [ 1 1 1 1], L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180;
LS_0x6000038ccfa0_0_8 .concat [ 1 1 1 1], L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180;
LS_0x6000038ccfa0_0_12 .concat [ 1 1 1 1], L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180, L_0x6000038cd180;
L_0x6000038ccfa0 .concat [ 4 4 4 4], LS_0x6000038ccfa0_0_0, LS_0x6000038ccfa0_0_4, LS_0x6000038ccfa0_0_8, LS_0x6000038ccfa0_0_12;
L_0x6000038cd040 .concat [ 16 16 0 0], L_0x6000038cd0e0, L_0x6000038ccfa0;
S_0x131e89450 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x131e8e260;
 .timescale 0 0;
P_0x600001c93900 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022dba30 .functor AND 1, v0x600003b8a910_0, L_0x6000038ccf00, C4<1>, C4<1>;
L_0x6000022dbaa0 .functor AND 1, L_0x6000038ccbe0, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022dbb10 .functor OR 1, L_0x6000038ccdc0, L_0x6000022dbaa0, C4<0>, C4<0>;
L_0x6000022dbb80 .functor AND 1, L_0x13809a4a0, L_0x6000022dbb10, C4<1>, C4<1>;
L_0x6000022dbbf0 .functor AND 1, L_0x6000022dbb80, L_0x6000038ccaa0, C4<1>, C4<1>;
v0x600003bfe0a0_0 .net *"_ivl_0", 2 0, L_0x6000038cce60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bfe130_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x600003bfe1c0_0 .net *"_ivl_13", 0 0, L_0x6000038ccdc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bfe250_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x600003bfe2e0_0 .net *"_ivl_17", 0 0, L_0x6000038ccbe0;  1 drivers
v0x600003bfe370_0 .net *"_ivl_20", 0 0, L_0x6000022dbaa0;  1 drivers
v0x600003bfe400_0 .net *"_ivl_22", 0 0, L_0x6000022dbb10;  1 drivers
v0x600003bfe490_0 .net *"_ivl_24", 0 0, L_0x6000022dbb80;  1 drivers
v0x600003bfe520_0 .net *"_ivl_25", 31 0, L_0x6000038ccc80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfe5b0_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfe640_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bfe6d0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x600003bfe760_0 .net *"_ivl_31", 0 0, L_0x6000038ccaa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bfe7f0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x600003bfe880_0 .net *"_ivl_6", 0 0, L_0x6000038ccf00;  1 drivers
v0x600003bfe910_0 .net "do_clear", 0 0, L_0x6000022dbbf0;  1 drivers
v0x600003bfe9a0_0 .net "load_weight", 0 0, L_0x6000022dba30;  1 drivers
v0x600003bfea30_0 .net "weight_in", 7 0, L_0x6000038ccd20;  1 drivers
L_0x6000038cce60 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x1380995b8;
L_0x6000038ccf00 .cmp/eq 3, L_0x6000038cce60, L_0x138099600;
L_0x6000038ccdc0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099648;
L_0x6000038ccbe0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099690;
L_0x6000038ccc80 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x1380996d8;
L_0x6000038ccaa0 .cmp/eq 32, L_0x6000038ccc80, L_0x138099720;
S_0x131e895c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e89450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bfd560_0 .net *"_ivl_11", 0 0, L_0x6000038ce4e0;  1 drivers
v0x600003bfd5f0_0 .net *"_ivl_12", 15 0, L_0x6000038ce580;  1 drivers
v0x600003bfd680_0 .net/s *"_ivl_4", 15 0, L_0x6000038ccb40;  1 drivers
v0x600003bfd710_0 .net/s *"_ivl_6", 15 0, L_0x6000038cc960;  1 drivers
v0x600003bfd7a0_0 .net/s "a_signed", 7 0, v0x600003bfd950_0;  1 drivers
v0x600003bfd830_0 .net "act_in", 7 0, v0x600003bfc360_0;  alias, 1 drivers
v0x600003bfd8c0_0 .var "act_out", 7 0;
v0x600003bfd950_0 .var "act_reg", 7 0;
v0x600003bfd9e0_0 .net "clear_acc", 0 0, L_0x6000022dbbf0;  alias, 1 drivers
v0x600003bfda70_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bfdb00_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bfdb90_0 .net "load_weight", 0 0, L_0x6000022dba30;  alias, 1 drivers
v0x600003bfdc20_0 .net/s "product", 15 0, L_0x6000038cca00;  1 drivers
v0x600003bfdcb0_0 .net/s "product_ext", 31 0, L_0x6000038ce3a0;  1 drivers
v0x600003bfdd40_0 .net "psum_in", 31 0, v0x600003be07e0_0;  alias, 1 drivers
v0x600003bfddd0_0 .var "psum_out", 31 0;
v0x600003bfde60_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bfdef0_0 .net/s "w_signed", 7 0, v0x600003bfe010_0;  1 drivers
v0x600003bfdf80_0 .net "weight_in", 7 0, L_0x6000038ccd20;  alias, 1 drivers
v0x600003bfe010_0 .var "weight_reg", 7 0;
L_0x6000038ccb40 .extend/s 16, v0x600003bfd950_0;
L_0x6000038cc960 .extend/s 16, v0x600003bfe010_0;
L_0x6000038cca00 .arith/mult 16, L_0x6000038ccb40, L_0x6000038cc960;
L_0x6000038ce4e0 .part L_0x6000038cca00, 15, 1;
LS_0x6000038ce580_0_0 .concat [ 1 1 1 1], L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0;
LS_0x6000038ce580_0_4 .concat [ 1 1 1 1], L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0;
LS_0x6000038ce580_0_8 .concat [ 1 1 1 1], L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0;
LS_0x6000038ce580_0_12 .concat [ 1 1 1 1], L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0, L_0x6000038ce4e0;
L_0x6000038ce580 .concat [ 4 4 4 4], LS_0x6000038ce580_0_0, LS_0x6000038ce580_0_4, LS_0x6000038ce580_0_8, LS_0x6000038ce580_0_12;
L_0x6000038ce3a0 .concat [ 16 16 0 0], L_0x6000038cca00, L_0x6000038ce580;
S_0x131e86e00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x131e8e260;
 .timescale 0 0;
P_0x600001c93a00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022dbd40 .functor AND 1, v0x600003b8a910_0, L_0x6000038ce260, C4<1>, C4<1>;
L_0x6000022dbdb0 .functor AND 1, L_0x6000038cc820, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022dbe20 .functor OR 1, L_0x6000038cc6e0, L_0x6000022dbdb0, C4<0>, C4<0>;
L_0x6000022dbe90 .functor AND 1, L_0x13809a4a0, L_0x6000022dbe20, C4<1>, C4<1>;
L_0x6000022dbf00 .functor AND 1, L_0x6000022dbe90, L_0x6000038cf8e0, C4<1>, C4<1>;
v0x600003bff600_0 .net *"_ivl_0", 3 0, L_0x6000038ce440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bff690_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x600003bff720_0 .net *"_ivl_13", 0 0, L_0x6000038cc6e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bff7b0_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x600003bff840_0 .net *"_ivl_17", 0 0, L_0x6000038cc820;  1 drivers
v0x600003bff8d0_0 .net *"_ivl_20", 0 0, L_0x6000022dbdb0;  1 drivers
v0x600003bff960_0 .net *"_ivl_22", 0 0, L_0x6000022dbe20;  1 drivers
v0x600003bff9f0_0 .net *"_ivl_24", 0 0, L_0x6000022dbe90;  1 drivers
v0x600003bffa80_0 .net *"_ivl_25", 31 0, L_0x6000038cc8c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bffb10_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bffba0_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bffc30_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x600003bffcc0_0 .net *"_ivl_31", 0 0, L_0x6000038cf8e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003bffd50_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x600003bffde0_0 .net *"_ivl_6", 0 0, L_0x6000038ce260;  1 drivers
v0x600003bffe70_0 .net "do_clear", 0 0, L_0x6000022dbf00;  1 drivers
v0x600003bfff00_0 .net "load_weight", 0 0, L_0x6000022dbd40;  1 drivers
v0x600003bf8000_0 .net "weight_in", 7 0, L_0x6000038ce300;  1 drivers
L_0x6000038ce440 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x138099768;
L_0x6000038ce260 .cmp/eq 4, L_0x6000038ce440, L_0x1380997b0;
L_0x6000038cc6e0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x1380997f8;
L_0x6000038cc820 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099840;
L_0x6000038cc8c0 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099888;
L_0x6000038cf8e0 .cmp/eq 32, L_0x6000038cc8c0, L_0x1380998d0;
S_0x131e86f70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e86e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bfeac0_0 .net *"_ivl_11", 0 0, L_0x6000038c41e0;  1 drivers
v0x600003bfeb50_0 .net *"_ivl_12", 15 0, L_0x6000038c4280;  1 drivers
v0x600003bfebe0_0 .net/s *"_ivl_4", 15 0, L_0x6000038c4000;  1 drivers
v0x600003bfec70_0 .net/s *"_ivl_6", 15 0, L_0x6000038c40a0;  1 drivers
v0x600003bfed00_0 .net/s "a_signed", 7 0, v0x600003bfeeb0_0;  1 drivers
v0x600003bfed90_0 .net "act_in", 7 0, v0x600003bfd8c0_0;  alias, 1 drivers
v0x600003bfee20_0 .var "act_out", 7 0;
v0x600003bfeeb0_0 .var "act_reg", 7 0;
v0x600003bfef40_0 .net "clear_acc", 0 0, L_0x6000022dbf00;  alias, 1 drivers
v0x600003bfefd0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bff060_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bff0f0_0 .net "load_weight", 0 0, L_0x6000022dbd40;  alias, 1 drivers
v0x600003bff180_0 .net/s "product", 15 0, L_0x6000038c4140;  1 drivers
v0x600003bff210_0 .net/s "product_ext", 31 0, L_0x6000038c4320;  1 drivers
v0x600003bff2a0_0 .net "psum_in", 31 0, v0x600003be1d40_0;  alias, 1 drivers
v0x600003bff330_0 .var "psum_out", 31 0;
v0x600003bff3c0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bff450_0 .net/s "w_signed", 7 0, v0x600003bff570_0;  1 drivers
v0x600003bff4e0_0 .net "weight_in", 7 0, L_0x6000038ce300;  alias, 1 drivers
v0x600003bff570_0 .var "weight_reg", 7 0;
L_0x6000038c4000 .extend/s 16, v0x600003bfeeb0_0;
L_0x6000038c40a0 .extend/s 16, v0x600003bff570_0;
L_0x6000038c4140 .arith/mult 16, L_0x6000038c4000, L_0x6000038c40a0;
L_0x6000038c41e0 .part L_0x6000038c4140, 15, 1;
LS_0x6000038c4280_0_0 .concat [ 1 1 1 1], L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0;
LS_0x6000038c4280_0_4 .concat [ 1 1 1 1], L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0;
LS_0x6000038c4280_0_8 .concat [ 1 1 1 1], L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0;
LS_0x6000038c4280_0_12 .concat [ 1 1 1 1], L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0, L_0x6000038c41e0;
L_0x6000038c4280 .concat [ 4 4 4 4], LS_0x6000038c4280_0_0, LS_0x6000038c4280_0_4, LS_0x6000038c4280_0_8, LS_0x6000038c4280_0_12;
L_0x6000038c4320 .concat [ 16 16 0 0], L_0x6000038c4140, L_0x6000038c4280;
S_0x131e847b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x131e8e260;
 .timescale 0 0;
P_0x600001c93b00 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022dfa30 .functor AND 1, v0x600003b8a910_0, L_0x6000038c4460, C4<1>, C4<1>;
L_0x6000022df5d0 .functor AND 1, L_0x6000038c4640, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022df170 .functor OR 1, L_0x6000038c45a0, L_0x6000022df5d0, C4<0>, C4<0>;
L_0x6000022ded10 .functor AND 1, L_0x13809a4a0, L_0x6000022df170, C4<1>, C4<1>;
L_0x6000022de8b0 .functor AND 1, L_0x6000022ded10, L_0x6000038c4780, C4<1>, C4<1>;
v0x600003bf8bd0_0 .net *"_ivl_0", 3 0, L_0x6000038c43c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bf8c60_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x600003bf8cf0_0 .net *"_ivl_13", 0 0, L_0x6000038c45a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bf8d80_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x600003bf8e10_0 .net *"_ivl_17", 0 0, L_0x6000038c4640;  1 drivers
v0x600003bf8ea0_0 .net *"_ivl_20", 0 0, L_0x6000022df5d0;  1 drivers
v0x600003bf8f30_0 .net *"_ivl_22", 0 0, L_0x6000022df170;  1 drivers
v0x600003bf8fc0_0 .net *"_ivl_24", 0 0, L_0x6000022ded10;  1 drivers
v0x600003bf9050_0 .net *"_ivl_25", 31 0, L_0x6000038c46e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf90e0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf9170_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bf9200_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x600003bf9290_0 .net *"_ivl_31", 0 0, L_0x6000038c4780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003bf9320_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x600003bf93b0_0 .net *"_ivl_6", 0 0, L_0x6000038c4460;  1 drivers
v0x600003bf9440_0 .net "do_clear", 0 0, L_0x6000022de8b0;  1 drivers
v0x600003bf94d0_0 .net "load_weight", 0 0, L_0x6000022dfa30;  1 drivers
v0x600003bf9560_0 .net "weight_in", 7 0, L_0x6000038c4500;  1 drivers
L_0x6000038c43c0 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x138099918;
L_0x6000038c4460 .cmp/eq 4, L_0x6000038c43c0, L_0x138099960;
L_0x6000038c45a0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x1380999a8;
L_0x6000038c4640 .cmp/eq 3, v0x600003bf0ab0_0, L_0x1380999f0;
L_0x6000038c46e0 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099a38;
L_0x6000038c4780 .cmp/eq 32, L_0x6000038c46e0, L_0x138099a80;
S_0x131e84920 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e847b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bf8090_0 .net *"_ivl_11", 0 0, L_0x6000038c4a00;  1 drivers
v0x600003bf8120_0 .net *"_ivl_12", 15 0, L_0x6000038c4aa0;  1 drivers
v0x600003bf81b0_0 .net/s *"_ivl_4", 15 0, L_0x6000038c4820;  1 drivers
v0x600003bf8240_0 .net/s *"_ivl_6", 15 0, L_0x6000038c48c0;  1 drivers
v0x600003bf82d0_0 .net/s "a_signed", 7 0, v0x600003bf8480_0;  1 drivers
v0x600003bf8360_0 .net "act_in", 7 0, v0x600003bfee20_0;  alias, 1 drivers
v0x600003bf83f0_0 .var "act_out", 7 0;
v0x600003bf8480_0 .var "act_reg", 7 0;
v0x600003bf8510_0 .net "clear_acc", 0 0, L_0x6000022de8b0;  alias, 1 drivers
v0x600003bf85a0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf8630_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bf86c0_0 .net "load_weight", 0 0, L_0x6000022dfa30;  alias, 1 drivers
v0x600003bf8750_0 .net/s "product", 15 0, L_0x6000038c4960;  1 drivers
v0x600003bf87e0_0 .net/s "product_ext", 31 0, L_0x6000038c4b40;  1 drivers
v0x600003bf8870_0 .net "psum_in", 31 0, v0x600003be32a0_0;  alias, 1 drivers
v0x600003bf8900_0 .var "psum_out", 31 0;
v0x600003bf8990_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bf8a20_0 .net/s "w_signed", 7 0, v0x600003bf8b40_0;  1 drivers
v0x600003bf8ab0_0 .net "weight_in", 7 0, L_0x6000038c4500;  alias, 1 drivers
v0x600003bf8b40_0 .var "weight_reg", 7 0;
L_0x6000038c4820 .extend/s 16, v0x600003bf8480_0;
L_0x6000038c48c0 .extend/s 16, v0x600003bf8b40_0;
L_0x6000038c4960 .arith/mult 16, L_0x6000038c4820, L_0x6000038c48c0;
L_0x6000038c4a00 .part L_0x6000038c4960, 15, 1;
LS_0x6000038c4aa0_0_0 .concat [ 1 1 1 1], L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00;
LS_0x6000038c4aa0_0_4 .concat [ 1 1 1 1], L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00;
LS_0x6000038c4aa0_0_8 .concat [ 1 1 1 1], L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00;
LS_0x6000038c4aa0_0_12 .concat [ 1 1 1 1], L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00, L_0x6000038c4a00;
L_0x6000038c4aa0 .concat [ 4 4 4 4], LS_0x6000038c4aa0_0_0, LS_0x6000038c4aa0_0_4, LS_0x6000038c4aa0_0_8, LS_0x6000038c4aa0_0_12;
L_0x6000038c4b40 .concat [ 16 16 0 0], L_0x6000038c4960, L_0x6000038c4aa0;
S_0x131e82160 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001c93c00 .param/l "row" 1 7 213, +C4<011>;
S_0x131e822d0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x131e82160;
 .timescale 0 0;
P_0x600001c93c80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022ddb90 .functor AND 1, v0x600003b8a910_0, L_0x6000038c4c80, C4<1>, C4<1>;
L_0x6000022dd730 .functor AND 1, L_0x6000038c4e60, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022dd2d0 .functor OR 1, L_0x6000038c4dc0, L_0x6000022dd730, C4<0>, C4<0>;
L_0x6000022dce70 .functor AND 1, L_0x13809a4a0, L_0x6000022dd2d0, C4<1>, C4<1>;
L_0x6000022dca10 .functor AND 1, L_0x6000022dce70, L_0x6000038c4fa0, C4<1>, C4<1>;
v0x600003bfa130_0 .net *"_ivl_0", 2 0, L_0x6000038c4be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bfa1c0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x600003bfa250_0 .net *"_ivl_13", 0 0, L_0x6000038c4dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bfa2e0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x600003bfa370_0 .net *"_ivl_17", 0 0, L_0x6000038c4e60;  1 drivers
v0x600003bfa400_0 .net *"_ivl_20", 0 0, L_0x6000022dd730;  1 drivers
v0x600003bfa490_0 .net *"_ivl_22", 0 0, L_0x6000022dd2d0;  1 drivers
v0x600003bfa520_0 .net *"_ivl_24", 0 0, L_0x6000022dce70;  1 drivers
v0x600003bfa5b0_0 .net *"_ivl_25", 31 0, L_0x6000038c4f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfa640_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfa6d0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bfa760_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x600003bfa7f0_0 .net *"_ivl_31", 0 0, L_0x6000038c4fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bfa880_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x600003bfa910_0 .net *"_ivl_6", 0 0, L_0x6000038c4c80;  1 drivers
v0x600003bfa9a0_0 .net "do_clear", 0 0, L_0x6000022dca10;  1 drivers
v0x600003bfaa30_0 .net "load_weight", 0 0, L_0x6000022ddb90;  1 drivers
v0x600003bfaac0_0 .net "weight_in", 7 0, L_0x6000038c4d20;  1 drivers
L_0x6000038c4be0 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138099ac8;
L_0x6000038c4c80 .cmp/eq 3, L_0x6000038c4be0, L_0x138099b10;
L_0x6000038c4dc0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099b58;
L_0x6000038c4e60 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099ba0;
L_0x6000038c4f00 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099be8;
L_0x6000038c4fa0 .cmp/eq 32, L_0x6000038c4f00, L_0x138099c30;
S_0x131e7fb10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e822d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bf95f0_0 .net *"_ivl_11", 0 0, L_0x6000038c5220;  1 drivers
v0x600003bf9680_0 .net *"_ivl_12", 15 0, L_0x6000038c52c0;  1 drivers
v0x600003bf9710_0 .net/s *"_ivl_4", 15 0, L_0x6000038c5040;  1 drivers
v0x600003bf97a0_0 .net/s *"_ivl_6", 15 0, L_0x6000038c50e0;  1 drivers
v0x600003bf9830_0 .net/s "a_signed", 7 0, v0x600003bf99e0_0;  1 drivers
v0x600003bf98c0_0 .net "act_in", 7 0, L_0x6000022d93b0;  alias, 1 drivers
v0x600003bf9950_0 .var "act_out", 7 0;
v0x600003bf99e0_0 .var "act_reg", 7 0;
v0x600003bf9a70_0 .net "clear_acc", 0 0, L_0x6000022dca10;  alias, 1 drivers
v0x600003bf9b00_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf9b90_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bf9c20_0 .net "load_weight", 0 0, L_0x6000022ddb90;  alias, 1 drivers
v0x600003bf9cb0_0 .net/s "product", 15 0, L_0x6000038c5180;  1 drivers
v0x600003bf9d40_0 .net/s "product_ext", 31 0, L_0x6000038c5360;  1 drivers
v0x600003bf9dd0_0 .net "psum_in", 31 0, v0x600003bfc870_0;  alias, 1 drivers
v0x600003bf9e60_0 .var "psum_out", 31 0;
v0x600003bf9ef0_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bf9f80_0 .net/s "w_signed", 7 0, v0x600003bfa0a0_0;  1 drivers
v0x600003bfa010_0 .net "weight_in", 7 0, L_0x6000038c4d20;  alias, 1 drivers
v0x600003bfa0a0_0 .var "weight_reg", 7 0;
L_0x6000038c5040 .extend/s 16, v0x600003bf99e0_0;
L_0x6000038c50e0 .extend/s 16, v0x600003bfa0a0_0;
L_0x6000038c5180 .arith/mult 16, L_0x6000038c5040, L_0x6000038c50e0;
L_0x6000038c5220 .part L_0x6000038c5180, 15, 1;
LS_0x6000038c52c0_0_0 .concat [ 1 1 1 1], L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220;
LS_0x6000038c52c0_0_4 .concat [ 1 1 1 1], L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220;
LS_0x6000038c52c0_0_8 .concat [ 1 1 1 1], L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220;
LS_0x6000038c52c0_0_12 .concat [ 1 1 1 1], L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220, L_0x6000038c5220;
L_0x6000038c52c0 .concat [ 4 4 4 4], LS_0x6000038c52c0_0_0, LS_0x6000038c52c0_0_4, LS_0x6000038c52c0_0_8, LS_0x6000038c52c0_0_12;
L_0x6000038c5360 .concat [ 16 16 0 0], L_0x6000038c5180, L_0x6000038c52c0;
S_0x131e7fc80 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x131e82160;
 .timescale 0 0;
P_0x600001c93d80 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022c3cd0 .functor AND 1, v0x600003b8a910_0, L_0x6000038c54a0, C4<1>, C4<1>;
L_0x6000022c3c60 .functor AND 1, L_0x6000038c5680, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022c3bf0 .functor OR 1, L_0x6000038c55e0, L_0x6000022c3c60, C4<0>, C4<0>;
L_0x6000022c3b80 .functor AND 1, L_0x13809a4a0, L_0x6000022c3bf0, C4<1>, C4<1>;
L_0x6000022c3aa0 .functor AND 1, L_0x6000022c3b80, L_0x6000038c57c0, C4<1>, C4<1>;
v0x600003bfb690_0 .net *"_ivl_0", 2 0, L_0x6000038c5400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bfb720_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x600003bfb7b0_0 .net *"_ivl_13", 0 0, L_0x6000038c55e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bfb840_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x600003bfb8d0_0 .net *"_ivl_17", 0 0, L_0x6000038c5680;  1 drivers
v0x600003bfb960_0 .net *"_ivl_20", 0 0, L_0x6000022c3c60;  1 drivers
v0x600003bfb9f0_0 .net *"_ivl_22", 0 0, L_0x6000022c3bf0;  1 drivers
v0x600003bfba80_0 .net *"_ivl_24", 0 0, L_0x6000022c3b80;  1 drivers
v0x600003bfbb10_0 .net *"_ivl_25", 31 0, L_0x6000038c5720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfbba0_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bfbc30_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bfbcc0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x600003bfbd50_0 .net *"_ivl_31", 0 0, L_0x6000038c57c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bfbde0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x600003bfbe70_0 .net *"_ivl_6", 0 0, L_0x6000038c54a0;  1 drivers
v0x600003bfbf00_0 .net "do_clear", 0 0, L_0x6000022c3aa0;  1 drivers
v0x600003bf4000_0 .net "load_weight", 0 0, L_0x6000022c3cd0;  1 drivers
v0x600003bf4090_0 .net "weight_in", 7 0, L_0x6000038c5540;  1 drivers
L_0x6000038c5400 .concat [ 2 1 0 0], v0x600003b8a880_0, L_0x138099c78;
L_0x6000038c54a0 .cmp/eq 3, L_0x6000038c5400, L_0x138099cc0;
L_0x6000038c55e0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099d08;
L_0x6000038c5680 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099d50;
L_0x6000038c5720 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099d98;
L_0x6000038c57c0 .cmp/eq 32, L_0x6000038c5720, L_0x138099de0;
S_0x131e7d4c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e7fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bfab50_0 .net *"_ivl_11", 0 0, L_0x6000038c5a40;  1 drivers
v0x600003bfabe0_0 .net *"_ivl_12", 15 0, L_0x6000038c5ae0;  1 drivers
v0x600003bfac70_0 .net/s *"_ivl_4", 15 0, L_0x6000038c5860;  1 drivers
v0x600003bfad00_0 .net/s *"_ivl_6", 15 0, L_0x6000038c5900;  1 drivers
v0x600003bfad90_0 .net/s "a_signed", 7 0, v0x600003bfaf40_0;  1 drivers
v0x600003bfae20_0 .net "act_in", 7 0, v0x600003bf9950_0;  alias, 1 drivers
v0x600003bfaeb0_0 .var "act_out", 7 0;
v0x600003bfaf40_0 .var "act_reg", 7 0;
v0x600003bfafd0_0 .net "clear_acc", 0 0, L_0x6000022c3aa0;  alias, 1 drivers
v0x600003bfb060_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bfb0f0_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bfb180_0 .net "load_weight", 0 0, L_0x6000022c3cd0;  alias, 1 drivers
v0x600003bfb210_0 .net/s "product", 15 0, L_0x6000038c59a0;  1 drivers
v0x600003bfb2a0_0 .net/s "product_ext", 31 0, L_0x6000038c5b80;  1 drivers
v0x600003bfb330_0 .net "psum_in", 31 0, v0x600003bfddd0_0;  alias, 1 drivers
v0x600003bfb3c0_0 .var "psum_out", 31 0;
v0x600003bfb450_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bfb4e0_0 .net/s "w_signed", 7 0, v0x600003bfb600_0;  1 drivers
v0x600003bfb570_0 .net "weight_in", 7 0, L_0x6000038c5540;  alias, 1 drivers
v0x600003bfb600_0 .var "weight_reg", 7 0;
L_0x6000038c5860 .extend/s 16, v0x600003bfaf40_0;
L_0x6000038c5900 .extend/s 16, v0x600003bfb600_0;
L_0x6000038c59a0 .arith/mult 16, L_0x6000038c5860, L_0x6000038c5900;
L_0x6000038c5a40 .part L_0x6000038c59a0, 15, 1;
LS_0x6000038c5ae0_0_0 .concat [ 1 1 1 1], L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40;
LS_0x6000038c5ae0_0_4 .concat [ 1 1 1 1], L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40;
LS_0x6000038c5ae0_0_8 .concat [ 1 1 1 1], L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40;
LS_0x6000038c5ae0_0_12 .concat [ 1 1 1 1], L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40, L_0x6000038c5a40;
L_0x6000038c5ae0 .concat [ 4 4 4 4], LS_0x6000038c5ae0_0_0, LS_0x6000038c5ae0_0_4, LS_0x6000038c5ae0_0_8, LS_0x6000038c5ae0_0_12;
L_0x6000038c5b80 .concat [ 16 16 0 0], L_0x6000038c59a0, L_0x6000038c5ae0;
S_0x131e7d630 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x131e82160;
 .timescale 0 0;
P_0x600001c93e80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022d4070 .functor AND 1, v0x600003b8a910_0, L_0x6000038c5cc0, C4<1>, C4<1>;
L_0x6000022d40e0 .functor AND 1, L_0x6000038c5ea0, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022d4150 .functor OR 1, L_0x6000038c5e00, L_0x6000022d40e0, C4<0>, C4<0>;
L_0x6000022d41c0 .functor AND 1, L_0x13809a4a0, L_0x6000022d4150, C4<1>, C4<1>;
L_0x6000022d4230 .functor AND 1, L_0x6000022d41c0, L_0x6000038c5fe0, C4<1>, C4<1>;
v0x600003bf4c60_0 .net *"_ivl_0", 3 0, L_0x6000038c5c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bf4cf0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x600003bf4d80_0 .net *"_ivl_13", 0 0, L_0x6000038c5e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bf4e10_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x600003bf4ea0_0 .net *"_ivl_17", 0 0, L_0x6000038c5ea0;  1 drivers
v0x600003bf4f30_0 .net *"_ivl_20", 0 0, L_0x6000022d40e0;  1 drivers
v0x600003bf4fc0_0 .net *"_ivl_22", 0 0, L_0x6000022d4150;  1 drivers
v0x600003bf5050_0 .net *"_ivl_24", 0 0, L_0x6000022d41c0;  1 drivers
v0x600003bf50e0_0 .net *"_ivl_25", 31 0, L_0x6000038c5f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf5170_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf5200_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bf5290_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x600003bf5320_0 .net *"_ivl_31", 0 0, L_0x6000038c5fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003bf53b0_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x600003bf5440_0 .net *"_ivl_6", 0 0, L_0x6000038c5cc0;  1 drivers
v0x600003bf54d0_0 .net "do_clear", 0 0, L_0x6000022d4230;  1 drivers
v0x600003bf5560_0 .net "load_weight", 0 0, L_0x6000022d4070;  1 drivers
v0x600003bf55f0_0 .net "weight_in", 7 0, L_0x6000038c5d60;  1 drivers
L_0x6000038c5c20 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x138099e28;
L_0x6000038c5cc0 .cmp/eq 4, L_0x6000038c5c20, L_0x138099e70;
L_0x6000038c5e00 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099eb8;
L_0x6000038c5ea0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x138099f00;
L_0x6000038c5f40 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x138099f48;
L_0x6000038c5fe0 .cmp/eq 32, L_0x6000038c5f40, L_0x138099f90;
S_0x131e7ae70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e7d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bf4120_0 .net *"_ivl_11", 0 0, L_0x6000038c6260;  1 drivers
v0x600003bf41b0_0 .net *"_ivl_12", 15 0, L_0x6000038c6300;  1 drivers
v0x600003bf4240_0 .net/s *"_ivl_4", 15 0, L_0x6000038c6080;  1 drivers
v0x600003bf42d0_0 .net/s *"_ivl_6", 15 0, L_0x6000038c6120;  1 drivers
v0x600003bf4360_0 .net/s "a_signed", 7 0, v0x600003bf4510_0;  1 drivers
v0x600003bf43f0_0 .net "act_in", 7 0, v0x600003bfaeb0_0;  alias, 1 drivers
v0x600003bf4480_0 .var "act_out", 7 0;
v0x600003bf4510_0 .var "act_reg", 7 0;
v0x600003bf45a0_0 .net "clear_acc", 0 0, L_0x6000022d4230;  alias, 1 drivers
v0x600003bf4630_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf46c0_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bf4750_0 .net "load_weight", 0 0, L_0x6000022d4070;  alias, 1 drivers
v0x600003bf47e0_0 .net/s "product", 15 0, L_0x6000038c61c0;  1 drivers
v0x600003bf4870_0 .net/s "product_ext", 31 0, L_0x6000038c63a0;  1 drivers
v0x600003bf4900_0 .net "psum_in", 31 0, v0x600003bff330_0;  alias, 1 drivers
v0x600003bf4990_0 .var "psum_out", 31 0;
v0x600003bf4a20_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bf4ab0_0 .net/s "w_signed", 7 0, v0x600003bf4bd0_0;  1 drivers
v0x600003bf4b40_0 .net "weight_in", 7 0, L_0x6000038c5d60;  alias, 1 drivers
v0x600003bf4bd0_0 .var "weight_reg", 7 0;
L_0x6000038c6080 .extend/s 16, v0x600003bf4510_0;
L_0x6000038c6120 .extend/s 16, v0x600003bf4bd0_0;
L_0x6000038c61c0 .arith/mult 16, L_0x6000038c6080, L_0x6000038c6120;
L_0x6000038c6260 .part L_0x6000038c61c0, 15, 1;
LS_0x6000038c6300_0_0 .concat [ 1 1 1 1], L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260;
LS_0x6000038c6300_0_4 .concat [ 1 1 1 1], L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260;
LS_0x6000038c6300_0_8 .concat [ 1 1 1 1], L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260;
LS_0x6000038c6300_0_12 .concat [ 1 1 1 1], L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260, L_0x6000038c6260;
L_0x6000038c6300 .concat [ 4 4 4 4], LS_0x6000038c6300_0_0, LS_0x6000038c6300_0_4, LS_0x6000038c6300_0_8, LS_0x6000038c6300_0_12;
L_0x6000038c63a0 .concat [ 16 16 0 0], L_0x6000038c61c0, L_0x6000038c6300;
S_0x131e7afe0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x131e82160;
 .timescale 0 0;
P_0x600001c93f80 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022d4380 .functor AND 1, v0x600003b8a910_0, L_0x6000038c64e0, C4<1>, C4<1>;
L_0x6000022d43f0 .functor AND 1, L_0x6000038c66c0, v0x600003b893b0_0, C4<1>, C4<1>;
L_0x6000022d4460 .functor OR 1, L_0x6000038c6620, L_0x6000022d43f0, C4<0>, C4<0>;
L_0x6000022d44d0 .functor AND 1, L_0x13809a4a0, L_0x6000022d4460, C4<1>, C4<1>;
L_0x6000022d4540 .functor AND 1, L_0x6000022d44d0, L_0x6000038c6800, C4<1>, C4<1>;
v0x600003bf61c0_0 .net *"_ivl_0", 3 0, L_0x6000038c6440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bf6250_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x600003bf62e0_0 .net *"_ivl_13", 0 0, L_0x6000038c6620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bf6370_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x600003bf6400_0 .net *"_ivl_17", 0 0, L_0x6000038c66c0;  1 drivers
v0x600003bf6490_0 .net *"_ivl_20", 0 0, L_0x6000022d43f0;  1 drivers
v0x600003bf6520_0 .net *"_ivl_22", 0 0, L_0x6000022d4460;  1 drivers
v0x600003bf65b0_0 .net *"_ivl_24", 0 0, L_0x6000022d44d0;  1 drivers
v0x600003bf6640_0 .net *"_ivl_25", 31 0, L_0x6000038c6760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf66d0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf6760_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bf67f0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x600003bf6880_0 .net *"_ivl_31", 0 0, L_0x6000038c6800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003bf6910_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x600003bf69a0_0 .net *"_ivl_6", 0 0, L_0x6000038c64e0;  1 drivers
v0x600003bf6a30_0 .net "do_clear", 0 0, L_0x6000022d4540;  1 drivers
v0x600003bf6ac0_0 .net "load_weight", 0 0, L_0x6000022d4380;  1 drivers
v0x600003bf6b50_0 .net "weight_in", 7 0, L_0x6000038c6580;  1 drivers
L_0x6000038c6440 .concat [ 2 2 0 0], v0x600003b8a880_0, L_0x138099fd8;
L_0x6000038c64e0 .cmp/eq 4, L_0x6000038c6440, L_0x13809a020;
L_0x6000038c6620 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a068;
L_0x6000038c66c0 .cmp/eq 3, v0x600003bf0ab0_0, L_0x13809a0b0;
L_0x6000038c6760 .concat [ 16 16 0 0], v0x600003bf01b0_0, L_0x13809a0f8;
L_0x6000038c6800 .cmp/eq 32, L_0x6000038c6760, L_0x13809a140;
S_0x131e73b80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131e7afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027d7c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027d7cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bf5680_0 .net *"_ivl_11", 0 0, L_0x6000038c6a80;  1 drivers
v0x600003bf5710_0 .net *"_ivl_12", 15 0, L_0x6000038c6b20;  1 drivers
v0x600003bf57a0_0 .net/s *"_ivl_4", 15 0, L_0x6000038c68a0;  1 drivers
v0x600003bf5830_0 .net/s *"_ivl_6", 15 0, L_0x6000038c6940;  1 drivers
v0x600003bf58c0_0 .net/s "a_signed", 7 0, v0x600003bf5a70_0;  1 drivers
v0x600003bf5950_0 .net "act_in", 7 0, v0x600003bf4480_0;  alias, 1 drivers
v0x600003bf59e0_0 .var "act_out", 7 0;
v0x600003bf5a70_0 .var "act_reg", 7 0;
v0x600003bf5b00_0 .net "clear_acc", 0 0, L_0x6000022d4540;  alias, 1 drivers
v0x600003bf5b90_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf5c20_0 .net "enable", 0 0, L_0x6000022d4d20;  alias, 1 drivers
v0x600003bf5cb0_0 .net "load_weight", 0 0, L_0x6000022d4380;  alias, 1 drivers
v0x600003bf5d40_0 .net/s "product", 15 0, L_0x6000038c69e0;  1 drivers
v0x600003bf5dd0_0 .net/s "product_ext", 31 0, L_0x6000038c6bc0;  1 drivers
v0x600003bf5e60_0 .net "psum_in", 31 0, v0x600003bf8900_0;  alias, 1 drivers
v0x600003bf5ef0_0 .var "psum_out", 31 0;
v0x600003bf5f80_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bf6010_0 .net/s "w_signed", 7 0, v0x600003bf6130_0;  1 drivers
v0x600003bf60a0_0 .net "weight_in", 7 0, L_0x6000038c6580;  alias, 1 drivers
v0x600003bf6130_0 .var "weight_reg", 7 0;
L_0x6000038c68a0 .extend/s 16, v0x600003bf5a70_0;
L_0x6000038c6940 .extend/s 16, v0x600003bf6130_0;
L_0x6000038c69e0 .arith/mult 16, L_0x6000038c68a0, L_0x6000038c6940;
L_0x6000038c6a80 .part L_0x6000038c69e0, 15, 1;
LS_0x6000038c6b20_0_0 .concat [ 1 1 1 1], L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80;
LS_0x6000038c6b20_0_4 .concat [ 1 1 1 1], L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80;
LS_0x6000038c6b20_0_8 .concat [ 1 1 1 1], L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80;
LS_0x6000038c6b20_0_12 .concat [ 1 1 1 1], L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80, L_0x6000038c6a80;
L_0x6000038c6b20 .concat [ 4 4 4 4], LS_0x6000038c6b20_0_0, LS_0x6000038c6b20_0_4, LS_0x6000038c6b20_0_8, LS_0x6000038c6b20_0_12;
L_0x6000038c6bc0 .concat [ 16 16 0 0], L_0x6000038c69e0, L_0x6000038c6b20;
S_0x131e73cf0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac040 .param/l "row" 1 7 198, +C4<00>;
L_0x6000022d95e0 .functor BUFZ 8, v0x600003be8990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x131e71530 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac0c0 .param/l "row" 1 7 198, +C4<01>;
L_0x6000022d9490 .functor BUFZ 8, v0x600003be8c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x131e716a0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac140 .param/l "row" 1 7 198, +C4<010>;
L_0x6000022d9500 .functor BUFZ 8, v0x600003be8f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x131e6eee0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac1c0 .param/l "row" 1 7 198, +C4<011>;
L_0x6000022d93b0 .functor BUFZ 8, v0x600003be9200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x131e6f050 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac240 .param/l "col" 1 7 279, +C4<00>;
L_0x6000022d4a10 .functor BUFZ 32, v0x600003be8630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bf6be0_0 .net *"_ivl_2", 31 0, L_0x6000022d4a10;  1 drivers
S_0x131ea9440 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac2c0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000022d4a80 .functor BUFZ 32, v0x600003be8750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bf6c70_0 .net *"_ivl_2", 31 0, L_0x6000022d4a80;  1 drivers
S_0x131ea95b0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac340 .param/l "col" 1 7 279, +C4<010>;
L_0x6000022d4af0 .functor BUFZ 32, v0x600003be8870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bf6d00_0 .net *"_ivl_2", 31 0, L_0x6000022d4af0;  1 drivers
S_0x131ea7e90 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac3c0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000022d4b60 .functor BUFZ 32, L_0x6000022d49a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bf6d90_0 .net *"_ivl_2", 31 0, L_0x6000022d4b60;  1 drivers
S_0x131ea8000 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac440 .param/l "col" 1 7 206, +C4<00>;
S_0x131e9ae60 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac4c0 .param/l "col" 1 7 206, +C4<01>;
S_0x131e9afd0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac540 .param/l "col" 1 7 206, +C4<010>;
S_0x131e9b140 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x131e91c90;
 .timescale 0 0;
P_0x600001cac5c0 .param/l "col" 1 7 206, +C4<011>;
S_0x131e6a5c0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x131e6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x131e6a730 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x131e6a770 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x131e6a7b0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x131e6a7f0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x131e6a830 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x131e6a870 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000022d5b20 .functor BUFZ 256, v0x600003bf34e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d5b90 .functor BUFZ 256, v0x600003b8c090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d5c00 .functor BUFZ 256, v0x600003bf2e20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600003bf2400_0 .var/i "b", 31 0;
v0x600003bf2490 .array "bank_addr", 3 0, 7 0;
v0x600003bf2520_0 .net "bank_dma", 1 0, L_0x6000038c28a0;  1 drivers
v0x600003bf25b0_0 .var "bank_dma_d", 1 0;
v0x600003bf2640_0 .net "bank_mxu_a", 1 0, L_0x6000038c26c0;  1 drivers
v0x600003bf26d0_0 .var "bank_mxu_a_d", 1 0;
v0x600003bf2760_0 .net "bank_mxu_o", 1 0, L_0x6000038c2760;  1 drivers
v0x600003bf27f0_0 .net "bank_mxu_w", 1 0, L_0x6000038c2620;  1 drivers
v0x600003bf2880_0 .var "bank_mxu_w_d", 1 0;
v0x600003bf2910 .array "bank_rdata", 3 0;
v0x600003bf2910_0 .net v0x600003bf2910 0, 255 0, v0x600003bf1050_0; 1 drivers
v0x600003bf2910_1 .net v0x600003bf2910 1, 255 0, v0x600003bf1560_0; 1 drivers
v0x600003bf2910_2 .net v0x600003bf2910 2, 255 0, v0x600003bf1a70_0; 1 drivers
v0x600003bf2910_3 .net v0x600003bf2910 3, 255 0, v0x600003bf1f80_0; 1 drivers
v0x600003bf29a0_0 .var "bank_re", 3 0;
v0x600003bf2a30_0 .net "bank_vpu", 1 0, L_0x6000038c2800;  1 drivers
v0x600003bf2ac0_0 .var "bank_vpu_d", 1 0;
v0x600003bf2b50 .array "bank_wdata", 3 0, 255 0;
v0x600003bf2be0_0 .var "bank_we", 3 0;
v0x600003bf2c70_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf2d00_0 .net "dma_addr", 19 0, v0x600003becea0_0;  alias, 1 drivers
v0x600003bf2d90_0 .net "dma_rdata", 255 0, L_0x6000022d5c00;  alias, 1 drivers
v0x600003bf2e20_0 .var "dma_rdata_reg", 255 0;
v0x600003bf2eb0_0 .net "dma_re", 0 0, L_0x6000022d55e0;  alias, 1 drivers
v0x600003bf2f40_0 .net "dma_ready", 0 0, L_0x6000038c2ee0;  alias, 1 drivers
v0x600003bf2fd0_0 .net "dma_wdata", 255 0, L_0x6000022d5500;  alias, 1 drivers
v0x600003bf3060_0 .net "dma_we", 0 0, L_0x6000022d5570;  alias, 1 drivers
v0x600003bf30f0_0 .var "grant_dma", 3 0;
v0x600003bf3180_0 .var "grant_mxu_a", 3 0;
v0x600003bf3210_0 .var "grant_mxu_o", 3 0;
v0x600003bf32a0_0 .var "grant_mxu_w", 3 0;
v0x600003bf3330_0 .var "grant_vpu", 3 0;
v0x600003bf33c0_0 .net "mxu_a_addr", 19 0, L_0x6000038c7980;  alias, 1 drivers
v0x600003bf3450_0 .net "mxu_a_rdata", 255 0, L_0x6000022d5b20;  alias, 1 drivers
v0x600003bf34e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003bf3570_0 .net "mxu_a_re", 0 0, L_0x6000038c7a20;  alias, 1 drivers
v0x600003bf3600_0 .net "mxu_a_ready", 0 0, L_0x6000038c2da0;  alias, 1 drivers
v0x600003bf3690_0 .net "mxu_o_addr", 19 0, L_0x6000038c7c00;  alias, 1 drivers
v0x600003bf3720_0 .net "mxu_o_ready", 0 0, L_0x6000038c2e40;  alias, 1 drivers
v0x600003bf37b0_0 .net "mxu_o_wdata", 255 0, L_0x6000038c7de0;  alias, 1 drivers
v0x600003bf3840_0 .net "mxu_o_we", 0 0, L_0x6000022d4fc0;  alias, 1 drivers
v0x600003bf38d0_0 .net "mxu_w_addr", 19 0, L_0x6000038c7700;  alias, 1 drivers
v0x600003bf3960_0 .net "mxu_w_rdata", 255 0, v0x600003bf39f0_0;  alias, 1 drivers
v0x600003bf39f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003bf3a80_0 .net "mxu_w_re", 0 0, L_0x6000038c77a0;  alias, 1 drivers
v0x600003bf3b10_0 .net "mxu_w_ready", 0 0, L_0x6000038c2c60;  alias, 1 drivers
v0x600003bf3ba0_0 .var "req_dma", 3 0;
v0x600003bf3c30_0 .var "req_mxu_a", 3 0;
v0x600003bf3cc0_0 .var "req_mxu_o", 3 0;
v0x600003bf3d50_0 .var "req_mxu_w", 3 0;
v0x600003bf3de0_0 .var "req_vpu", 3 0;
v0x600003bf3e70_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003bf3f00_0 .net "vpu_addr", 19 0, v0x600003b8d680_0;  alias, 1 drivers
v0x600003b8c000_0 .net "vpu_rdata", 255 0, L_0x6000022d5b90;  alias, 1 drivers
v0x600003b8c090_0 .var "vpu_rdata_reg", 255 0;
v0x600003b8c120_0 .net "vpu_re", 0 0, L_0x6000022d53b0;  alias, 1 drivers
v0x600003b8c1b0_0 .net "vpu_ready", 0 0, L_0x6000038c2d00;  alias, 1 drivers
v0x600003b8c240_0 .net "vpu_wdata", 255 0, L_0x6000022d52d0;  alias, 1 drivers
v0x600003b8c2d0_0 .net "vpu_we", 0 0, L_0x6000022d5340;  alias, 1 drivers
v0x600003b8c360_0 .net "word_dma", 7 0, L_0x6000038c2bc0;  1 drivers
v0x600003b8c3f0_0 .net "word_mxu_a", 7 0, L_0x6000038c29e0;  1 drivers
v0x600003b8c480_0 .net "word_mxu_o", 7 0, L_0x6000038c2a80;  1 drivers
v0x600003b8c510_0 .net "word_mxu_w", 7 0, L_0x6000038c2940;  1 drivers
v0x600003b8c5a0_0 .net "word_vpu", 7 0, L_0x6000038c2b20;  1 drivers
E_0x600001cacdc0/0 .event anyedge, v0x600003bf2880_0, v0x600003bf1050_0, v0x600003bf1560_0, v0x600003bf1a70_0;
E_0x600001cacdc0/1 .event anyedge, v0x600003bf1f80_0, v0x600003bf26d0_0, v0x600003bf2ac0_0, v0x600003bf25b0_0;
E_0x600001cacdc0 .event/or E_0x600001cacdc0/0, E_0x600001cacdc0/1;
E_0x600001cace40/0 .event anyedge, v0x600003bf3d50_0, v0x600003bf3c30_0, v0x600003bf3cc0_0, v0x600003bf3de0_0;
E_0x600001cace40/1 .event anyedge, v0x600003bf3ba0_0, v0x600003bf32a0_0, v0x600003b8c510_0, v0x600003bf3180_0;
E_0x600001cace40/2 .event anyedge, v0x600003b8c3f0_0, v0x600003bf3210_0, v0x600003b8c480_0, v0x600003bf37b0_0;
E_0x600001cace40/3 .event anyedge, v0x600003bf3330_0, v0x600003b8c5a0_0, v0x600003b8c240_0, v0x600003b8c2d0_0;
E_0x600001cace40/4 .event anyedge, v0x600003b8c120_0, v0x600003bf30f0_0, v0x600003b8c360_0, v0x600003bed170_0;
E_0x600001cace40/5 .event anyedge, v0x600003bed290_0, v0x600003becfc0_0;
E_0x600001cace40 .event/or E_0x600001cace40/0, E_0x600001cace40/1, E_0x600001cace40/2, E_0x600001cace40/3, E_0x600001cace40/4, E_0x600001cace40/5;
E_0x600001cace80/0 .event anyedge, v0x600003bf3a80_0, v0x600003bf27f0_0, v0x600003bf3570_0, v0x600003bf2640_0;
E_0x600001cace80/1 .event anyedge, v0x600003bf3840_0, v0x600003bf2760_0, v0x600003b8c2d0_0, v0x600003b8c120_0;
E_0x600001cace80/2 .event anyedge, v0x600003bf2a30_0, v0x600003bed290_0, v0x600003becfc0_0, v0x600003bf2520_0;
E_0x600001cace80 .event/or E_0x600001cace80/0, E_0x600001cace80/1, E_0x600001cace80/2;
L_0x6000038c2120 .part v0x600003bf2be0_0, 0, 1;
L_0x6000038c21c0 .part v0x600003bf29a0_0, 0, 1;
L_0x6000038c2260 .part v0x600003bf2be0_0, 1, 1;
L_0x6000038c2300 .part v0x600003bf29a0_0, 1, 1;
L_0x6000038c23a0 .part v0x600003bf2be0_0, 2, 1;
L_0x6000038c2440 .part v0x600003bf29a0_0, 2, 1;
L_0x6000038c24e0 .part v0x600003bf2be0_0, 3, 1;
L_0x6000038c2580 .part v0x600003bf29a0_0, 3, 1;
L_0x6000038c2620 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000038c7700 (v0x600003bf21c0_0) S_0x131e9bf20;
L_0x6000038c26c0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000038c7980 (v0x600003bf21c0_0) S_0x131e9bf20;
L_0x6000038c2760 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000038c7c00 (v0x600003bf21c0_0) S_0x131e9bf20;
L_0x6000038c2800 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600003b8d680_0 (v0x600003bf21c0_0) S_0x131e9bf20;
L_0x6000038c28a0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600003becea0_0 (v0x600003bf21c0_0) S_0x131e9bf20;
L_0x6000038c2940 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000038c7700 (v0x600003bf22e0_0) S_0x131e9c090;
L_0x6000038c29e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000038c7980 (v0x600003bf22e0_0) S_0x131e9c090;
L_0x6000038c2a80 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000038c7c00 (v0x600003bf22e0_0) S_0x131e9c090;
L_0x6000038c2b20 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600003b8d680_0 (v0x600003bf22e0_0) S_0x131e9c090;
L_0x6000038c2bc0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600003becea0_0 (v0x600003bf22e0_0) S_0x131e9c090;
L_0x6000038c2c60 .part/v v0x600003bf32a0_0, L_0x6000038c2620, 1;
L_0x6000038c2da0 .part/v v0x600003bf3180_0, L_0x6000038c26c0, 1;
L_0x6000038c2e40 .part/v v0x600003bf3210_0, L_0x6000038c2760, 1;
L_0x6000038c2d00 .part/v v0x600003bf3330_0, L_0x6000038c2800, 1;
L_0x6000038c2ee0 .part/v v0x600003bf30f0_0, L_0x6000038c28a0, 1;
S_0x131e6b6e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x131e6a5c0;
 .timescale 0 0;
P_0x600001cacec0 .param/l "i" 1 9 184, +C4<00>;
S_0x131e6b850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x131e6b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027d7180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027d71c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bf2490_0 .array/port v0x600003bf2490, 0;
v0x600003bf0e10_0 .net "addr", 7 0, v0x600003bf2490_0;  1 drivers
v0x600003bf0ea0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf0f30_0 .var/i "i", 31 0;
v0x600003bf0fc0 .array "mem", 255 0, 255 0;
v0x600003bf1050_0 .var "rdata", 255 0;
v0x600003bf10e0_0 .net "re", 0 0, L_0x6000038c21c0;  1 drivers
v0x600003bf2b50_0 .array/port v0x600003bf2b50, 0;
v0x600003bf1170_0 .net "wdata", 255 0, v0x600003bf2b50_0;  1 drivers
v0x600003bf1200_0 .net "we", 0 0, L_0x6000038c2120;  1 drivers
E_0x600001cacfc0 .event posedge, v0x600003bec3f0_0;
S_0x131ea18d0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x131e6a5c0;
 .timescale 0 0;
P_0x600001cad040 .param/l "i" 1 9 184, +C4<01>;
S_0x131ea1a40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x131ea18d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027d7d00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027d7d40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bf2490_1 .array/port v0x600003bf2490, 1;
v0x600003bf1320_0 .net "addr", 7 0, v0x600003bf2490_1;  1 drivers
v0x600003bf13b0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf1440_0 .var/i "i", 31 0;
v0x600003bf14d0 .array "mem", 255 0, 255 0;
v0x600003bf1560_0 .var "rdata", 255 0;
v0x600003bf15f0_0 .net "re", 0 0, L_0x6000038c2300;  1 drivers
v0x600003bf2b50_1 .array/port v0x600003bf2b50, 1;
v0x600003bf1680_0 .net "wdata", 255 0, v0x600003bf2b50_1;  1 drivers
v0x600003bf1710_0 .net "we", 0 0, L_0x6000038c2260;  1 drivers
S_0x131ea1bb0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x131e6a5c0;
 .timescale 0 0;
P_0x600001cad180 .param/l "i" 1 9 184, +C4<010>;
S_0x131e9bad0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x131ea1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027d7d80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027d7dc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bf2490_2 .array/port v0x600003bf2490, 2;
v0x600003bf1830_0 .net "addr", 7 0, v0x600003bf2490_2;  1 drivers
v0x600003bf18c0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf1950_0 .var/i "i", 31 0;
v0x600003bf19e0 .array "mem", 255 0, 255 0;
v0x600003bf1a70_0 .var "rdata", 255 0;
v0x600003bf1b00_0 .net "re", 0 0, L_0x6000038c2440;  1 drivers
v0x600003bf2b50_2 .array/port v0x600003bf2b50, 2;
v0x600003bf1b90_0 .net "wdata", 255 0, v0x600003bf2b50_2;  1 drivers
v0x600003bf1c20_0 .net "we", 0 0, L_0x6000038c23a0;  1 drivers
S_0x131e9bc40 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x131e6a5c0;
 .timescale 0 0;
P_0x600001cad2c0 .param/l "i" 1 9 184, +C4<011>;
S_0x131e9bdb0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x131e9bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027d7e00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027d7e40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bf2490_3 .array/port v0x600003bf2490, 3;
v0x600003bf1d40_0 .net "addr", 7 0, v0x600003bf2490_3;  1 drivers
v0x600003bf1dd0_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003bf1e60_0 .var/i "i", 31 0;
v0x600003bf1ef0 .array "mem", 255 0, 255 0;
v0x600003bf1f80_0 .var "rdata", 255 0;
v0x600003bf2010_0 .net "re", 0 0, L_0x6000038c2580;  1 drivers
v0x600003bf2b50_3 .array/port v0x600003bf2b50, 3;
v0x600003bf20a0_0 .net "wdata", 255 0, v0x600003bf2b50_3;  1 drivers
v0x600003bf2130_0 .net "we", 0 0, L_0x6000038c24e0;  1 drivers
S_0x131e9bf20 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x131e6a5c0;
 .timescale 0 0;
v0x600003bf21c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x131e9bf20
TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003bf21c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003bf21c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x131e9c090 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x131e6a5c0;
 .timescale 0 0;
v0x600003bf22e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x131e9c090
TD_tb_e2e_multi_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x600003bf22e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x131e9c400 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x131e6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x132010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x132010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x132010080 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x1320100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x132010100 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x132010140 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x132010180 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x1320101c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x132010200 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x132010240 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x132010280 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x1320102c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x132010300 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x132010340 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x132010380 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x1320103c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x132010400 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x132010440 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x132010480 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x1320104c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x132010500 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x132010540 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x132010580 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x1320105c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x132010600 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x132010640 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x132010680 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x1320106c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x132010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000022d5110 .functor BUFZ 256, L_0x6000038c17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d5180 .functor BUFZ 256, L_0x6000038c1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d51f0 .functor BUFZ 1, v0x600003b8cf30_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d52d0 .functor BUFZ 256, v0x600003b8d9e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022d5340 .functor BUFZ 1, v0x600003b8db00_0, C4<0>, C4<0>, C4<0>;
L_0x6000022d53b0 .functor BUFZ 1, v0x600003b8d830_0, C4<0>, C4<0>, C4<0>;
v0x600003b8c630_0 .net *"_ivl_48", 255 0, L_0x6000038c17c0;  1 drivers
v0x600003b8c6c0_0 .net *"_ivl_50", 6 0, L_0x6000038c1860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003b8c750_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x600003b8c7e0_0 .net *"_ivl_56", 255 0, L_0x6000038c1900;  1 drivers
v0x600003b8c870_0 .net *"_ivl_58", 6 0, L_0x6000038c19a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003b8c900_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003b8c990_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x600003b8ca20_0 .var "addr_reg", 19 0;
v0x600003b8cab0_0 .var "alu_result", 255 0;
v0x600003b8cb40_0 .net "clk", 0 0, v0x600003b8b450_0;  alias, 1 drivers
v0x600003b8cbd0_0 .net "cmd", 127 0, v0x600003be8360_0;  alias, 1 drivers
v0x600003b8cc60_0 .net "cmd_done", 0 0, L_0x6000022d51f0;  alias, 1 drivers
v0x600003b8ccf0_0 .net "cmd_ready", 0 0, L_0x6000038c1a40;  alias, 1 drivers
v0x600003b8cd80_0 .var "cmd_reg", 127 0;
v0x600003b8ce10_0 .net "cmd_valid", 0 0, L_0x6000022d9b20;  alias, 1 drivers
v0x600003b8cea0_0 .net "count", 15 0, L_0x6000038c1720;  1 drivers
v0x600003b8cf30_0 .var "done_reg", 0 0;
v0x600003b8cfc0_0 .var "elem_count", 15 0;
v0x600003b8d050_0 .net "imm", 15 0, L_0x6000038c15e0;  1 drivers
v0x600003b8d0e0_0 .var/i "lane", 31 0;
v0x600003b8d170 .array "lane_a", 15 0;
v0x600003b8d170_0 .net v0x600003b8d170 0, 15 0, L_0x6000038c7f20; 1 drivers
v0x600003b8d170_1 .net v0x600003b8d170 1, 15 0, L_0x6000038c0000; 1 drivers
v0x600003b8d170_2 .net v0x600003b8d170 2, 15 0, L_0x6000038c0140; 1 drivers
v0x600003b8d170_3 .net v0x600003b8d170 3, 15 0, L_0x6000038c0280; 1 drivers
v0x600003b8d170_4 .net v0x600003b8d170 4, 15 0, L_0x6000038c03c0; 1 drivers
v0x600003b8d170_5 .net v0x600003b8d170 5, 15 0, L_0x6000038c0500; 1 drivers
v0x600003b8d170_6 .net v0x600003b8d170 6, 15 0, L_0x6000038c0640; 1 drivers
v0x600003b8d170_7 .net v0x600003b8d170 7, 15 0, L_0x6000038c0780; 1 drivers
v0x600003b8d170_8 .net v0x600003b8d170 8, 15 0, L_0x6000038c08c0; 1 drivers
v0x600003b8d170_9 .net v0x600003b8d170 9, 15 0, L_0x6000038c0a00; 1 drivers
v0x600003b8d170_10 .net v0x600003b8d170 10, 15 0, L_0x6000038c0be0; 1 drivers
v0x600003b8d170_11 .net v0x600003b8d170 11, 15 0, L_0x6000038c0c80; 1 drivers
v0x600003b8d170_12 .net v0x600003b8d170 12, 15 0, L_0x6000038c0dc0; 1 drivers
v0x600003b8d170_13 .net v0x600003b8d170 13, 15 0, L_0x6000038c0f00; 1 drivers
v0x600003b8d170_14 .net v0x600003b8d170 14, 15 0, L_0x6000038c1040; 1 drivers
v0x600003b8d170_15 .net v0x600003b8d170 15, 15 0, L_0x6000038c1180; 1 drivers
v0x600003b8d200 .array "lane_b", 15 0;
v0x600003b8d200_0 .net v0x600003b8d200 0, 15 0, L_0x6000038cc640; 1 drivers
v0x600003b8d200_1 .net v0x600003b8d200 1, 15 0, L_0x6000038c00a0; 1 drivers
v0x600003b8d200_2 .net v0x600003b8d200 2, 15 0, L_0x6000038c01e0; 1 drivers
v0x600003b8d200_3 .net v0x600003b8d200 3, 15 0, L_0x6000038c0320; 1 drivers
v0x600003b8d200_4 .net v0x600003b8d200 4, 15 0, L_0x6000038c0460; 1 drivers
v0x600003b8d200_5 .net v0x600003b8d200 5, 15 0, L_0x6000038c05a0; 1 drivers
v0x600003b8d200_6 .net v0x600003b8d200 6, 15 0, L_0x6000038c06e0; 1 drivers
v0x600003b8d200_7 .net v0x600003b8d200 7, 15 0, L_0x6000038c0820; 1 drivers
v0x600003b8d200_8 .net v0x600003b8d200 8, 15 0, L_0x6000038c0960; 1 drivers
v0x600003b8d200_9 .net v0x600003b8d200 9, 15 0, L_0x6000038c0b40; 1 drivers
v0x600003b8d200_10 .net v0x600003b8d200 10, 15 0, L_0x6000038c0aa0; 1 drivers
v0x600003b8d200_11 .net v0x600003b8d200 11, 15 0, L_0x6000038c0d20; 1 drivers
v0x600003b8d200_12 .net v0x600003b8d200 12, 15 0, L_0x6000038c0e60; 1 drivers
v0x600003b8d200_13 .net v0x600003b8d200 13, 15 0, L_0x6000038c0fa0; 1 drivers
v0x600003b8d200_14 .net v0x600003b8d200 14, 15 0, L_0x6000038c10e0; 1 drivers
v0x600003b8d200_15 .net v0x600003b8d200 15, 15 0, L_0x6000038c1220; 1 drivers
v0x600003b8d290 .array "lane_result", 15 0, 15 0;
v0x600003b8d320_0 .net "mem_addr", 19 0, L_0x6000038c1680;  1 drivers
v0x600003b8d3b0_0 .net "opcode", 7 0, L_0x6000038c12c0;  1 drivers
v0x600003b8d440_0 .var "reduce_result", 15 0;
v0x600003b8d4d0 .array "reduce_tree", 79 0, 15 0;
v0x600003b8d560_0 .net "rst_n", 0 0, v0x600003b8bde0_0;  alias, 1 drivers
v0x600003b8d5f0_0 .net "sram_addr", 19 0, v0x600003b8d680_0;  alias, 1 drivers
v0x600003b8d680_0 .var "sram_addr_reg", 19 0;
v0x600003b8d710_0 .net "sram_rdata", 255 0, L_0x6000022d5b90;  alias, 1 drivers
v0x600003b8d7a0_0 .net "sram_re", 0 0, L_0x6000022d53b0;  alias, 1 drivers
v0x600003b8d830_0 .var "sram_re_reg", 0 0;
v0x600003b8d8c0_0 .net "sram_ready", 0 0, L_0x6000038c2d00;  alias, 1 drivers
v0x600003b8d950_0 .net "sram_wdata", 255 0, L_0x6000022d52d0;  alias, 1 drivers
v0x600003b8d9e0_0 .var "sram_wdata_reg", 255 0;
v0x600003b8da70_0 .net "sram_we", 0 0, L_0x6000022d5340;  alias, 1 drivers
v0x600003b8db00_0 .var "sram_we_reg", 0 0;
v0x600003b8db90_0 .var/i "stage", 31 0;
v0x600003b8dc20_0 .var "state", 2 0;
v0x600003b8dcb0_0 .net "subop", 7 0, L_0x6000038c1360;  1 drivers
v0x600003b8dd40_0 .net "vd", 4 0, L_0x6000038c1400;  1 drivers
v0x600003b8ddd0 .array "vrf", 31 0, 255 0;
v0x600003b8de60_0 .net "vs1", 4 0, L_0x6000038c14a0;  1 drivers
v0x600003b8def0_0 .net "vs1_data", 255 0, L_0x6000022d5110;  1 drivers
v0x600003b8df80_0 .net "vs2", 4 0, L_0x6000038c1540;  1 drivers
v0x600003b8e010_0 .net "vs2_data", 255 0, L_0x6000022d5180;  1 drivers
E_0x600001cadbc0/0 .event anyedge, v0x600003b8d170_0, v0x600003b8d170_1, v0x600003b8d170_2, v0x600003b8d170_3;
E_0x600001cadbc0/1 .event anyedge, v0x600003b8d170_4, v0x600003b8d170_5, v0x600003b8d170_6, v0x600003b8d170_7;
E_0x600001cadbc0/2 .event anyedge, v0x600003b8d170_8, v0x600003b8d170_9, v0x600003b8d170_10, v0x600003b8d170_11;
E_0x600001cadbc0/3 .event anyedge, v0x600003b8d170_12, v0x600003b8d170_13, v0x600003b8d170_14, v0x600003b8d170_15;
v0x600003b8d4d0_0 .array/port v0x600003b8d4d0, 0;
v0x600003b8d4d0_1 .array/port v0x600003b8d4d0, 1;
v0x600003b8d4d0_2 .array/port v0x600003b8d4d0, 2;
E_0x600001cadbc0/4 .event anyedge, v0x600003b8dcb0_0, v0x600003b8d4d0_0, v0x600003b8d4d0_1, v0x600003b8d4d0_2;
v0x600003b8d4d0_3 .array/port v0x600003b8d4d0, 3;
v0x600003b8d4d0_4 .array/port v0x600003b8d4d0, 4;
v0x600003b8d4d0_5 .array/port v0x600003b8d4d0, 5;
v0x600003b8d4d0_6 .array/port v0x600003b8d4d0, 6;
E_0x600001cadbc0/5 .event anyedge, v0x600003b8d4d0_3, v0x600003b8d4d0_4, v0x600003b8d4d0_5, v0x600003b8d4d0_6;
v0x600003b8d4d0_7 .array/port v0x600003b8d4d0, 7;
v0x600003b8d4d0_8 .array/port v0x600003b8d4d0, 8;
v0x600003b8d4d0_9 .array/port v0x600003b8d4d0, 9;
v0x600003b8d4d0_10 .array/port v0x600003b8d4d0, 10;
E_0x600001cadbc0/6 .event anyedge, v0x600003b8d4d0_7, v0x600003b8d4d0_8, v0x600003b8d4d0_9, v0x600003b8d4d0_10;
v0x600003b8d4d0_11 .array/port v0x600003b8d4d0, 11;
v0x600003b8d4d0_12 .array/port v0x600003b8d4d0, 12;
v0x600003b8d4d0_13 .array/port v0x600003b8d4d0, 13;
v0x600003b8d4d0_14 .array/port v0x600003b8d4d0, 14;
E_0x600001cadbc0/7 .event anyedge, v0x600003b8d4d0_11, v0x600003b8d4d0_12, v0x600003b8d4d0_13, v0x600003b8d4d0_14;
v0x600003b8d4d0_15 .array/port v0x600003b8d4d0, 15;
v0x600003b8d4d0_16 .array/port v0x600003b8d4d0, 16;
v0x600003b8d4d0_17 .array/port v0x600003b8d4d0, 17;
v0x600003b8d4d0_18 .array/port v0x600003b8d4d0, 18;
E_0x600001cadbc0/8 .event anyedge, v0x600003b8d4d0_15, v0x600003b8d4d0_16, v0x600003b8d4d0_17, v0x600003b8d4d0_18;
v0x600003b8d4d0_19 .array/port v0x600003b8d4d0, 19;
v0x600003b8d4d0_20 .array/port v0x600003b8d4d0, 20;
v0x600003b8d4d0_21 .array/port v0x600003b8d4d0, 21;
v0x600003b8d4d0_22 .array/port v0x600003b8d4d0, 22;
E_0x600001cadbc0/9 .event anyedge, v0x600003b8d4d0_19, v0x600003b8d4d0_20, v0x600003b8d4d0_21, v0x600003b8d4d0_22;
v0x600003b8d4d0_23 .array/port v0x600003b8d4d0, 23;
v0x600003b8d4d0_24 .array/port v0x600003b8d4d0, 24;
v0x600003b8d4d0_25 .array/port v0x600003b8d4d0, 25;
v0x600003b8d4d0_26 .array/port v0x600003b8d4d0, 26;
E_0x600001cadbc0/10 .event anyedge, v0x600003b8d4d0_23, v0x600003b8d4d0_24, v0x600003b8d4d0_25, v0x600003b8d4d0_26;
v0x600003b8d4d0_27 .array/port v0x600003b8d4d0, 27;
v0x600003b8d4d0_28 .array/port v0x600003b8d4d0, 28;
v0x600003b8d4d0_29 .array/port v0x600003b8d4d0, 29;
v0x600003b8d4d0_30 .array/port v0x600003b8d4d0, 30;
E_0x600001cadbc0/11 .event anyedge, v0x600003b8d4d0_27, v0x600003b8d4d0_28, v0x600003b8d4d0_29, v0x600003b8d4d0_30;
v0x600003b8d4d0_31 .array/port v0x600003b8d4d0, 31;
v0x600003b8d4d0_32 .array/port v0x600003b8d4d0, 32;
v0x600003b8d4d0_33 .array/port v0x600003b8d4d0, 33;
v0x600003b8d4d0_34 .array/port v0x600003b8d4d0, 34;
E_0x600001cadbc0/12 .event anyedge, v0x600003b8d4d0_31, v0x600003b8d4d0_32, v0x600003b8d4d0_33, v0x600003b8d4d0_34;
v0x600003b8d4d0_35 .array/port v0x600003b8d4d0, 35;
v0x600003b8d4d0_36 .array/port v0x600003b8d4d0, 36;
v0x600003b8d4d0_37 .array/port v0x600003b8d4d0, 37;
v0x600003b8d4d0_38 .array/port v0x600003b8d4d0, 38;
E_0x600001cadbc0/13 .event anyedge, v0x600003b8d4d0_35, v0x600003b8d4d0_36, v0x600003b8d4d0_37, v0x600003b8d4d0_38;
v0x600003b8d4d0_39 .array/port v0x600003b8d4d0, 39;
v0x600003b8d4d0_40 .array/port v0x600003b8d4d0, 40;
v0x600003b8d4d0_41 .array/port v0x600003b8d4d0, 41;
v0x600003b8d4d0_42 .array/port v0x600003b8d4d0, 42;
E_0x600001cadbc0/14 .event anyedge, v0x600003b8d4d0_39, v0x600003b8d4d0_40, v0x600003b8d4d0_41, v0x600003b8d4d0_42;
v0x600003b8d4d0_43 .array/port v0x600003b8d4d0, 43;
v0x600003b8d4d0_44 .array/port v0x600003b8d4d0, 44;
v0x600003b8d4d0_45 .array/port v0x600003b8d4d0, 45;
v0x600003b8d4d0_46 .array/port v0x600003b8d4d0, 46;
E_0x600001cadbc0/15 .event anyedge, v0x600003b8d4d0_43, v0x600003b8d4d0_44, v0x600003b8d4d0_45, v0x600003b8d4d0_46;
v0x600003b8d4d0_47 .array/port v0x600003b8d4d0, 47;
v0x600003b8d4d0_48 .array/port v0x600003b8d4d0, 48;
v0x600003b8d4d0_49 .array/port v0x600003b8d4d0, 49;
v0x600003b8d4d0_50 .array/port v0x600003b8d4d0, 50;
E_0x600001cadbc0/16 .event anyedge, v0x600003b8d4d0_47, v0x600003b8d4d0_48, v0x600003b8d4d0_49, v0x600003b8d4d0_50;
v0x600003b8d4d0_51 .array/port v0x600003b8d4d0, 51;
v0x600003b8d4d0_52 .array/port v0x600003b8d4d0, 52;
v0x600003b8d4d0_53 .array/port v0x600003b8d4d0, 53;
v0x600003b8d4d0_54 .array/port v0x600003b8d4d0, 54;
E_0x600001cadbc0/17 .event anyedge, v0x600003b8d4d0_51, v0x600003b8d4d0_52, v0x600003b8d4d0_53, v0x600003b8d4d0_54;
v0x600003b8d4d0_55 .array/port v0x600003b8d4d0, 55;
v0x600003b8d4d0_56 .array/port v0x600003b8d4d0, 56;
v0x600003b8d4d0_57 .array/port v0x600003b8d4d0, 57;
v0x600003b8d4d0_58 .array/port v0x600003b8d4d0, 58;
E_0x600001cadbc0/18 .event anyedge, v0x600003b8d4d0_55, v0x600003b8d4d0_56, v0x600003b8d4d0_57, v0x600003b8d4d0_58;
v0x600003b8d4d0_59 .array/port v0x600003b8d4d0, 59;
v0x600003b8d4d0_60 .array/port v0x600003b8d4d0, 60;
v0x600003b8d4d0_61 .array/port v0x600003b8d4d0, 61;
v0x600003b8d4d0_62 .array/port v0x600003b8d4d0, 62;
E_0x600001cadbc0/19 .event anyedge, v0x600003b8d4d0_59, v0x600003b8d4d0_60, v0x600003b8d4d0_61, v0x600003b8d4d0_62;
v0x600003b8d4d0_63 .array/port v0x600003b8d4d0, 63;
v0x600003b8d4d0_64 .array/port v0x600003b8d4d0, 64;
v0x600003b8d4d0_65 .array/port v0x600003b8d4d0, 65;
v0x600003b8d4d0_66 .array/port v0x600003b8d4d0, 66;
E_0x600001cadbc0/20 .event anyedge, v0x600003b8d4d0_63, v0x600003b8d4d0_64, v0x600003b8d4d0_65, v0x600003b8d4d0_66;
v0x600003b8d4d0_67 .array/port v0x600003b8d4d0, 67;
v0x600003b8d4d0_68 .array/port v0x600003b8d4d0, 68;
v0x600003b8d4d0_69 .array/port v0x600003b8d4d0, 69;
v0x600003b8d4d0_70 .array/port v0x600003b8d4d0, 70;
E_0x600001cadbc0/21 .event anyedge, v0x600003b8d4d0_67, v0x600003b8d4d0_68, v0x600003b8d4d0_69, v0x600003b8d4d0_70;
v0x600003b8d4d0_71 .array/port v0x600003b8d4d0, 71;
v0x600003b8d4d0_72 .array/port v0x600003b8d4d0, 72;
v0x600003b8d4d0_73 .array/port v0x600003b8d4d0, 73;
v0x600003b8d4d0_74 .array/port v0x600003b8d4d0, 74;
E_0x600001cadbc0/22 .event anyedge, v0x600003b8d4d0_71, v0x600003b8d4d0_72, v0x600003b8d4d0_73, v0x600003b8d4d0_74;
v0x600003b8d4d0_75 .array/port v0x600003b8d4d0, 75;
v0x600003b8d4d0_76 .array/port v0x600003b8d4d0, 76;
v0x600003b8d4d0_77 .array/port v0x600003b8d4d0, 77;
v0x600003b8d4d0_78 .array/port v0x600003b8d4d0, 78;
E_0x600001cadbc0/23 .event anyedge, v0x600003b8d4d0_75, v0x600003b8d4d0_76, v0x600003b8d4d0_77, v0x600003b8d4d0_78;
v0x600003b8d4d0_79 .array/port v0x600003b8d4d0, 79;
E_0x600001cadbc0/24 .event anyedge, v0x600003b8d4d0_79;
E_0x600001cadbc0 .event/or E_0x600001cadbc0/0, E_0x600001cadbc0/1, E_0x600001cadbc0/2, E_0x600001cadbc0/3, E_0x600001cadbc0/4, E_0x600001cadbc0/5, E_0x600001cadbc0/6, E_0x600001cadbc0/7, E_0x600001cadbc0/8, E_0x600001cadbc0/9, E_0x600001cadbc0/10, E_0x600001cadbc0/11, E_0x600001cadbc0/12, E_0x600001cadbc0/13, E_0x600001cadbc0/14, E_0x600001cadbc0/15, E_0x600001cadbc0/16, E_0x600001cadbc0/17, E_0x600001cadbc0/18, E_0x600001cadbc0/19, E_0x600001cadbc0/20, E_0x600001cadbc0/21, E_0x600001cadbc0/22, E_0x600001cadbc0/23, E_0x600001cadbc0/24;
L_0x6000038c7f20 .part L_0x6000022d5110, 0, 16;
L_0x6000038cc640 .part L_0x6000022d5180, 0, 16;
L_0x6000038c0000 .part L_0x6000022d5110, 16, 16;
L_0x6000038c00a0 .part L_0x6000022d5180, 16, 16;
L_0x6000038c0140 .part L_0x6000022d5110, 32, 16;
L_0x6000038c01e0 .part L_0x6000022d5180, 32, 16;
L_0x6000038c0280 .part L_0x6000022d5110, 48, 16;
L_0x6000038c0320 .part L_0x6000022d5180, 48, 16;
L_0x6000038c03c0 .part L_0x6000022d5110, 64, 16;
L_0x6000038c0460 .part L_0x6000022d5180, 64, 16;
L_0x6000038c0500 .part L_0x6000022d5110, 80, 16;
L_0x6000038c05a0 .part L_0x6000022d5180, 80, 16;
L_0x6000038c0640 .part L_0x6000022d5110, 96, 16;
L_0x6000038c06e0 .part L_0x6000022d5180, 96, 16;
L_0x6000038c0780 .part L_0x6000022d5110, 112, 16;
L_0x6000038c0820 .part L_0x6000022d5180, 112, 16;
L_0x6000038c08c0 .part L_0x6000022d5110, 128, 16;
L_0x6000038c0960 .part L_0x6000022d5180, 128, 16;
L_0x6000038c0a00 .part L_0x6000022d5110, 144, 16;
L_0x6000038c0b40 .part L_0x6000022d5180, 144, 16;
L_0x6000038c0be0 .part L_0x6000022d5110, 160, 16;
L_0x6000038c0aa0 .part L_0x6000022d5180, 160, 16;
L_0x6000038c0c80 .part L_0x6000022d5110, 176, 16;
L_0x6000038c0d20 .part L_0x6000022d5180, 176, 16;
L_0x6000038c0dc0 .part L_0x6000022d5110, 192, 16;
L_0x6000038c0e60 .part L_0x6000022d5180, 192, 16;
L_0x6000038c0f00 .part L_0x6000022d5110, 208, 16;
L_0x6000038c0fa0 .part L_0x6000022d5180, 208, 16;
L_0x6000038c1040 .part L_0x6000022d5110, 224, 16;
L_0x6000038c10e0 .part L_0x6000022d5180, 224, 16;
L_0x6000038c1180 .part L_0x6000022d5110, 240, 16;
L_0x6000038c1220 .part L_0x6000022d5180, 240, 16;
L_0x6000038c12c0 .part v0x600003be8360_0, 120, 8;
L_0x6000038c1360 .part v0x600003be8360_0, 112, 8;
L_0x6000038c1400 .part v0x600003be8360_0, 112, 5;
L_0x6000038c14a0 .part v0x600003be8360_0, 107, 5;
L_0x6000038c1540 .part v0x600003be8360_0, 102, 5;
L_0x6000038c15e0 .part v0x600003be8360_0, 32, 16;
L_0x6000038c1680 .part v0x600003be8360_0, 76, 20;
L_0x6000038c1720 .part v0x600003be8360_0, 48, 16;
L_0x6000038c17c0 .array/port v0x600003b8ddd0, L_0x6000038c1860;
L_0x6000038c1860 .concat [ 5 2 0 0], L_0x6000038c14a0, L_0x13809a848;
L_0x6000038c1900 .array/port v0x600003b8ddd0, L_0x6000038c19a0;
L_0x6000038c19a0 .concat [ 5 2 0 0], L_0x6000038c1540, L_0x13809a890;
L_0x6000038c1a40 .cmp/eq 3, v0x600003b8dc20_0, L_0x13809a8d8;
S_0x131e9c880 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cadc00 .param/l "i" 1 10 117, +C4<00>;
v0x600003b8d290_0 .array/port v0x600003b8d290, 0;
v0x600003b8d290_1 .array/port v0x600003b8d290, 1;
v0x600003b8d290_2 .array/port v0x600003b8d290, 2;
v0x600003b8d290_3 .array/port v0x600003b8d290, 3;
E_0x600001cadc80/0 .event anyedge, v0x600003b8d290_0, v0x600003b8d290_1, v0x600003b8d290_2, v0x600003b8d290_3;
v0x600003b8d290_4 .array/port v0x600003b8d290, 4;
v0x600003b8d290_5 .array/port v0x600003b8d290, 5;
v0x600003b8d290_6 .array/port v0x600003b8d290, 6;
v0x600003b8d290_7 .array/port v0x600003b8d290, 7;
E_0x600001cadc80/1 .event anyedge, v0x600003b8d290_4, v0x600003b8d290_5, v0x600003b8d290_6, v0x600003b8d290_7;
v0x600003b8d290_8 .array/port v0x600003b8d290, 8;
v0x600003b8d290_9 .array/port v0x600003b8d290, 9;
v0x600003b8d290_10 .array/port v0x600003b8d290, 10;
v0x600003b8d290_11 .array/port v0x600003b8d290, 11;
E_0x600001cadc80/2 .event anyedge, v0x600003b8d290_8, v0x600003b8d290_9, v0x600003b8d290_10, v0x600003b8d290_11;
v0x600003b8d290_12 .array/port v0x600003b8d290, 12;
v0x600003b8d290_13 .array/port v0x600003b8d290, 13;
v0x600003b8d290_14 .array/port v0x600003b8d290, 14;
v0x600003b8d290_15 .array/port v0x600003b8d290, 15;
E_0x600001cadc80/3 .event anyedge, v0x600003b8d290_12, v0x600003b8d290_13, v0x600003b8d290_14, v0x600003b8d290_15;
E_0x600001cadc80 .event/or E_0x600001cadc80/0, E_0x600001cadc80/1, E_0x600001cadc80/2, E_0x600001cadc80/3;
E_0x600001cadcc0/0 .event anyedge, v0x600003b8dcb0_0, v0x600003b8d170_0, v0x600003b8d170_1, v0x600003b8d170_2;
E_0x600001cadcc0/1 .event anyedge, v0x600003b8d170_3, v0x600003b8d170_4, v0x600003b8d170_5, v0x600003b8d170_6;
E_0x600001cadcc0/2 .event anyedge, v0x600003b8d170_7, v0x600003b8d170_8, v0x600003b8d170_9, v0x600003b8d170_10;
E_0x600001cadcc0/3 .event anyedge, v0x600003b8d170_11, v0x600003b8d170_12, v0x600003b8d170_13, v0x600003b8d170_14;
E_0x600001cadcc0/4 .event anyedge, v0x600003b8d170_15, v0x600003b8d200_0, v0x600003b8d200_1, v0x600003b8d200_2;
E_0x600001cadcc0/5 .event anyedge, v0x600003b8d200_3, v0x600003b8d200_4, v0x600003b8d200_5, v0x600003b8d200_6;
E_0x600001cadcc0/6 .event anyedge, v0x600003b8d200_7, v0x600003b8d200_8, v0x600003b8d200_9, v0x600003b8d200_10;
E_0x600001cadcc0/7 .event anyedge, v0x600003b8d200_11, v0x600003b8d200_12, v0x600003b8d200_13, v0x600003b8d200_14;
E_0x600001cadcc0/8 .event anyedge, v0x600003b8d200_15, v0x600003b8d050_0;
E_0x600001cadcc0 .event/or E_0x600001cadcc0/0, E_0x600001cadcc0/1, E_0x600001cadcc0/2, E_0x600001cadcc0/3, E_0x600001cadcc0/4, E_0x600001cadcc0/5, E_0x600001cadcc0/6, E_0x600001cadcc0/7, E_0x600001cadcc0/8;
S_0x131e9c9f0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cadd00 .param/l "i" 1 10 117, +C4<01>;
S_0x131e9cb60 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cadd80 .param/l "i" 1 10 117, +C4<010>;
S_0x131e9ccd0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cade00 .param/l "i" 1 10 117, +C4<011>;
S_0x131e9ce40 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cadec0 .param/l "i" 1 10 117, +C4<0100>;
S_0x131e9cfb0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cadf40 .param/l "i" 1 10 117, +C4<0101>;
S_0x131e9d120 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cadfc0 .param/l "i" 1 10 117, +C4<0110>;
S_0x131e9d290 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae040 .param/l "i" 1 10 117, +C4<0111>;
S_0x131e9d400 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cade80 .param/l "i" 1 10 117, +C4<01000>;
S_0x131e9d570 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae100 .param/l "i" 1 10 117, +C4<01001>;
S_0x131e9d6e0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae180 .param/l "i" 1 10 117, +C4<01010>;
S_0x131e9d850 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae200 .param/l "i" 1 10 117, +C4<01011>;
S_0x131e9d9c0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae280 .param/l "i" 1 10 117, +C4<01100>;
S_0x131e9db30 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae300 .param/l "i" 1 10 117, +C4<01101>;
S_0x131e9dca0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae380 .param/l "i" 1 10 117, +C4<01110>;
S_0x131e9de10 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x131e9c400;
 .timescale 0 0;
P_0x600001cae400 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x131e6c240;
T_2 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003befcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003befba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003befc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003befb10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003bef7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003befba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003befba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003befba0_0, 0;
T_2.2 ;
    %load/vec4 v0x600003be83f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003befc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003befc30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003befc30_0, 0;
T_2.5 ;
    %load/vec4 v0x600003beeac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003befb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600003befb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003befb10_0, 0;
T_2.8 ;
    %load/vec4 v0x600003bef960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003bef840_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003befba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003befba0_0, 0;
T_2.11 ;
    %load/vec4 v0x600003be85a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003be8480_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003befc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003befc30_0, 0;
T_2.14 ;
    %load/vec4 v0x600003beec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003beeb50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600003befb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003befb10_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x131e6c240;
T_3 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003befcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bef330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bef4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bef060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bef210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bef720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bef960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003be8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003be85a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003beea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beeeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003be81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bee7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bee880_0, 0;
    %fork t_1, S_0x131e6be00;
    %jmp t_0;
    .scope S_0x131e6be00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bed560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003bed560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003bed560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bef570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003bed560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bef450, 0, 4;
    %load/vec4 v0x600003bed560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bed560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x131e6c240;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003bef960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003bef840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bef960_0, 0;
T_3.4 ;
    %load/vec4 v0x600003be85a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003be8480_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003be85a0_0, 0;
T_3.7 ;
    %load/vec4 v0x600003beec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003beeb50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beec70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bef210_0, 0;
    %load/vec4 v0x600003befe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003befd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003befde0_0;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bef4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beeeb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003befa80_0;
    %assign/vec4 v0x600003bef060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bef210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003bef2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003bef0f0_0;
    %assign/vec4 v0x600003bef330_0, 0;
    %load/vec4 v0x600003bef0f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003bee7f0_0, 0;
    %load/vec4 v0x600003bef0f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003bee880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600003bee7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003beeeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bef570, 0, 4;
    %load/vec4 v0x600003bef330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bef450, 0, 4;
    %load/vec4 v0x600003bef4e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600003bef4e0_0, 0;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003beeeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003bef450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003bef450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bef450, 0, 4;
    %load/vec4 v0x600003bef4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003bef570, 4;
    %assign/vec4 v0x600003befa80_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600003bef4e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600003bef4e0_0, 0;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003beeeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003be81b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003bee640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003beed90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003bee640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600003bee7f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003bef330_0;
    %assign/vec4 v0x600003bef720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bef960_0, 0;
    %load/vec4 v0x600003bef840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003bef330_0;
    %assign/vec4 v0x600003be8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003be85a0_0, 0;
    %load/vec4 v0x600003be8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003bef330_0;
    %assign/vec4 v0x600003beea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003beec70_0, 0;
    %load/vec4 v0x600003beeb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003bee880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600003bef600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003be8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600003bee910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003bee640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003be8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003be81b0_0, 0;
    %load/vec4 v0x600003befa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003befd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003befde0_0;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bef4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003befd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003beeeb0_0, 0;
    %load/vec4 v0x600003befde0_0;
    %assign/vec4 v0x600003befa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bef4e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003befe70_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x131e750d0;
T_4 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be8990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003bf0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0900, 4;
    %assign/vec4 v0x600003be8990_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x131e70430;
T_5 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003be8bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003be8bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003be8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8b40, 0, 4;
    %load/vec4 v0x600003be8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be8bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be8c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003bf0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003be8bd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003be8bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003be8bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003be8b40, 4;
    %ix/getv/s 3, v0x600003be8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8b40, 0, 4;
    %load/vec4 v0x600003be8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be8bd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003be8b40, 4;
    %assign/vec4 v0x600003be8c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x131e20960;
T_6 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003be8ea0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003be8ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003be8ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8e10, 0, 4;
    %load/vec4 v0x600003be8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be8ea0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be8f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003bf0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003be8ea0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003be8ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003be8ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003be8e10, 4;
    %ix/getv/s 3, v0x600003be8ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8e10, 0, 4;
    %load/vec4 v0x600003be8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be8ea0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003be8e10, 4;
    %assign/vec4 v0x600003be8f30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x131e0baa0;
T_7 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003be9170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003be9170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003be9170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be90e0, 0, 4;
    %load/vec4 v0x600003be9170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be9170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be9200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003bf0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be90e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003be9170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003be9170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003be9170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003be90e0, 4;
    %ix/getv/s 3, v0x600003be9170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be90e0, 0, 4;
    %load/vec4 v0x600003be9170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be9170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003be90e0, 4;
    %assign/vec4 v0x600003be9200_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x131e19fb0;
T_8 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be97a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be9c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003be99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003be9dd0_0;
    %assign/vec4 v0x600003be9e60_0, 0;
T_8.2 ;
    %load/vec4 v0x600003be9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003be9680_0;
    %assign/vec4 v0x600003be97a0_0, 0;
    %load/vec4 v0x600003be97a0_0;
    %assign/vec4 v0x600003be9710_0, 0;
    %load/vec4 v0x600003be9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600003be9b00_0;
    %assign/vec4 v0x600003be9c20_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003be9b90_0;
    %load/vec4 v0x600003be9b00_0;
    %add;
    %assign/vec4 v0x600003be9c20_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x131e1c410;
T_9 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003beb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003beb3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bead00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003beac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003beb180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003beaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003beb330_0;
    %assign/vec4 v0x600003beb3c0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003beaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003beabe0_0;
    %assign/vec4 v0x600003bead00_0, 0;
    %load/vec4 v0x600003bead00_0;
    %assign/vec4 v0x600003beac70_0, 0;
    %load/vec4 v0x600003bead90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003beb060_0;
    %assign/vec4 v0x600003beb180_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003beb0f0_0;
    %load/vec4 v0x600003beb060_0;
    %add;
    %assign/vec4 v0x600003beb180_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x131e100b0;
T_10 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be4990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be4750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003be4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003be4900_0;
    %assign/vec4 v0x600003be4990_0, 0;
T_10.2 ;
    %load/vec4 v0x600003be4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003be41b0_0;
    %assign/vec4 v0x600003be42d0_0, 0;
    %load/vec4 v0x600003be42d0_0;
    %assign/vec4 v0x600003be4240_0, 0;
    %load/vec4 v0x600003be4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003be4630_0;
    %assign/vec4 v0x600003be4750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003be46c0_0;
    %load/vec4 v0x600003be4630_0;
    %add;
    %assign/vec4 v0x600003be4750_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x131e04c80;
T_11 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be5ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be57a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be5cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003be5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003be5e60_0;
    %assign/vec4 v0x600003be5ef0_0, 0;
T_11.2 ;
    %load/vec4 v0x600003be59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600003be5710_0;
    %assign/vec4 v0x600003be5830_0, 0;
    %load/vec4 v0x600003be5830_0;
    %assign/vec4 v0x600003be57a0_0, 0;
    %load/vec4 v0x600003be58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003be5b90_0;
    %assign/vec4 v0x600003be5cb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003be5c20_0;
    %load/vec4 v0x600003be5b90_0;
    %add;
    %assign/vec4 v0x600003be5cb0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x131e98750;
T_12 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be72a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be7210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003be6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600003be73c0_0;
    %assign/vec4 v0x600003be7450_0, 0;
T_12.2 ;
    %load/vec4 v0x600003be6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003be6c70_0;
    %assign/vec4 v0x600003be6d90_0, 0;
    %load/vec4 v0x600003be6d90_0;
    %assign/vec4 v0x600003be6d00_0, 0;
    %load/vec4 v0x600003be6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003be70f0_0;
    %assign/vec4 v0x600003be7210_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003be7180_0;
    %load/vec4 v0x600003be70f0_0;
    %add;
    %assign/vec4 v0x600003be7210_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x131e92d90;
T_13 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be0a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be02d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be07e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003be05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003be0990_0;
    %assign/vec4 v0x600003be0a20_0, 0;
T_13.2 ;
    %load/vec4 v0x600003be0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003be0240_0;
    %assign/vec4 v0x600003be0360_0, 0;
    %load/vec4 v0x600003be0360_0;
    %assign/vec4 v0x600003be02d0_0, 0;
    %load/vec4 v0x600003be03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003be06c0_0;
    %assign/vec4 v0x600003be07e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003be0750_0;
    %load/vec4 v0x600003be06c0_0;
    %add;
    %assign/vec4 v0x600003be07e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x131e90740;
T_14 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be1dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be1f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be1830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be1d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003be1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003be1ef0_0;
    %assign/vec4 v0x600003be1f80_0, 0;
T_14.2 ;
    %load/vec4 v0x600003be1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003be17a0_0;
    %assign/vec4 v0x600003be18c0_0, 0;
    %load/vec4 v0x600003be18c0_0;
    %assign/vec4 v0x600003be1830_0, 0;
    %load/vec4 v0x600003be1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003be1c20_0;
    %assign/vec4 v0x600003be1d40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003be1cb0_0;
    %load/vec4 v0x600003be1c20_0;
    %add;
    %assign/vec4 v0x600003be1d40_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x131e8e0f0;
T_15 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003be3330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be34e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003be2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003be32a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003be3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003be3450_0;
    %assign/vec4 v0x600003be34e0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003be2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003be2d00_0;
    %assign/vec4 v0x600003be2e20_0, 0;
    %load/vec4 v0x600003be2e20_0;
    %assign/vec4 v0x600003be2d90_0, 0;
    %load/vec4 v0x600003be2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003be3180_0;
    %assign/vec4 v0x600003be32a0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003be3210_0;
    %load/vec4 v0x600003be3180_0;
    %add;
    %assign/vec4 v0x600003be32a0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x131e8bc10;
T_16 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bfc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfcab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfc3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfc360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bfc870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003bfc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003bfca20_0;
    %assign/vec4 v0x600003bfcab0_0, 0;
T_16.2 ;
    %load/vec4 v0x600003bfc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003bfc2d0_0;
    %assign/vec4 v0x600003bfc3f0_0, 0;
    %load/vec4 v0x600003bfc3f0_0;
    %assign/vec4 v0x600003bfc360_0, 0;
    %load/vec4 v0x600003bfc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003bfc750_0;
    %assign/vec4 v0x600003bfc870_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003bfc7e0_0;
    %load/vec4 v0x600003bfc750_0;
    %add;
    %assign/vec4 v0x600003bfc870_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x131e895c0;
T_17 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bfde60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfe010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfd950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfd8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bfddd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003bfdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003bfdf80_0;
    %assign/vec4 v0x600003bfe010_0, 0;
T_17.2 ;
    %load/vec4 v0x600003bfdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003bfd830_0;
    %assign/vec4 v0x600003bfd950_0, 0;
    %load/vec4 v0x600003bfd950_0;
    %assign/vec4 v0x600003bfd8c0_0, 0;
    %load/vec4 v0x600003bfd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003bfdcb0_0;
    %assign/vec4 v0x600003bfddd0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003bfdd40_0;
    %load/vec4 v0x600003bfdcb0_0;
    %add;
    %assign/vec4 v0x600003bfddd0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x131e86f70;
T_18 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bff3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bff570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfeeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bff330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003bff0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003bff4e0_0;
    %assign/vec4 v0x600003bff570_0, 0;
T_18.2 ;
    %load/vec4 v0x600003bff060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003bfed90_0;
    %assign/vec4 v0x600003bfeeb0_0, 0;
    %load/vec4 v0x600003bfeeb0_0;
    %assign/vec4 v0x600003bfee20_0, 0;
    %load/vec4 v0x600003bfef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003bff210_0;
    %assign/vec4 v0x600003bff330_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003bff2a0_0;
    %load/vec4 v0x600003bff210_0;
    %add;
    %assign/vec4 v0x600003bff330_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x131e84920;
T_19 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf8990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf8b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf8480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf83f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bf8900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003bf86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003bf8ab0_0;
    %assign/vec4 v0x600003bf8b40_0, 0;
T_19.2 ;
    %load/vec4 v0x600003bf8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003bf8360_0;
    %assign/vec4 v0x600003bf8480_0, 0;
    %load/vec4 v0x600003bf8480_0;
    %assign/vec4 v0x600003bf83f0_0, 0;
    %load/vec4 v0x600003bf8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003bf87e0_0;
    %assign/vec4 v0x600003bf8900_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003bf8870_0;
    %load/vec4 v0x600003bf87e0_0;
    %add;
    %assign/vec4 v0x600003bf8900_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x131e7fb10;
T_20 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf9ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfa0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf99e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf9950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bf9e60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003bf9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003bfa010_0;
    %assign/vec4 v0x600003bfa0a0_0, 0;
T_20.2 ;
    %load/vec4 v0x600003bf9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003bf98c0_0;
    %assign/vec4 v0x600003bf99e0_0, 0;
    %load/vec4 v0x600003bf99e0_0;
    %assign/vec4 v0x600003bf9950_0, 0;
    %load/vec4 v0x600003bf9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003bf9d40_0;
    %assign/vec4 v0x600003bf9e60_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003bf9dd0_0;
    %load/vec4 v0x600003bf9d40_0;
    %add;
    %assign/vec4 v0x600003bf9e60_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x131e7d4c0;
T_21 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bfb450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfb600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfaf40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bfaeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bfb3c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003bfb180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003bfb570_0;
    %assign/vec4 v0x600003bfb600_0, 0;
T_21.2 ;
    %load/vec4 v0x600003bfb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003bfae20_0;
    %assign/vec4 v0x600003bfaf40_0, 0;
    %load/vec4 v0x600003bfaf40_0;
    %assign/vec4 v0x600003bfaeb0_0, 0;
    %load/vec4 v0x600003bfafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003bfb2a0_0;
    %assign/vec4 v0x600003bfb3c0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003bfb330_0;
    %load/vec4 v0x600003bfb2a0_0;
    %add;
    %assign/vec4 v0x600003bfb3c0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x131e7ae70;
T_22 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf4a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf4bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf4510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf4480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bf4990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003bf4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003bf4b40_0;
    %assign/vec4 v0x600003bf4bd0_0, 0;
T_22.2 ;
    %load/vec4 v0x600003bf46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003bf43f0_0;
    %assign/vec4 v0x600003bf4510_0, 0;
    %load/vec4 v0x600003bf4510_0;
    %assign/vec4 v0x600003bf4480_0, 0;
    %load/vec4 v0x600003bf45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003bf4870_0;
    %assign/vec4 v0x600003bf4990_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003bf4900_0;
    %load/vec4 v0x600003bf4870_0;
    %add;
    %assign/vec4 v0x600003bf4990_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x131e73b80;
T_23 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf5f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf6130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf5a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bf59e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bf5ef0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003bf5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003bf60a0_0;
    %assign/vec4 v0x600003bf6130_0, 0;
T_23.2 ;
    %load/vec4 v0x600003bf5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003bf5950_0;
    %assign/vec4 v0x600003bf5a70_0, 0;
    %load/vec4 v0x600003bf5a70_0;
    %assign/vec4 v0x600003bf59e0_0, 0;
    %load/vec4 v0x600003bf5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003bf5dd0_0;
    %assign/vec4 v0x600003bf5ef0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003bf5e60_0;
    %load/vec4 v0x600003bf5dd0_0;
    %add;
    %assign/vec4 v0x600003bf5ef0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x131e88350;
T_24 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003be86c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600003be86c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003be86c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8630, 0, 4;
    %load/vec4 v0x600003be86c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be86c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003bf0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003be86c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600003be86c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600003be86c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003be8630, 4;
    %ix/getv/s 3, v0x600003be86c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8630, 0, 4;
    %load/vec4 v0x600003be86c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be86c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x131e836b0;
T_25 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003be87e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600003be87e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003be87e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8750, 0, 4;
    %load/vec4 v0x600003be87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be87e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003bf0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003be87e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600003be87e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600003be87e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003be8750, 4;
    %ix/getv/s 3, v0x600003be87e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8750, 0, 4;
    %load/vec4 v0x600003be87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be87e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x131e7ea10;
T_26 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003be8900_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600003be8900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003be8900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8870, 0, 4;
    %load/vec4 v0x600003be8900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be8900_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003bf0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003be8900_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600003be8900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600003be8900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003be8870, 4;
    %ix/getv/s 3, v0x600003be8900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003be8870, 0, 4;
    %load/vec4 v0x600003be8900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003be8900_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x131e91c90;
T_27 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003bf07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bf0ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bf01b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003bf0b40_0;
    %assign/vec4 v0x600003bf0ab0_0, 0;
    %load/vec4 v0x600003bf0240_0;
    %assign/vec4 v0x600003bf01b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x131e91c90;
T_28 ;
    %wait E_0x600001c92a40;
    %load/vec4 v0x600003bf0ab0_0;
    %store/vec4 v0x600003bf0b40_0, 0, 3;
    %load/vec4 v0x600003bf01b0_0;
    %store/vec4 v0x600003bf0240_0, 0, 16;
    %load/vec4 v0x600003bf0ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003bf0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003bf0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003bf0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bf0240_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003bf0cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003bf0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bf0240_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003bf01b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003bf0240_0, 0, 16;
    %load/vec4 v0x600003bf0000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003bf01b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003bf0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bf0240_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003bf01b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003bf0240_0, 0, 16;
    %load/vec4 v0x600003bf03f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003bf01b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003bf0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bf0240_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003bf0b40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x131e9c880;
T_29 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x131e9c880;
T_30 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x131e9c9f0;
T_31 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x131e9c9f0;
T_32 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x131e9cb60;
T_33 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x131e9cb60;
T_34 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x131e9ccd0;
T_35 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x131e9ccd0;
T_36 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x131e9ce40;
T_37 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x131e9ce40;
T_38 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x131e9cfb0;
T_39 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x131e9cfb0;
T_40 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x131e9d120;
T_41 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x131e9d120;
T_42 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x131e9d290;
T_43 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x131e9d290;
T_44 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x131e9d400;
T_45 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x131e9d400;
T_46 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x131e9d570;
T_47 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x131e9d570;
T_48 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x131e9d6e0;
T_49 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x131e9d6e0;
T_50 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x131e9d850;
T_51 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x131e9d850;
T_52 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x131e9d9c0;
T_53 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x131e9d9c0;
T_54 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x131e9db30;
T_55 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x131e9db30;
T_56 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x131e9dca0;
T_57 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x131e9dca0;
T_58 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x131e9de10;
T_59 ;
    %wait E_0x600001cadcc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003b8d050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b8d290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x131e9de10;
T_60 ;
    %wait E_0x600001cadc80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003b8cab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x131e9c400;
T_61 ;
    %wait E_0x600001cadbc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003b8d0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600003b8d0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600003b8d0e0_0;
    %load/vec4a v0x600003b8d170, 4;
    %ix/getv/s 4, v0x600003b8d0e0_0;
    %store/vec4a v0x600003b8d4d0, 4, 0;
    %load/vec4 v0x600003b8d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8d0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003b8db90_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003b8db90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003b8d0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600003b8d0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003b8db90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %load/vec4 v0x600003b8db90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003b8d4d0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %add;
    %load/vec4 v0x600003b8db90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003b8d4d0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003b8db90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003b8d4d0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003b8db90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003b8d4d0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003b8db90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003b8d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003b8d4d0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600003b8d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8d0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003b8db90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8db90_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003b8d4d0, 4;
    %store/vec4 v0x600003b8d440_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x131e9c400;
T_62 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003b8d560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003b8cd80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003b8cfc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003b8ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8cf30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8cf30_0, 0;
    %load/vec4 v0x600003b8dc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x600003b8ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x600003b8cbd0_0;
    %assign/vec4 v0x600003b8cd80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x600003b8cea0_0;
    %assign/vec4 v0x600003b8cfc0_0, 0;
    %load/vec4 v0x600003b8d320_0;
    %assign/vec4 v0x600003b8ca20_0, 0;
    %load/vec4 v0x600003b8dcb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b8d830_0, 0;
    %load/vec4 v0x600003b8d320_0;
    %assign/vec4 v0x600003b8d680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b8db00_0, 0;
    %load/vec4 v0x600003b8d320_0;
    %assign/vec4 v0x600003b8d680_0, 0;
    %load/vec4 v0x600003b8def0_0;
    %assign/vec4 v0x600003b8d9e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x600003b8cab0_0;
    %load/vec4 v0x600003b8dd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003b8ddd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x600003b8d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x600003b8dcb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x600003b8d710_0;
    %load/vec4 v0x600003b8dd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003b8ddd0, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003b8d440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003b8dd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003b8ddd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b8cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003b8dc20_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x131e964e0;
T_63 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003becd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bec630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003beccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bec750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003becb40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003becc60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bec1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bec240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003becea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003bed200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bed320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bed050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003bd3690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003bd32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd37b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd3570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003bd3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd4750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bec120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bec990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bed320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bed050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bec990_0, 0;
    %load/vec4 v0x600003bed440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x600003bec6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x600003bec480_0;
    %assign/vec4 v0x600003bec630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003beccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bec750_0, 0;
    %load/vec4 v0x600003becab0_0;
    %assign/vec4 v0x600003becb40_0, 0;
    %load/vec4 v0x600003becbd0_0;
    %assign/vec4 v0x600003becc60_0, 0;
    %load/vec4 v0x600003bec2d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x600003bec2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x600003bec240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bec1b0_0, 0;
    %load/vec4 v0x600003bed4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x600003becb40_0;
    %assign/vec4 v0x600003bd32a0_0, 0;
    %load/vec4 v0x600003bec240_0;
    %assign/vec4 v0x600003bd33c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd3570_0, 0;
    %load/vec4 v0x600003bd3450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x600003bd3570_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd3d50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x600003bd3de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x600003bd3d50_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x600003bd3ba0_0;
    %assign/vec4 v0x600003bec7e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x600003becc60_0;
    %assign/vec4 v0x600003becea0_0, 0;
    %load/vec4 v0x600003bec7e0_0;
    %assign/vec4 v0x600003bed200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bed320_0, 0;
    %load/vec4 v0x600003bed0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x600003becc60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003becc60_0, 0;
    %load/vec4 v0x600003bec750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003bec750_0, 0;
    %load/vec4 v0x600003bec1b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003bec1b0_0, 0;
    %load/vec4 v0x600003bec240_0;
    %load/vec4 v0x600003bec1b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd3d50_0, 0;
    %load/vec4 v0x600003bec2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003bec750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x600003becb40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003becb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bec1b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x600003becc60_0;
    %assign/vec4 v0x600003becea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bed050_0, 0;
    %load/vec4 v0x600003bed0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x600003becf30_0;
    %assign/vec4 v0x600003bec7e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x600003becb40_0;
    %assign/vec4 v0x600003bd3690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd37b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd3960_0, 0;
    %load/vec4 v0x600003bd3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600003bd3960_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd3960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x600003bec7e0_0;
    %assign/vec4 v0x600003bd3f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd4750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bec120_0, 0;
    %load/vec4 v0x600003bec000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x600003bec120_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bec120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd4750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x600003bd3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x600003becb40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003becb40_0, 0;
    %load/vec4 v0x600003becc60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003becc60_0, 0;
    %load/vec4 v0x600003bec750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003bec750_0, 0;
    %load/vec4 v0x600003bec2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003bec750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x600003beccf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003beccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bec750_0, 0;
    %load/vec4 v0x600003bec360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003beccf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x600003becab0_0;
    %load/vec4 v0x600003beccf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003bed3b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003becb40_0, 0;
    %load/vec4 v0x600003becbd0_0;
    %load/vec4 v0x600003beccf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003beca20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003becc60_0, 0;
    %load/vec4 v0x600003bed4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bec990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bed440_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x131e6b850;
T_64 ;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003bf1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003bf1170_0;
    %load/vec4 v0x600003bf0e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bf0fc0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003bf10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003bf0e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bf0fc0, 4;
    %assign/vec4 v0x600003bf1050_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x131e6b850;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf0f30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003bf0f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf0f30_0;
    %store/vec4a v0x600003bf0fc0, 4, 0;
    %load/vec4 v0x600003bf0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bf0f30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x131ea1a40;
T_66 ;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003bf1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003bf1680_0;
    %load/vec4 v0x600003bf1320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bf14d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600003bf15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003bf1320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bf14d0, 4;
    %assign/vec4 v0x600003bf1560_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x131ea1a40;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf1440_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003bf1440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf1440_0;
    %store/vec4a v0x600003bf14d0, 4, 0;
    %load/vec4 v0x600003bf1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bf1440_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x131e9bad0;
T_68 ;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003bf1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003bf1b90_0;
    %load/vec4 v0x600003bf1830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bf19e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003bf1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003bf1830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bf19e0, 4;
    %assign/vec4 v0x600003bf1a70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x131e9bad0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf1950_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003bf1950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf1950_0;
    %store/vec4a v0x600003bf19e0, 4, 0;
    %load/vec4 v0x600003bf1950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bf1950_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x131e9bdb0;
T_70 ;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003bf2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003bf20a0_0;
    %load/vec4 v0x600003bf1d40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bf1ef0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003bf2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003bf1d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bf1ef0, 4;
    %assign/vec4 v0x600003bf1f80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x131e9bdb0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf1e60_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003bf1e60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf1e60_0;
    %store/vec4a v0x600003bf1ef0, 4, 0;
    %load/vec4 v0x600003bf1e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bf1e60_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x131e6a5c0;
T_72 ;
    %wait E_0x600001cace80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf2400_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600003bf2400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003bf3a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600003bf27f0_0;
    %pad/u 32;
    %load/vec4 v0x600003bf2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3d50_0, 4, 1;
    %load/vec4 v0x600003bf3570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003bf2640_0;
    %pad/u 32;
    %load/vec4 v0x600003bf2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3c30_0, 4, 1;
    %load/vec4 v0x600003bf3840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003bf2760_0;
    %pad/u 32;
    %load/vec4 v0x600003bf2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3cc0_0, 4, 1;
    %load/vec4 v0x600003b8c2d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003b8c120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003bf2a30_0;
    %pad/u 32;
    %load/vec4 v0x600003bf2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3de0_0, 4, 1;
    %load/vec4 v0x600003bf3060_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003bf2eb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003bf2520_0;
    %pad/u 32;
    %load/vec4 v0x600003bf2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3ba0_0, 4, 1;
    %load/vec4 v0x600003bf2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bf2400_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x131e6a5c0;
T_73 ;
    %wait E_0x600001cace40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf2400_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003bf2400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003bf3d50_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf32a0_0, 4, 1;
    %load/vec4 v0x600003bf3c30_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003bf3d50_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3180_0, 4, 1;
    %load/vec4 v0x600003bf3cc0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003bf3d50_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003bf3c30_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3210_0, 4, 1;
    %load/vec4 v0x600003bf3de0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003bf3d50_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003bf3c30_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003bf3cc0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf3330_0, 4, 1;
    %load/vec4 v0x600003bf3ba0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003bf3d50_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003bf3c30_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003bf3cc0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003bf3de0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf30f0_0, 4, 1;
    %load/vec4 v0x600003bf32a0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600003b8c510_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf2be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf29a0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003bf3180_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600003b8c3f0_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf2be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf29a0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600003bf3210_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003b8c480_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2490, 4, 0;
    %load/vec4 v0x600003bf37b0_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2b50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf2be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf29a0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003bf3330_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003b8c5a0_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2490, 4, 0;
    %load/vec4 v0x600003b8c240_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2b50, 4, 0;
    %load/vec4 v0x600003b8c2d0_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf2be0_0, 4, 1;
    %load/vec4 v0x600003b8c120_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf29a0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003bf30f0_0;
    %load/vec4 v0x600003bf2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003b8c360_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2490, 4, 0;
    %load/vec4 v0x600003bf2fd0_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2b50, 4, 0;
    %load/vec4 v0x600003bf3060_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf2be0_0, 4, 1;
    %load/vec4 v0x600003bf2eb0_0;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf29a0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4a v0x600003bf2b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf2be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bf2400_0;
    %store/vec4 v0x600003bf29a0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600003bf2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bf2400_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x131e6a5c0;
T_74 ;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003bf27f0_0;
    %assign/vec4 v0x600003bf2880_0, 0;
    %load/vec4 v0x600003bf2640_0;
    %assign/vec4 v0x600003bf26d0_0, 0;
    %load/vec4 v0x600003bf2a30_0;
    %assign/vec4 v0x600003bf2ac0_0, 0;
    %load/vec4 v0x600003bf2520_0;
    %assign/vec4 v0x600003bf25b0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x131e6a5c0;
T_75 ;
    %wait E_0x600001cacdc0;
    %load/vec4 v0x600003bf2880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bf2910, 4;
    %store/vec4 v0x600003bf39f0_0, 0, 256;
    %load/vec4 v0x600003bf26d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bf2910, 4;
    %store/vec4 v0x600003bf34e0_0, 0, 256;
    %load/vec4 v0x600003bf2ac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bf2910, 4;
    %store/vec4 v0x600003b8c090_0, 0, 256;
    %load/vec4 v0x600003bf25b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bf2910, 4;
    %store/vec4 v0x600003bf2e20_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x131e6c680;
T_76 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003b89d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003b88090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b88120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600003b883f0_0;
    %assign/vec4 v0x600003b88120_0, 0;
    %load/vec4 v0x600003b883f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600003b882d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003b88000, 4;
    %assign/vec4 v0x600003b88090_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x131e6c680;
T_77 ;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003b89a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003b899e0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003b89950_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003b898c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003b89830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003b88000, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x131e6c680;
T_78 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003b89d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8a910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003b8a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b8eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b893b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003b8ed90_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003b89440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003b8a910_0, 0;
    %load/vec4 v0x600003b88b40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003b8a880_0, 0;
    %load/vec4 v0x600003b89440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003b8ee20_0, 0;
    %load/vec4 v0x600003b8ee20_0;
    %assign/vec4 v0x600003b8eeb0_0, 0;
    %load/vec4 v0x600003b89320_0;
    %assign/vec4 v0x600003b893b0_0, 0;
    %load/vec4 v0x600003b887e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003b8ed90_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x131e6c680;
T_79 ;
    %wait E_0x600001c92140;
    %load/vec4 v0x600003b89d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003b89440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003b88bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003b890e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003b88b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b89320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b89170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b88c60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b89320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b88c60_0, 0;
    %load/vec4 v0x600003b8a0a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003b88f30_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003b89440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003b89440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600003b890e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003b890e0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003b89440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b89170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003b890e0_0, 0;
    %load/vec4 v0x600003b885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003b89170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003b88b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003b89440_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600003b89710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003b88b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003b88b40_0, 0;
    %load/vec4 v0x600003b88b40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b89320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003b88bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003b89440_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003b88900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003b88bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003b88bd0_0, 0;
T_79.19 ;
    %load/vec4 v0x600003b89f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003b89440_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600003b890e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003b89440_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003b88c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003b89440_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x131e9b6d0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b841b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003b84240_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8b570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8be70_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003b8b720_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003b8b690_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8b7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b8ba80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b8ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b8aac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b8b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8b060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003b8aeb0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003b8afd0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x131e9b6d0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600003b8b450_0;
    %inv;
    %store/vec4 v0x600003b8b450_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x131e9b6d0;
T_82 ;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\221         Multiple Sequential GEMM Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Two 4\303\2274 GEMMs in one program                       \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 218694913, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf0fc0, 4, 0;
    %pushi/vec4 235537922, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf14d0, 4, 0;
    %pushi/vec4 252380931, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf19e0, 4, 0;
    %pushi/vec4 269223940, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf1ef0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf0fc0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf14d0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf19e0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf1ef0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf0fc0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf14d0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf19e0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf1ef0, 4, 0;
    %pushi/vec4 2, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf0fc0, 4, 0;
    %pushi/vec4 512, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf14d0, 4, 0;
    %pushi/vec4 131072, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf19e0, 4, 0;
    %pushi/vec4 33554432, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf1ef0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b88000, 4, 0;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 2684387328, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b88000, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b88000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b8bde0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b8bde0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001c91840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b841b0_0, 0, 1;
    %wait E_0x600001cacfc0;
    %wait E_0x600001cacfc0;
    %wait E_0x600001c91840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b841b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003b8b600_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600003b8b600_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001cacfc0;
    %load/vec4 v0x600003b84090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600003b8b600_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600003b8b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b600_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[GEMM 1] C1 = I \303\227 B1 (expect B1):" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0fc0, 4;
    %store/vec4 v0x600003b8bba0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf14d0, 4;
    %store/vec4 v0x600003b8bc30_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf19e0, 4;
    %store/vec4 v0x600003b8bcc0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf1ef0, 4;
    %store/vec4 v0x600003b8bd50_0, 0, 256;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 144 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [1,2,3,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 146 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [5,6,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 148 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [9,10,11,12]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 150 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [13,14,15,16]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 9, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 10, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 13, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 15, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 16, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[GEMM 2] C2 = 2I \303\227 B2 (expect 2\303\227B2):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf0fc0, 4;
    %store/vec4 v0x600003b8bba0_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf14d0, 4;
    %store/vec4 v0x600003b8bc30_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf19e0, 4;
    %store/vec4 v0x600003b8bcc0_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bf1ef0, 4;
    %store/vec4 v0x600003b8bd50_0, 0, 256;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 168 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [2,2,2,2]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 170 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [4,4,4,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 172 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [6,6,6,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [8,8,8,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.28;
    %jmp/1 T_82.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.27;
    %jmp/1 T_82.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bba0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.26;
    %jmp/0xz  T_82.24, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.24 ;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.33;
    %jmp/1 T_82.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.32;
    %jmp/1 T_82.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bc30_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.31;
    %jmp/0xz  T_82.29, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.29 ;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 6, 0, 32;
    %jmp/1 T_82.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.38;
    %jmp/1 T_82.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.37;
    %jmp/1 T_82.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bcc0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.36;
    %jmp/0xz  T_82.34, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.34 ;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.43;
    %jmp/1 T_82.42, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.42;
    %jmp/1 T_82.41, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003b8bd50_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.41;
    %jmp/0xz  T_82.39, 4;
    %load/vec4 v0x600003b8b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003b8b4e0_0, 0, 32;
T_82.39 ;
    %vpi_call/w 3 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x600003b8b4e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.44, 4;
    %vpi_call/w 3 183 "$display", ">>> MULTI GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.45;
T_82.44 ;
    %vpi_call/w 3 184 "$display", ">>> MULTI GEMM TEST FAILED (%0d errors) <<<", v0x600003b8b4e0_0 {0 0 0};
T_82.45 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_multi_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
