# Clock column buffers

{{tile virtex4 HCLK}}
{{tile virtex4 HCLK_TERM}}
