<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPURegisterBankInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the RegisterBankInfo class for</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDGPU.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// \par</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/// AMDGPU has unique register bank constraints that require special high level</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/// strategies to deal with. There are two main true physical register banks</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/// VGPR (vector), and SGPR (scalar). Additionally the VCC register bank is a</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/// sort of pseudo-register bank needed to represent SGPRs used in a vector</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/// boolean context. There is also the AGPR bank, which is a special purpose</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/// physical register bank present on some subtargets.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/// Copying from VGPR to SGPR is generally illegal, unless the value is known to</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/// be uniform. It is generally not valid to legalize operands by inserting</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/// copies as on other targets. Operations which require uniform, SGPR operands</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// generally require scalarization by repeatedly executing the instruction,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// activating each set of lanes using a unique set of input values. This is</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/// referred to as a waterfall loop.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/// \par Booleans</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// Booleans (s1 values) requires special consideration. A vector compare result</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// is naturally a bitmask with one bit per lane, in a 32 or 64-bit</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/// register. These are represented with the VCC bank. During selection, we need</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/// to be able to unambiguously go back from a register class to a register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// bank. To distinguish whether an SGPR should use the SGPR or VCC register</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// bank, we need to know the use context type. An SGPR s1 value always means a</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// VCC bank value, otherwise it will be the SGPR bank. A scalar compare sets</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// SCC, which is a 1-bit unaddressable register. This will need to be copied to</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// a 32-bit virtual register. Taken together, this means we need to adjust the</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// type of boolean operations to be regbank legal. All SALU booleans need to be</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// widened to 32-bits, and all VALU booleans need to be s1 values.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/// A noteworthy exception to the s1-means-vcc rule is for legalization artifact</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// casts. G_TRUNC s1 results, and G_SEXT/G_ZEXT/G_ANYEXT sources are never vcc</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/// bank. A non-boolean source (such as a truncate from a 1-bit load from</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// memory) will require a copy to the VCC bank which will require clearing the</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/// high bits and inserting a compare.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/// \par Constant bus restriction</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/// VALU instructions have a limitation known as the constant bus</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/// restriction. Most VALU instructions can use SGPR operands, but may read at</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/// most 1 SGPR or constant literal value (this to 2 in gfx10 for most</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// instructions). This is one unique SGPR, so the same SGPR may be used for</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// multiple operands. From a register bank perspective, any combination of</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// operands should be legal as an SGPR, but this is contextually dependent on</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/// the SGPR operands all being the same register. There is therefore optimal to</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/// choose the SGPR with the most uses to minimize the number of copies.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// We avoid trying to solve this problem in RegBankSelect. Any VALU G_*</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// operation should have its source operands all mapped to VGPRs (except for</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// VCC), inserting copies from any SGPR operands. This the most trivial legal</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// mapping. Anything beyond the simplest 1:1 instruction selection would be too</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// complicated to solve here. Every optimization pattern or instruction</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// selected to multiple outputs would have to enforce this rule, and there</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// would be additional complexity in tracking this rule for every G_*</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// operation. By forcing all inputs to VGPRs, it also simplifies the task of</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/// picking the optimal operand combination from a post-isel optimization pass.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a>&quot;</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GenericMachineInstrs_8h.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerHelper_8h.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/RegisterBank.h</a>&quot;</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   86</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterBank.inc&quot;</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// This file will be TableGen&#39;ed at some point.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Observer to apply a register bank to new registers created by LegalizerHelper.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">class </span>ApplyRegBankMapping final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *NewBank;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> NewInsts;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  ApplyRegBankMapping(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI_,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI_, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB)</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    : RBI(RBI_), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(MRI_), NewBank(RB) {}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  ~ApplyRegBankMapping() {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : NewInsts)</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      applyBank(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  }</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// Set any registers that don&#39;t have a set register class or bank to SALU.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> applyBank(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">if</span> (Opc == AMDGPU::G_ANYEXT || Opc == AMDGPU::G_ZEXT ||</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        Opc == AMDGPU::G_SEXT) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="comment">// LegalizerHelper wants to use the basic legalization artifacts when</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="comment">// widening etc. We don&#39;t handle selection with vcc in artifact sources,</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="comment">// so we need to use a select instead to handle these properly.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">if</span> (SrcBank == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg) == <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1));</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg) == S32);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">// Replace the extension with a select, which really uses the boolean</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="comment">// source.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keyword">auto</span> True = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, Opc == AMDGPU::G_SEXT ? -1 : 1);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keyword">auto</span> False = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(DstReg, SrcReg, True, False);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(True.getReg(0), *NewBank);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(False.getReg(0), *NewBank);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      }</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">getRegClassOrRegBank</a>(DstReg));</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, *NewBank);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span> (Opc == AMDGPU::G_TRUNC) {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstBank != &amp;AMDGPU::VCCRegBank);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="comment">// We may see physical registers if building a real MI</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical() || <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">getRegClassOrRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = NewBank;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) == <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1)) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;               <span class="stringliteral">&quot;s1 operands should only be used for vector bools&quot;</span>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::G_TRUNC &amp;&amp;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::G_ANYEXT) &amp;&amp;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;               <span class="stringliteral">&quot;not expecting legalization artifacts here&quot;</span>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        RB = &amp;AMDGPU::VCCRegBank;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, *RB);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">void</span> erasingInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">void</span> createdInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// At this point, the instruction was just inserted and has no operands.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    NewInsts.push_back(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordtype">void</span> changingInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{}</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">void</span> changedInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// FIXME: In principle we should probably add the instruction to NewInsts,</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// but the way the LegalizerHelper uses the observer, we will always see the</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// registers we need to set the regbank on also referenced in a new</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// instruction.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;};</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">  196</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    : Subtarget(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(Subtarget.getRegisterInfo()),</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(Subtarget.getInstrInfo()) {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// HACK: Until this is fully tablegen&#39;d.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespacellvm.html#a084adf38bf21b0ef5bf7c4d7ded3242a">llvm::once_flag</a> InitializeRegisterBankFlag;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">static</span> <span class="keyword">auto</span> InitializeRegisterBankOnce = [<span class="keyword">this</span>]() {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AMDGPU::SGPRRegBankID) == &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;           &amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AMDGPU::VGPRRegBankID) == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;           &amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AMDGPU::AGPRRegBankID) == &amp;AMDGPU::AGPRRegBank);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    (void)<span class="keyword">this</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  };</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(InitializeRegisterBankFlag, InitializeRegisterBankOnce);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">  213</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordtype">unsigned</span> BankID = Bank.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> BankID == AMDGPU::VGPRRegBankID || BankID == AMDGPU::AGPRRegBankID;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">  218</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">AMDGPURegisterBankInfo::copyCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                          <span class="keywordtype">unsigned</span> Size)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// TODO: Should there be a UniformVGPRRegBank which can use readfirstlane?</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">if</span> (Dst.getID() == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      (<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(Src) || Src.getID() == AMDGPU::VCCRegBankID)) {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::numeric_limits&lt;unsigned&gt;::max</a>();</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// Bool values are tricky, because the meaning is based on context. The SCC</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// and VCC banks are for the natural scalar and vector conditions produced by</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// a compare.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// Legalization doesn&#39;t know about the necessary context, so an s1 use may</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// have been a truncate from an arbitrary value, in which case a copy (lowered</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// as a compare with 0) needs to be inserted.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">if</span> (Size == 1 &amp;&amp;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      (Dst.getID() == AMDGPU::SGPRRegBankID) &amp;&amp;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      (<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a>(Src) ||</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;       Src.getID() == AMDGPU::SGPRRegBankID ||</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;       Src.getID() == AMDGPU::VCCRegBankID))</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::numeric_limits&lt;unsigned&gt;::max</a>();</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// There is no direct copy between AGPRs.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">if</span> (Dst.getID() == AMDGPU::AGPRRegBankID &amp;&amp;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      Src.getID() == AMDGPU::AGPRRegBankID)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">RegisterBankInfo::copyCost</a>(Dst, Src, Size);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">  249</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">AMDGPURegisterBankInfo::getBreakDownCost</a>(</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMapping,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurBank)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// Check if this is a breakdown for G_LOAD to move the pointer from SGPR to</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// VGPR.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// FIXME: Is there a better way to do this?</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> (ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> &gt;= 2 || ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> &gt;= 64)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> 10; <span class="comment">// This is expensive.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> == 2 &amp;&amp;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == 32 &amp;&amp;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == 0 &amp;&amp;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == 32 &amp;&amp;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == 32 &amp;&amp;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;         ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a> == ValMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[1].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// 32-bit extract of a 64-bit value is just access of a subregister, so free.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">// TODO: Cost of 0 hits assert, though it&#39;s not clear it&#39;s what we really</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// want.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// alignment restrictions, but this probably isn&#39;t important.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">  275</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">AMDGPURegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                               <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">if</span> (&amp;RC == &amp;AMDGPU::SReg_1RegClass)</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VCCRegBank;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// We promote real scalar booleans to SReg_32. Any SGPR using s1 is really a</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// VCC-like use.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(&amp;RC)) {</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// FIXME: This probably came from a copy from a physical register, which</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// should be inferable from the copied to-type. We don&#39;t have many boolean</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// physical register constraints so just assume a normal SGPR for now.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">isValid</a>())</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordflow">return</span> AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> Ty == <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1) ? AMDGPU::VCCRegBank : AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(&amp;RC) ? AMDGPU::AGPRRegBank : AMDGPU::VGPRRegBank;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> NumOps&gt;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab56c620be1d666d3be7f03c77a81a6c4">  297</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">AMDGPURegisterBankInfo::addMappingFromTable</a>(</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, NumOps&gt; RegSrcOpIdx,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;NumOps&gt;</a>&gt; Table)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 10&gt;</a> <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordtype">unsigned</span> Sizes[NumOps];</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(RegSrcOpIdx[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]).getReg();</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    Sizes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordtype">unsigned</span> SizeI = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SizeI);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">// getInstrMapping&#39;s default mapping uses ID 1, so start at 2.</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordtype">unsigned</span> MappingID = 2;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Entry : Table) {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <span class="keywordtype">int</span> OpIdx = RegSrcOpIdx[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[OpIdx] = AMDGPU::getValueMapping(Entry.RegBanks[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], Sizes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    AltMappings.push_back(&amp;<a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(MappingID++, Entry.Cost,</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                                 <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(<a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>),</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                                 <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>.size()));</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">  334</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a>(</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;3&gt;</a> Table[2] = {</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <span class="comment">// Need a readfirstlane for the index.</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    };</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, Table);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;4&gt;</a> Table[4] = {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="comment">// Need readfirstlane of first op</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="comment">// Need readfirstlane of second op</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="comment">// Need readfirstlane of both ops</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 3 }</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    };</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// rsrc, voffset, offset</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 4&gt; RegSrcOpIdx = { { 0, 2, 3, 4 } };</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;4&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, Table);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  }</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  }</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;}</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">  374</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a>(</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_buffer_load: {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;2&gt;</a> Table[4] = {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <span class="comment">// Only need 1 register in loop</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 300 },</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="comment">// Have to waterfall the resource.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="comment">// Have to waterfall the resource, and the offset.</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1500 }</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    };</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// rsrc, offset</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 2&gt; RegSrcOpIdx = { { 2, 3 } };</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;2&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, Table);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">// VGPR = M0, VGPR</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;3&gt;</a> Table[2] = {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID  }, 1 },</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="comment">// Need a readfirstlane for m0</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    };</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, Table);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  }</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">// FIXME: Should have no register for immediate</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;1&gt;</a> Table[2] = {</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="comment">// Perfectly legal.</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      { { AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="comment">// Need readlane</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      { { AMDGPU::VGPRRegBankID }, 3 }</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    };</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keyword">const</span> std::array&lt;unsigned, 1&gt; RegSrcOpIdx = { { 2 } };</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RegSrcOpIdx, Table);</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  }</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// FIXME: Returns uniform if there&#39;s no source value information. This is</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// probably wrong.</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">  432</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOneMemOperand())</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> AS = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>();</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsConst = AS == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                       AS == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3fa1caf1e287a5fe7250388d66ed72aa0c1">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// Require 4-byte alignment.</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">return</span> MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>() &gt;= <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4) &amp;&amp;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;         <span class="comment">// Can&#39;t do a scalar atomic load.</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;         !MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">isAtomic</a>() &amp;&amp;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;         <span class="comment">// Don&#39;t use scalar loads for volatile accesses to non-constant address</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;         <span class="comment">// spaces.</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;         (IsConst || !MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">isVolatile</a>()) &amp;&amp;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;         <span class="comment">// Memory must be known constant, or not written before this load.</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;         (IsConst || MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a88b252120eea5192e81cf30e81eccbe9">isInvariant</a>() || (MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>() &amp; <a class="code" href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">MONoClobber</a>)) &amp;&amp;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;         <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">AMDGPUInstrInfo::isUniformMMO</a>(MMO);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;}</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">  453</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">AMDGPURegisterBankInfo::getInstrAlternativeMappings</a>(</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT:</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF: {</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (Size == 1) {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;1&gt;</a> Table[3] = {</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        { { AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        { { AMDGPU::SGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        { { AMDGPU::VCCRegBankID }, 1 }</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      };</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {{ 0 }}, Table);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX:</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE: {</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;1&gt;</a> Table[2] = {</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      { { AMDGPU::VGPRRegBankID }, 1 },</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      { { AMDGPU::SGPRRegBankID }, 1 }</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    };</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">return</span> addMappingFromTable&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {{ 0 }}, Table);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_XOR: {</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">if</span> (Size == 1) {</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      <span class="comment">// s_{and|or|xor}_b32 set scc when the result of the 32-bit op is not 0.</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SCCMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;          {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32),</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32),</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32)}),</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      AltMappings.push_back(&amp;SCCMapping);</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VCCMapping0 = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        2, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;          {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size),</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;           AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size),</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;           AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size)}),</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        3); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      AltMappings.push_back(&amp;VCCMapping0);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    }</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">if</span> (Size != 64)</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size)}),</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    AltMappings.push_back(&amp;SSMapping);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      2, 2, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      3); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    AltMappings.push_back(&amp;VVMapping);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXTLOAD:</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXTLOAD: {</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordtype">unsigned</span> PtrSize = PtrTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code" href="classllvm_1_1LLT.html#ac33fa4c8cfeb9287f51f95404a459de8">getAddressSpace</a>();</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">if</span> ((AS != <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3fa77b1c964e2ff99057bf5e75140457abe">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; AS != <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3fa5b71ba6fa435ec288aba849e113721a7">AMDGPUAS::REGION_ADDRESS</a> &amp;&amp;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;         AS != <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>) &amp;&amp;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;          1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                    {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                     AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, PtrSize)}),</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;          2); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      AltMappings.push_back(&amp;SSMapping);</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    }</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        2, 1,</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;            {AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;             AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, PtrSize)}),</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        2); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    AltMappings.push_back(&amp;VVMapping);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="comment">// It may be possible to have a vgpr = load sgpr mapping here, because</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">// the mubuf instructions support this kind of load, but probably for only</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">// gfx7 and older.  However, the addressing mode matching in the instruction</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="comment">// selector should be able to do a better job of detecting and selecting</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">// these kinds of loads from the vgpr = load vgpr mapping.</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  }</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1),</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size)}),</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    AltMappings.push_back(&amp;SSMapping);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      4); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    AltMappings.push_back(&amp;VVMapping);</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  }</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UADDE:</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_USUBE:</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SADDE:</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SSUBE: {</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SSMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1,</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1),</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1)}),</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      5); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    AltMappings.push_back(&amp;SSMapping);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VVMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(2, 1,</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1)}),</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      5); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    AltMappings.push_back(&amp;VVMapping);</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  }</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 1);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="comment">// TODO: Change type to 32 for scalar</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;SMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1), <span class="keyword">nullptr</span>}),</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      2); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    AltMappings.push_back(&amp;SMapping);</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;VMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1), <span class="keyword">nullptr</span> }),</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      2); <span class="comment">// Num Operands</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    AltMappings.push_back(&amp;VMapping);</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  }</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC:</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  }</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;}</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">  640</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">AMDGPURegisterBankInfo::split64BitValueForMapping</a>(</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> &amp;Regs,</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy,</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HalfTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32);</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI();</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LoLHS = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(HalfTy);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> HiLHS = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(HalfTy);</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(LoLHS, *Bank);</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(HiLHS, *Bank);</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  Regs.push_back(LoLHS);</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  Regs.push_back(HiLHS);</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::G_UNMERGE_VALUES)</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    .addDef(LoLHS)</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    .addDef(HiLHS)</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    .addUse(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/// Replace the current type each register in \p Regs has with \p NewTy</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">  663</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Regs,</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                          <a class="code" href="classllvm_1_1LLT.html">LLT</a> NewTy) {</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : Regs) {</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == NewTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>());</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">setType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, NewTy);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  }</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160; </div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">  671</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>()) {</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aa911a7e9e51b7ed20810fc819efe6a26">getElementCount</a>().<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a1618ca92d9fa0b2b577698fb006b84cc">isKnownMultipleOf</a>(2));</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#ae74a60e5edcee0609a1e4fddc62a8a01">LLT::scalarOrVector</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aa911a7e9e51b7ed20810fc819efe6a26">getElementCount</a>().<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#ae7510a639ca53c1bfa1c90c6dfc7eb2e">divideCoefficientBy</a>(2),</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                               Ty.<a class="code" href="classllvm_1_1LLT.html#aa24450f600cabd7212bd264a6dbc190c">getElementType</a>());</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  }</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() % 2 == 0);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() / 2);</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// Build one or more V_READFIRSTLANE_B32 instructions to move the given vector</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">// source value into a scalar register.</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">  684</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">AMDGPURegisterBankInfo::buildReadFirstLane</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                                                    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                                                    <a class="code" href="classllvm_1_1Register.html">Register</a> Src)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Src);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">if</span> (Bank == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">return</span> Src;</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> % 32 == 0);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">if</span> (Bank != &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">// We need to copy from AGPR to VGPR</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    Src = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(Ty, Src).getReg(0);</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Src, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  }</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordtype">unsigned</span> NumParts = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> / 32;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> SrcParts;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> DstParts;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> == 32) {</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    SrcParts.push_back(Src);</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keyword">auto</span> Unmerge = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(S32, Src);</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumParts; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      SrcParts.push_back(Unmerge.getReg(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  }</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumParts; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcPart = SrcParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstPart = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">setType</a>(DstPart, NumParts == 1 ? Ty : S32);</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Constrained =</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcPart, AMDGPU::VGPR_32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    (void)Constrained;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Constrained &amp;&amp; <span class="stringliteral">&quot;Failed to constrain readfirstlane src reg&quot;</span>);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160; </div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::V_READFIRSTLANE_B32, {DstPart}, {SrcPart});</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    DstParts.push_back(DstPart);</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  }</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> == 32)</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">return</span> DstParts[0];</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMergeLikeInstr(Ty, DstParts).getReg(0);</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Dst, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">return</span> Dst;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/// Legalize instruction \p MI where operands in \p OpIndices must be SGPRs. If</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/// execute the instruction for each unique combination of values in all lanes</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/// in the wave. The block will be split such that rest of the instructions are</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/// moved to a new block.</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/// Essentially performs this loop:</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/// Save Execution Mask</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/// For (Lane : Wavefront) {</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">///   Enable Lane, Disable all other lanes</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">///   SGPR = read SGPR value for current lane from VGPR</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">///   VGPRResult[Lane] = use_op SGPR</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/// }</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">/// Restore Execution Mask</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/// There is additional complexity to try for compare values to identify the</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/// unique values used.</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">  756</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;MachineBasicBlock::iterator&gt;</a> Range,</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> &amp;SGPROperandRegs,</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">// Track use registers which have already been expanded with a readfirstlane</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">// sequence. This may have multiple uses if moving a sequence.</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;Register, Register&gt;</a> WaterfalledRegMap;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB();</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *WaveRC = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>();</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovExecOpc =</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovExecTermOpc =</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32_term : AMDGPU::S_MOV_B64_term;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160; </div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> XorTermOpc = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    AMDGPU::S_XOR_B32_term : AMDGPU::S_XOR_B64_term;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> AndSaveExecOpc =  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    AMDGPU::S_AND_SAVEEXEC_B32 : AMDGPU::S_AND_SAVEEXEC_B64;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ExecReg =  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> OrigRangeSize = std::distance(Range.begin(), Range.end());</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SaveExecReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InitSaveExecReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="comment">// Don&#39;t bother using generic instructions/registers for the exec mask.</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(TargetOpcode::IMPLICIT_DEF)</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    .addDef(InitSaveExecReg);</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhiExec = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewExec = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(WaveRC);</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">// To insert the loop we need to split the block. Move everything before this</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">// point to a new block, and insert a new empty block before this instruction.</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BodyBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RestoreExecBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  ++<a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, LoopBB);</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, BodyBB);</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, RestoreExecBB);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, RemainderBB);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160; </div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(BodyBB);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  BodyBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RestoreExecBB);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  BodyBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="comment">// Move the rest of the block into a new block.</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Range.end(), <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  RestoreExecBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RemainderBB);</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160; </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*LoopBB, LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(<a class="code" href="AMDGPURewriteUndefForPHI_8cpp.html#a2e83cb1bc3f5e8986cbd14575755a134">TargetOpcode::PHI</a>)</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      .addDef(PhiExec)</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      .addReg(InitSaveExecReg)</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      .addMBB(&amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      .addReg(NewExec)</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      .addMBB(BodyBB);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160; </div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getDL();</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstInst = *Range.begin();</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160; </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">// Move the instruction into the loop body. Note we moved everything after</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// Range.end() already into a new block, so Range.end() is no longer valid.</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  BodyBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(BodyBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Range.begin(), <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="comment">// Figure out the iterator range after splicing the instructions.</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewBegin = FirstInst.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keyword">auto</span> NewEnd = BodyBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setMBB(*LoopBB);</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160; </div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(std::distance(NewBegin, NewEnd) == OrigRangeSize);</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(NewBegin, NewEnd)) {</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses()) {</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> OldReg = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <span class="keywordflow">if</span> (!SGPROperandRegs.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(OldReg))</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="comment">// See if we already processed this register in another instruction in the</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="comment">// sequence.</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keyword">auto</span> OldVal = WaterfalledRegMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(OldReg);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="keywordflow">if</span> (OldVal != WaterfalledRegMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>()) {</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(OldVal-&gt;second);</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      }</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> OpReg = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> OpTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(OpReg);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(OpReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <span class="keywordflow">if</span> (OpBank != &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        <span class="comment">// Insert copy from AGPR to VGPR before the loop.</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setMBB(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        OpReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(OpTy, OpReg).getReg(0);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(OpReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setMBB(*LoopBB);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      }</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> CurrentLaneReg = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpReg);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; </div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <span class="comment">// Build the comparison(s).</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keywordtype">unsigned</span> OpSize = OpTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <span class="keywordtype">bool</span> Is64 = OpSize % 64 == 0;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <span class="keywordtype">unsigned</span> PartSize = Is64 ? 64 : 32;</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> PartTy = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(PartSize);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="keywordtype">unsigned</span> NumParts = OpSize / PartSize;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> OpParts;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> CurrentLaneParts;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      <span class="keywordflow">if</span> (NumParts == 1) {</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        OpParts.push_back(OpReg);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        CurrentLaneParts.push_back(CurrentLaneReg);</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        <span class="keyword">auto</span> UnmergeOp = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(PartTy, OpReg);</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        <span class="keyword">auto</span> UnmergeCurrentLane = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(PartTy, CurrentLaneReg);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumParts; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;          OpParts.push_back(UnmergeOp.getReg(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;          CurrentLaneParts.push_back(UnmergeCurrentLane.getReg(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;          <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(OpParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;          <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CurrentLaneParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        }</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      }</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumParts; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <span class="keyword">auto</span> CmpReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildICmp(<a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>, S1, CurrentLaneParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>],</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                  OpParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]).getReg(0);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CmpReg, AMDGPU::VCCRegBank);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        <span class="keywordflow">if</span> (!CondReg) {</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;          CondReg = CmpReg;</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;          CondReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAnd(S1, CondReg, CmpReg).getReg(0);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;          <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CondReg, AMDGPU::VCCRegBank);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        }</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      }</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setReg(CurrentLaneReg);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <span class="comment">// Make sure we don&#39;t re-process this register again.</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      WaterfalledRegMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::pair(OldReg, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg()));</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    }</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  }</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">// The ballot becomes a no-op during instruction selection.</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  CondReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildIntrinsic(Intrinsic::amdgcn_ballot,</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                             {<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? 32 : 64)},</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                             <span class="keyword">false</span>)</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                .addReg(CondReg)</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                .getReg(0);</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e">setRegClass</a>(CondReg, WaveRC);</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="comment">// Update EXEC, save the original EXEC value to VCC.</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AndSaveExecOpc)</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    .addDef(NewExec)</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    .addReg(CondReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160; </div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa18b5ef8a2c55e42b08affe5d0323e12">setSimpleHint</a>(NewExec, CondReg);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160; </div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*BodyBB, BodyBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(XorTermOpc)</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    .addDef(ExecReg)</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    .addReg(ExecReg)</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    .addReg(NewExec);</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160; </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="comment">// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="comment">// s_cbranch_scc0?</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160; </div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="comment">// Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::SI_WATERFALL_LOOP).addMBB(LoopBB);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">// Save the EXEC mask before the loop.</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <a class="code" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>-&gt;get(MovExecOpc), SaveExecReg)</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ExecReg);</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="comment">// Restore the EXEC mask after the loop.</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setMBB(*RestoreExecBB);</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(MovExecTermOpc)</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    .addDef(ExecReg)</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    .addReg(SaveExecReg);</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="comment">// Set the insert point after the original instruction, so any new</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">// instructions will be in the remainder.</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*RemainderBB, RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160; </div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;}</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">// Return any unique registers used by \p MI at \p OpIndices that need to be</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">// handled in a waterfall loop. Returns these registers in \p</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">// SGPROperandRegs. Returns true if there are any operands to handle and a</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">// waterfall loop is necessary.</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">  972</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">AMDGPURegisterBankInfo::collectWaterfallOperands</a>(</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> &amp;SGPROperandRegs, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : OpIndices) {</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>).isUse());</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>).getReg();</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">if</span> (OpBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      SGPROperandRegs.<a class="code" href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">insert</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  }</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160; </div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">// No operands need to be replaced, so no need to loop.</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">return</span> !SGPROperandRegs.<a class="code" href="classllvm_1_1SmallSet.html#a34384400167eb6ebf71fa89d98ba03bc">empty</a>();</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;}</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160; </div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8054fd66e07e0d1b528b890a8554a290">  987</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">// Use a set to avoid extra readfirstlanes in the case where multiple operands</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">// are the same register.</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> SGPROperandRegs;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(SGPROperandRegs, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpIndices))</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160; </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)),</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                SGPROperandRegs, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;}</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160; </div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af24440df02989c99abd91167e9e143e1"> 1002</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">AMDGPURegisterBankInfo::executeInWaterfallLoop</a>(</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpIndices);</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;}</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160; </div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">// Legalize an operand that must be an SGPR by inserting a readfirstlane.</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d"> 1010</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a>(</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getReg();</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">if</span> (Bank == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160; </div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).setReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;}</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">/// Split \p Ty into 2 pieces. The first will have \p FirstSize bits, and the</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/// rest will be in the remainder.</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#aed86890d7fabb33f5a4e1d8dbbd2ff68"> 1025</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;LLT, LLT&gt; <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aed86890d7fabb33f5a4e1d8dbbd2ff68">splitUnequalType</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keywordtype">unsigned</span> FirstSize) {</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordtype">unsigned</span> TotalSize = Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>())</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordflow">return</span> {<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(FirstSize), <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(TotalSize - FirstSize)};</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#aa24450f600cabd7212bd264a6dbc190c">getElementType</a>();</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FirstSize % EltSize == 0);</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160; </div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordtype">unsigned</span> FirstPartNumElts = FirstSize / EltSize;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordtype">unsigned</span> RemainderElts = (TotalSize - FirstSize) / EltSize;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160; </div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">return</span> {<a class="code" href="classllvm_1_1LLT.html#ae74a60e5edcee0609a1e4fddc62a8a01">LLT::scalarOrVector</a>(<a class="code" href="classllvm_1_1ElementCount.html#a584cb8dfa0090b33a969c4dda27337f6">ElementCount::getFixed</a>(FirstPartNumElts), EltTy),</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;          <a class="code" href="classllvm_1_1LLT.html#ae74a60e5edcee0609a1e4fddc62a8a01">LLT::scalarOrVector</a>(<a class="code" href="classllvm_1_1ElementCount.html#a584cb8dfa0090b33a969c4dda27337f6">ElementCount::getFixed</a>(RemainderElts), EltTy)};</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;}</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160; </div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79"> 1041</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79">widen96To128</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) {</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>())</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(128);</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160; </div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#aa24450f600cabd7212bd264a6dbc190c">getElementType</a>();</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(128 % EltTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 0);</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(128 / EltTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), EltTy);</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921"> 1050</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">AMDGPURegisterBankInfo::applyMappingLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LoadTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordtype">unsigned</span> LoadSize = LoadTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxNonSmrdLoadSize = 128;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160; </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="comment">// There are some special cases that we need to look at for 32 bit and 96</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="comment">// bit SGPR loads otherwise we have nothing to do.</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">if</span> (LoadSize != 32 &amp;&amp; LoadSize != 96)</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemSize = 8 * MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>();</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="comment">// Scalar loads of size 8 or 16 bit with proper alignment may be widened to</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="comment">// 32 bit. Check to see if we need to widen the memory access, 8 or 16 bit</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="comment">// scalar loads should have a load size of 32 but memory access size of less</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="comment">// than 32.</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">if</span> (LoadSize == 32 &amp;&amp;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        (MemSize == 32 || LoadTy.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>() || !<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160; </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160; </div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    ApplyRegBankMapping <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160; </div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">if</span> (LoadSize == 32) {</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <span class="comment">// This is an extending load from a sub-dword size. Widen the memory</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <span class="comment">// access size to 4 bytes and clear the extra high bits appropriately</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_SEXTLOAD) {</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        <span class="comment">// Must extend the sign bit into higher bits for a G_SEXTLOAD</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        <span class="keyword">auto</span> WideLoad = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLoadFromOffset(S32, PtrReg, *MMO, 0);</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSExtInReg(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), WideLoad, MemSize);</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_ZEXTLOAD) {</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;        <span class="comment">// Must extend zero into higher bits with an AND for a G_ZEXTLOAD</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <span class="keyword">auto</span> WideLoad = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLoadFromOffset(S32, PtrReg, *MMO, 0);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildZExtInReg(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), WideLoad, MemSize);</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      } <span class="keywordflow">else</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        <span class="comment">// We do not need to touch the higher bits for regular loads.</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLoadFromOffset(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), PtrReg, *MMO, 0);</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      <span class="comment">// 96-bit loads are only available for vector loads. We need to split this</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <span class="comment">// into a 64-bit part, and 32 (unless we can widen to a 128-bit load).</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordflow">if</span> (MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>() &lt; <a class="code" href="structllvm_1_1Align.html">Align</a>(16)) {</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;        <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstBank);</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyBank);</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;        <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, ApplyBank, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        <a class="code" href="classllvm_1_1LLT.html">LLT</a> Part64, Part32;</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        std::tie(Part64, Part32) = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aed86890d7fabb33f5a4e1d8dbbd2ff68">splitUnequalType</a>(LoadTy, 64);</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#a8eb21f893b8039f4edcc3e3bce0c319e">reduceLoadStoreWidth</a>(cast&lt;GAnyLoad&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), 0, Part64) !=</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;            <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        <a class="code" href="classllvm_1_1LLT.html">LLT</a> WiderTy = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79">widen96To128</a>(LoadTy);</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <span class="keyword">auto</span> WideLoad = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLoadFromOffset(WiderTy, PtrReg, *MMO, 0);</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        <span class="keywordflow">if</span> (WiderTy.<a class="code" href="classllvm_1_1LLT.html#a3989251b1a714fc8296685f77eac6e87">isScalar</a>())</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;          <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildTrunc(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), WideLoad);</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;          <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildDeleteTrailingVectorElements(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(),</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                                              WideLoad);</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        }</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      }</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    }</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160; </div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  }</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160; </div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="comment">// 128-bit loads are supported for all instruction types.</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">if</span> (LoadSize &lt;= MaxNonSmrdLoadSize)</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160; </div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 16&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> SrcRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160; </div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">if</span> (SrcRegs.empty())</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    SrcRegs.push_back(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160; </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadSize % MaxNonSmrdLoadSize == 0);</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160; </div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">// RegBankSelect only emits scalar types, so we need to reset the pointer</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">// operand to a pointer type.</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BasePtrReg = SrcRegs[0];</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">setType</a>(BasePtrReg, PtrTy);</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160; </div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordtype">unsigned</span> NumSplitParts = LoadTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() / MaxNonSmrdLoadSize;</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LoadSplitTy = LoadTy.<a class="code" href="classllvm_1_1LLT.html#af11a4c235044d52af7fbf840dec3f278">divide</a>(NumSplitParts);</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  ApplyRegBankMapping Observer(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Observer);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF(), Observer, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160; </div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">if</span> (LoadTy.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>()) {</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aa8fe481cda91a90b364e410009785003">fewerElementsVector</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, LoadSplitTy) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">narrowScalar</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, LoadSplitTy) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  }</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160; </div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;}</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160; </div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e"> 1162</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">AMDGPURegisterBankInfo::applyMappingDynStackAlloc</a>(</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getMF();</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;TFI = *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getFrameLowering();</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160; </div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="comment">// Guard in case the stack growth direction ever changes with scratch</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="comment">// instructions.</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">if</span> (TFI.getStackGrowthDirection() == <a class="code" href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">TargetFrameLowering::StackGrowsDown</a>)</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> AllocSize = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="namespacellvm.html#ad4b2e7a84faf3d7b6ffb84b541358e00">assumeAligned</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm());</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160; </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SizeBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AllocSize, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="comment">// TODO: Need to emit a wave reduction to get the maximum size.</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">if</span> (SizeBank != &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Dst);</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> IntPtrTy = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(PtrTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>());</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160; </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SPReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getStackPtrOffsetReg();</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyBank);</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160; </div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keyword">auto</span> WaveSize = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32), <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getWavefrontSizeLog2());</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keyword">auto</span> ScaledSize = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildShl(IntPtrTy, AllocSize, WaveSize);</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160; </div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keyword">auto</span> SPCopy = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(PtrTy, SPReg);</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">if</span> (Alignment &gt; TFI.getStackAlign()) {</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keyword">auto</span> PtrAdd = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildPtrAdd(PtrTy, SPCopy, ScaledSize);</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMaskLowPtrBits(Dst, PtrAdd,</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                          <a class="code" href="namespacellvm.html#ad82de9da62635df78a534de0f16c1129">Log2</a>(Alignment) + <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getWavefrontSizeLog2());</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildPtrAdd(Dst, SPCopy, ScaledSize);</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  }</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160; </div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;}</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160; </div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b"> 1209</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">AMDGPURegisterBankInfo::applyMappingImage</a>(</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">AMDGPURegisterBankInfo::OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">int</span> RsrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> NumDefs = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs();</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">// The reported argument index is relative to the IR intrinsic call arguments,</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="comment">// so we need to shift by the number of defs and the intrinsic ID.</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  RsrcIdx += NumDefs + 1;</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160; </div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="comment">// Insert copies to VGPR arguments.</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="comment">// Fixup any SGPR arguments.</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> SGPRIndexes;</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NumDefs, NumOps = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).isReg())</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160; </div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="comment">// If this intrinsic has a sampler, it immediately follows rsrc.</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx + 1)</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;      SGPRIndexes.push_back(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  }</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160; </div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, SGPRIndexes);</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;}</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#af74ba83dde21c4eb9ced98ce5c77879f"> 1236</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>)</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">// TODO: Guard against this being an implicit def</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;}</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">// Analyze a combined offset from an llvm.amdgcn.s.buffer intrinsic and store</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// the three offsets (voffset, soffset and instoffset)</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4"> 1248</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI,</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                 <a class="code" href="classllvm_1_1Register.html">Register</a> CombinedOffset, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;VOffsetReg,</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                 <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SOffsetReg, int64_t &amp;InstOffsetVal,</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                 <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment) {</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI();</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160; </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">if</span> (std::optional&lt;int64_t&gt; <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> =</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;          <a class="code" href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">getIConstantVRegSExtVal</a>(CombinedOffset, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> SOffset, ImmOffset;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">AMDGPU::splitMUBUFOffset</a>(*<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, SOffset, ImmOffset, &amp;RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>,</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                                 Alignment)) {</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;      VOffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      SOffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, SOffset).getReg(0);</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;      InstOffsetVal = ImmOffset;</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(VOffsetReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(SOffsetReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      <span class="keywordflow">return</span> SOffset + ImmOffset;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    }</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  }</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160; </div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160; </div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  std::tie(<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) =</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a0aae3b4716371b7413849fa7d20df1ac">AMDGPU::getBaseWithConstantOffset</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, CombinedOffset);</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160; </div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> SOffset, ImmOffset;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &gt; 0 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">AMDGPU::splitMUBUFOffset</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SOffset, ImmOffset,</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                                  &amp;RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>, Alignment)) {</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      VOffsetReg = <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      SOffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, SOffset).getReg(0);</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(SOffsetReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      InstOffsetVal = ImmOffset;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <span class="keywordflow">return</span> 0; <span class="comment">// XXX - Why is this 0?</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    }</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160; </div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="comment">// If we have SGPR base, we can use it for soffset.</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">if</span> (SOffset == 0) {</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;      VOffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(VOffsetReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;      SOffsetReg = <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      InstOffsetVal = ImmOffset;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      <span class="keywordflow">return</span> 0; <span class="comment">// XXX - Why is this 0?</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    }</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  }</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="comment">// Handle the variable sgpr + vgpr case.</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Add = <a class="code" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(AMDGPU::G_ADD, CombinedOffset, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">if</span> (Add &amp;&amp; (<span class="keywordtype">int</span>)<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &gt;= 0) {</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Add-&gt;getOperand(1).getReg());</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src1 = <a class="code" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Add-&gt;getOperand(2).getReg());</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Src0Bank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src0, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Src1Bank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src1, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160; </div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordflow">if</span> (Src0Bank == &amp;AMDGPU::VGPRRegBank &amp;&amp; Src1Bank == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      VOffsetReg = Src0;</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      SOffsetReg = Src1;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    }</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160; </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">if</span> (Src0Bank == &amp;AMDGPU::SGPRRegBank &amp;&amp; Src1Bank == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      VOffsetReg = Src1;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      SOffsetReg = Src0;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    }</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  }</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160; </div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="comment">// Ensure we have a VGPR for the combined offset. This could be an issue if we</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="comment">// have an SGPR offset and a VGPR resource.</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(CombinedOffset, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *RBI.<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    VOffsetReg = CombinedOffset;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    VOffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, CombinedOffset).getReg(0);</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(VOffsetReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  }</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  SOffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(SOffsetReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;}</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160; </div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26"> 1334</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">AMDGPURegisterBankInfo::applyMappingSBufferLoad</a>(</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>();</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a>();</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Dst);</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160; </div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RSrcBank =</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OffsetBank =</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(2).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">if</span> (RSrcBank == &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      OffsetBank == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Legal mapping</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160; </div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="comment">// FIXME: 96-bit case was widened during legalize. We need to narrow it back</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="comment">// here but don&#39;t have an MMO.</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; </div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordtype">unsigned</span> LoadSize = Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordtype">int</span> NumLoads = 1;</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">if</span> (LoadSize == 256 || LoadSize == 512) {</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    NumLoads = LoadSize / 128;</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    Ty = Ty.<a class="code" href="classllvm_1_1LLT.html#af11a4c235044d52af7fbf840dec3f278">divide</a>(NumLoads);</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  }</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160; </div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">// Use the alignment to ensure that the required offsets will fit into the</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="comment">// immediate offsets.</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = NumLoads &gt; 1 ? <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(16 * NumLoads) : <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1);</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SOffset;</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VOffset;</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  int64_t ImmOffset = 0;</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordtype">unsigned</span> MMOOffset = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, *<span class="keyword">this</span>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(),</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                                        VOffset, SOffset, ImmOffset, Alignment);</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160; </div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="comment">// TODO: 96-bit loads were widened to 128-bit results. Shrink the result if we</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="comment">// can, but we need to track an MMO for that.</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemSize = (Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() + 7) / 8;</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> MemAlign(4); <span class="comment">// FIXME: ABI type alignment?</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *BaseMMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(),</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    MemSize, MemAlign);</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">if</span> (MMOOffset != 0)</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    BaseMMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(BaseMMO, MMOOffset, MemSize);</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160; </div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="comment">// If only the offset is divergent, emit a MUBUF buffer load instead. We can</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="comment">// assume that the buffer is unswizzled.</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160; </div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RSrc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VIndex = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(VIndex, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> LoadParts(NumLoads);</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> Span(MII, &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB());</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160; </div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumLoads; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">if</span> (NumLoads == 1) {</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      LoadParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = Dst;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      LoadParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(Ty);</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(LoadParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    }</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160; </div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = BaseMMO;</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != 0)</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      BaseMMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(BaseMMO, MMOOffset + 16 * <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, MemSize);</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160; </div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::G_AMDGPU_BUFFER_LOAD)</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      .addDef(LoadParts[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])       <span class="comment">// vdata</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      .addUse(RSrc)               <span class="comment">// rsrc</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      .addUse(VIndex)             <span class="comment">// vindex</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      .addUse(VOffset)            <span class="comment">// voffset</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      .addUse(SOffset)            <span class="comment">// soffset</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;      .addImm(ImmOffset + 16 * <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <span class="comment">// offset(imm)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      .addImm(0)                  <span class="comment">// cachepolicy, swizzled buffer(imm)</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      .addImm(0)                  <span class="comment">// idxen(imm)</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      .addMemOperand(MMO);</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  }</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160; </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="comment">// TODO: If only the resource is a VGPR, it may be better to execute the</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="comment">// scalar load in the waterfall loop if the resource is expected to frequently</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="comment">// be dynamically uniform.</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">if</span> (RSrcBank != &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="comment">// Remove the original instruction to avoid potentially confusing the</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="comment">// waterfall loop logic.</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstr(*Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">begin</a>());</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160; </div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> OpsToWaterfall;</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160; </div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    OpsToWaterfall.<a class="code" href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">insert</a>(RSrc);</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">begin</a>(), Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#ad7baac24bfd68006d3efe73d6c3037f4">end</a>()),</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;                           OpsToWaterfall, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  }</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160; </div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordflow">if</span> (NumLoads != 1) {</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>())</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConcatVectors(Dst, LoadParts);</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMergeLikeInstr(Dst, LoadParts);</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  }</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160; </div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="comment">// We removed the instruction earlier with a waterfall loop.</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">if</span> (RSrcBank == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160; </div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;}</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160; </div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888"> 1453</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">AMDGPURegisterBankInfo::applyMappingBFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;                                             <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>();</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a>();</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="comment">// Insert basic copies</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160; </div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160; </div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160; </div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordtype">unsigned</span> FirstOpnd = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_INTRINSIC ? 2 : 1;</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FirstOpnd).getReg();</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FirstOpnd + 1).getReg();</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> WidthReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FirstOpnd + 2).getReg();</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160; </div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <span class="keywordflow">if</span> (Ty == S32)</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160; </div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="comment">// There is no 64-bit vgpr bitfield extract instructions so the operation</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="comment">// is expanded to a sequence of instructions that implement the operation.</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyBank);</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160; </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64);</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="comment">// Shift the source operand so that extracted bits start at bit 0.</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <span class="keyword">auto</span> ShiftOffset = <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAShr(S64, SrcReg, OffsetReg)</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;                              : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLShr(S64, SrcReg, OffsetReg);</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keyword">auto</span> UnmergeSOffset = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge({S32, S32}, ShiftOffset);</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160; </div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <span class="comment">// A 64-bit bitfield extract uses the 32-bit bitfield extract instructions</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="comment">// if the width is a constant.</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> ConstWidth = <a class="code" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(WidthReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;      <span class="comment">// Use the 32-bit bitfield extract instruction if the width is a constant.</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <span class="comment">// Depending on the width size, use either the low or high 32-bits.</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      <span class="keyword">auto</span> Zero = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0);</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <span class="keyword">auto</span> WidthImm = ConstWidth-&gt;Value.getZExtValue();</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;      <span class="keywordflow">if</span> (WidthImm &lt;= 32) {</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        <span class="comment">// Use bitfield extract on the lower 32-bit source, and then sign-extend</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        <span class="comment">// or clear the upper 32-bits.</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        <span class="keyword">auto</span> Extract =</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;            <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSbfx(S32, UnmergeSOffset.getReg(0), Zero, WidthReg)</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                   : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUbfx(S32, UnmergeSOffset.getReg(0), Zero, WidthReg);</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        <span class="keyword">auto</span> Extend =</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;            <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAShr(S32, Extract, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 31)) : Zero;</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMergeLikeInstr(DstReg, {Extract, Extend});</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;        <span class="comment">// Use bitfield extract on upper 32-bit source, and combine with lower</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        <span class="comment">// 32-bit source.</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        <span class="keyword">auto</span> UpperWidth = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, WidthImm - 32);</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;        <span class="keyword">auto</span> Extract =</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;            <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;                ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSbfx(S32, UnmergeSOffset.getReg(1), Zero, UpperWidth)</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUbfx(S32, UnmergeSOffset.getReg(1), Zero, UpperWidth);</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMergeLikeInstr(DstReg, {UnmergeSOffset.getReg(0), Extract});</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      }</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    }</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="comment">// Expand to Src &gt;&gt; Offset &lt;&lt; (64 - Width) &gt;&gt; (64 - Width) using 64-bit</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="comment">// operations.</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <span class="keyword">auto</span> ExtShift = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSub(S32, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 64), WidthReg);</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keyword">auto</span> SignBit = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildShl(S64, ShiftOffset, ExtShift);</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAShr(S64, SignBit, ExtShift);</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLShr(S64, SignBit, ExtShift);</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  }</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160; </div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="comment">// The scalar form packs the offset and width in a single operand.</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160; </div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyBank);</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160; </div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="comment">// Ensure the high bits are clear to insert the offset.</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keyword">auto</span> OffsetMask = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, maskTrailingOnes&lt;unsigned&gt;(6));</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keyword">auto</span> ClampOffset = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAnd(S32, OffsetReg, OffsetMask);</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160; </div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="comment">// Zeros out the low bits, so don&#39;t bother clamping the input value.</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keyword">auto</span> ShiftWidth = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildShl(S32, WidthReg, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 16));</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160; </div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="comment">// Transformation function, pack the offset and width of a BFE into</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="comment">// the format expected by the S_BFE_I32 / S_BFE_U32. In the second</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="comment">// source, bits [5:0] contain the offset and bits [22:16] the width.</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keyword">auto</span> MergedInputs = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildOr(S32, ClampOffset, ShiftWidth);</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160; </div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="comment">// TODO: It might be worth using a pseudo here to avoid scc clobber and</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="comment">// register class constraints.</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Ty == S32 ? (<a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32) :</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                             (<a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I64 : AMDGPU::S_BFE_U64);</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160; </div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(Opc, {DstReg}, {SrcReg, MergedInputs});</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>, *<span class="keyword">this</span>))</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;failed to constrain BFE&quot;</span>);</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160; </div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;}</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160; </div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a367653388456c67ece31ff347e08cce6"> 1560</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a367653388456c67ece31ff347e08cce6">AMDGPURegisterBankInfo::applyMappingMAD_64_32</a>(</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>();</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a>();</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160; </div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="comment">// Insert basic copies.</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160; </div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst0 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst1 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src2 = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg();</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160; </div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a>(Src0) == &amp;AMDGPU::VGPRRegBank)</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordtype">bool</span> IsUnsigned = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_AMDGPU_MAD_U64_U32;</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1);</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160; </div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordtype">bool</span> DstOnValu = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a>(Src2) == &amp;AMDGPU::VGPRRegBank;</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordtype">bool</span> Accumulate = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160; </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keywordflow">if</span> (!DstOnValu) {</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Src2, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a42b1e7334c8da7ebef6e192f085eb563">m_ZeroInt</a>()))</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      Accumulate = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  }</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160; </div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="comment">// Keep the multiplication on the SALU.</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160; </div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstHi;</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMul(S32, Src0, Src1).getReg(0);</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <span class="keywordtype">bool</span> MulHiInVgpr = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160; </div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstLo, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160; </div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a36a1ca3491d61a86a05d8d698056b902">hasSMulHi</a>()) {</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    DstHi = IsUnsigned ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUMulH(S32, Src0, Src1).getReg(0)</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                       : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSMulH(S32, Src0, Src1).getReg(0);</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstHi, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VSrc0 = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, Src0).getReg(0);</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VSrc1 = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, Src1).getReg(0);</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160; </div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(VSrc0, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(VSrc1, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160; </div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    DstHi = IsUnsigned ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUMulH(S32, VSrc0, VSrc1).getReg(0)</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;                       : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSMulH(S32, VSrc0, VSrc1).getReg(0);</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstHi, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160; </div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <span class="keywordflow">if</span> (!DstOnValu) {</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;      DstHi = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstHi);</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;      MulHiInVgpr = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    }</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  }</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160; </div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <span class="comment">// Accumulate and produce the &quot;carry-out&quot; bit.</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="comment">// The &quot;carry-out&quot; is defined as bit 64 of the result when computed as a</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="comment">// big integer. For unsigned multiply-add, this matches the usual definition</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="comment">// of carry-out. For signed multiply-add, bit 64 is the sign bit of the</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="comment">// result, which is determined as:</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <span class="comment">//   sign(Src0 * Src1) + sign(Src2) + carry-out from unsigned 64-bit add</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> CarryType = DstOnValu ? S1 : S32;</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;CarryBank =</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;      DstOnValu ? AMDGPU::VCCRegBank : AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstBank =</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;      DstOnValu ? AMDGPU::VGPRRegBank : AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Carry;</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Zero;</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160; </div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">if</span> (!IsUnsigned) {</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    Zero = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Zero,</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;                   MulHiInVgpr ? AMDGPU::VGPRRegBank : AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160; </div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    Carry = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildICmp(<a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>, MulHiInVgpr ? S1 : S32, DstHi, Zero)</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;                .getReg(0);</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Carry, MulHiInVgpr ? AMDGPU::VCCRegBank</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                                      : AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160; </div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <span class="keywordflow">if</span> (DstOnValu &amp;&amp; !MulHiInVgpr) {</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;      Carry = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildTrunc(S1, Carry).getReg(0);</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Carry, AMDGPU::VCCRegBank);</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    }</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  }</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160; </div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">if</span> (Accumulate) {</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    <span class="keywordflow">if</span> (DstOnValu) {</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;      DstLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, DstLo).getReg(0);</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;      DstHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, DstHi).getReg(0);</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstLo, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstHi, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    }</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160; </div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="keyword">auto</span> Unmerge = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(S32, Src2);</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Lo = Unmerge.getReg(0);</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Hi = Unmerge.getReg(1);</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Src2Lo, DstBank);</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Src2Hi, DstBank);</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160; </div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <span class="keywordflow">if</span> (!IsUnsigned) {</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;      <span class="keyword">auto</span> Src2Sign = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildICmp(<a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>, CarryType, Src2Hi, Zero);</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Src2Sign.getReg(0), CarryBank);</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160; </div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      Carry = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildXor(CarryType, Carry, Src2Sign).getReg(0);</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Carry, CarryBank);</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    }</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; </div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keyword">auto</span> AddLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUAddo(S32, CarryType, DstLo, Src2Lo);</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    DstLo = AddLo.getReg(0);</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CarryLo = AddLo.getReg(1);</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstLo, DstBank);</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CarryLo, CarryBank);</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160; </div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keyword">auto</span> AddHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUAdde(S32, CarryType, DstHi, Src2Hi, CarryLo);</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    DstHi = AddHi.getReg(0);</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstHi, DstBank);</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160; </div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CarryHi = AddHi.getReg(1);</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CarryHi, CarryBank);</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160; </div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;    <span class="keywordflow">if</span> (IsUnsigned) {</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;      Carry = CarryHi;</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      Carry = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildXor(CarryType, Carry, CarryHi).getReg(0);</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Carry, CarryBank);</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    }</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">if</span> (IsUnsigned) {</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;      Carry = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(CarryType, 0).getReg(0);</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Carry, CarryBank);</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    }</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  }</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMergeLikeInstr(Dst0, {DstLo, DstHi});</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160; </div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">if</span> (DstOnValu) {</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(Dst1, Carry);</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildTrunc(Dst1, Carry);</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  }</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160; </div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;}</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160; </div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">// Return a suitable opcode for extending the operands of Opc when widening.</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4"> 1712</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMIN:</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMAX:</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <span class="keywordflow">return</span> TargetOpcode::G_SEXT;</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMIN:</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMAX:</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <span class="keywordflow">return</span> TargetOpcode::G_ZEXT;</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">return</span> TargetOpcode::G_ANYEXT;</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  }</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;}</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160; </div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">// Emit a legalized extension from &lt;2 x s16&gt; to 2 32-bit components, avoiding</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">// any illegal vector extend or unmerge operations.</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="keyword">static</span> std::pair&lt;Register, Register&gt;</div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3825d8ed3a1f18e5000c9d476be5aeeb"> 1730</a></span>&#160;<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3825d8ed3a1f18e5000c9d476be5aeeb">unpackV2S16ToS32</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> Src, <span class="keywordtype">unsigned</span> ExtOpcode) {</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">Bitcast</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBitcast(S32, Src);</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160; </div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">if</span> (ExtOpcode == TargetOpcode::G_SEXT) {</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keyword">auto</span> ExtLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSExtInReg(S32, <a class="code" href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">Bitcast</a>, 16);</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <span class="keyword">auto</span> ShiftHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAShr(S32, <a class="code" href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">Bitcast</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 16));</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="keywordflow">return</span> std::pair(ExtLo.getReg(0), ShiftHi.getReg(0));</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  }</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160; </div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keyword">auto</span> ShiftHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLShr(S32, <a class="code" href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">Bitcast</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 16));</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <span class="keywordflow">if</span> (ExtOpcode == TargetOpcode::G_ZEXT) {</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keyword">auto</span> ExtLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAnd(S32, <a class="code" href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">Bitcast</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0xffff));</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keywordflow">return</span> std::pair(ExtLo.getReg(0), ShiftHi.getReg(0));</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  }</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160; </div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ExtOpcode == TargetOpcode::G_ANYEXT);</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordflow">return</span> std::pair(<a class="code" href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">Bitcast</a>.getReg(0), ShiftHi.getReg(0));</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;}</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160; </div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">// For cases where only a single copy is inserted for matching register banks.</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">// Replace the register in the instruction operand</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176"> 1752</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="keyword">const</span> AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, <span class="keywordtype">unsigned</span> OpIdx) {</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 1&gt;</a> SrcReg(OpdMapper.getVRegs(OpIdx));</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  <span class="keywordflow">if</span> (!SrcReg.empty()) {</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg.size() == 1);</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    OpdMapper.getMI().getOperand(OpIdx).setReg(SrcReg[0]);</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  }</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160; </div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;}</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/// Handle register layout difference for f16 images for some subtargets.</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0"> 1765</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">AMDGPURegisterBankInfo::handleD16VData</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                                                <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                                                <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16);</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> StoreVT = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">if</span> (!StoreVT.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>() || StoreVT.<a class="code" href="classllvm_1_1LLT.html#aa24450f600cabd7212bd264a6dbc190c">getElementType</a>() != S16)</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160; </div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keyword">auto</span> Unmerge = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(S16, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160; </div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160; </div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> WideRegs;</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Unmerge-&gt;getNumOperands() - 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    WideRegs.push_back(Unmerge.getReg(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160; </div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordtype">int</span> NumElts = StoreVT.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>();</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160; </div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildMergeLikeInstr(<a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(NumElts, S32), WideRegs)</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;      .getReg(0);</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;}</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160; </div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="keyword">static</span> std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121"> 1791</a></span>&#160;<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121">getBaseWithConstantOffset</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  int64_t Const;</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a316dd9aa25d9ec9d6d21b56e4296e824">m_ICst</a>(Const)))</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    <span class="keywordflow">return</span> std::pair(<a class="code" href="classllvm_1_1Register.html">Register</a>(), Const);</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160; </div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>;</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a084265f50ae31dd0e36c2d0206c474f6">m_GAdd</a>(<a class="code" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>), <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a316dd9aa25d9ec9d6d21b56e4296e824">m_ICst</a>(Const))))</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keywordflow">return</span> std::pair(<a class="code" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, Const);</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="comment">// TODO: Handle G_OR used for add case</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="keywordflow">return</span> std::pair(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, 0);</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;}</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160; </div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c"> 1805</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">AMDGPURegisterBankInfo::splitBufferOffsets</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;                                           <a class="code" href="classllvm_1_1Register.html">Register</a> OrigOffset)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxImm = 4095;</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="keywordtype">unsigned</span> ImmOffset;</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160; </div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="comment">// TODO: Use AMDGPU::getBaseWithConstantOffset() instead.</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  std::tie(BaseReg, ImmOffset) = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121">getBaseWithConstantOffset</a>(*<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI(),</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                                                           OrigOffset);</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160; </div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#a2a2df5a25b9c703e74e82b48a75d0c3d">C1</a> = 0;</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keywordflow">if</span> (ImmOffset != 0) {</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="comment">// If the immediate value is too big for the immoffset field, put the value</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="comment">// and -4096 into the immoffset field so that the value that is copied/added</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="comment">// for the voffset field is a multiple of 4096, and it stands more chance</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <span class="comment">// of being CSEd with the copy/add for another similar load/store.</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="comment">// However, do not do that rounding down to a multiple of 4096 if that is a</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="comment">// negative number, as it appears to be illegal to have a negative offset</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="comment">// in the vgpr, even if adding the immediate offset makes it positive.</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <span class="keywordtype">unsigned</span> Overflow = ImmOffset &amp; ~MaxImm;</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    ImmOffset -= Overflow;</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keywordflow">if</span> ((int32_t)Overflow &lt; 0) {</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      Overflow += ImmOffset;</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      ImmOffset = 0;</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    }</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160; </div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <a class="code" href="lib_2Target_2README_8txt.html#a2a2df5a25b9c703e74e82b48a75d0c3d">C1</a> = ImmOffset;</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    <span class="keywordflow">if</span> (Overflow != 0) {</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;      <span class="keywordflow">if</span> (!BaseReg)</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;        BaseReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, Overflow).getReg(0);</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;      <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;        <span class="keyword">auto</span> OverflowVal = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, Overflow);</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;        BaseReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAdd(S32, BaseReg, OverflowVal).getReg(0);</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;      }</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    }</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  }</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160; </div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">if</span> (!BaseReg)</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    BaseReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 0).getReg(0);</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160; </div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keywordflow">return</span> {BaseReg, <a class="code" href="lib_2Target_2README_8txt.html#a2a2df5a25b9c703e74e82b48a75d0c3d">C1</a>};</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;}</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160; </div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0"> 1849</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">AMDGPURegisterBankInfo::buildVCopy</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI();</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg);</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32) {</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="comment">// Use a v_mov_b32 here to make the exec dependency explicit.</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::V_MOV_B32_e32)</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      .addDef(DstReg)</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      .addUse(SrcReg);</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::VGPR_32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;           <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  }</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160; </div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg1 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160; </div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::V_MOV_B32_e32)</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    .addDef(TmpReg0)</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    .addUse(SrcReg, 0, AMDGPU::sub0);</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::V_MOV_B32_e32)</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    .addDef(TmpReg1)</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    .addUse(SrcReg, 0, AMDGPU::sub1);</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::REG_SEQUENCE)</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    .addDef(DstReg)</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    .addUse(TmpReg0)</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    .addImm(AMDGPU::sub0)</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    .addUse(TmpReg1)</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    .addImm(AMDGPU::sub1);</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160; </div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_64RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;         <a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::VReg_64RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;}</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">/// Utility function for pushing dynamic vector indexes with a constant offset</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">/// into waterfall loops.</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7"> 1884</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;IdxUseInstr,</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;                                   <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;                                   <span class="keywordtype">unsigned</span> ConstOffset) {</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI();</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> WaterfallIdx = IdxUseInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*IdxUseInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), IdxUseInstr.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160; </div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keyword">auto</span> MaterializedOffset = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, ConstOffset);</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160; </div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keyword">auto</span> Add = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAdd(S32, WaterfallIdx, MaterializedOffset);</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(MaterializedOffset.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Add.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  IdxUseInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Add.getReg(0));</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;}</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">/// Implement extending a 32-bit value to a 64-bit value. \p Lo32Reg is the</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">/// original 32-bit source value (to be inserted in the low part of the combined</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">/// 64-bit result), and \p Hi32Reg is the high half of the combined 64-bit</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">/// value.</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd"> 1905</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;                                  <a class="code" href="classllvm_1_1Register.html">Register</a> Hi32Reg, <a class="code" href="classllvm_1_1Register.html">Register</a> Lo32Reg,</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                                  <span class="keywordtype">unsigned</span> ExtOpc,</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank,</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;                                  <span class="keywordtype">bool</span> IsBooleanSrc = <span class="keyword">false</span>) {</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  <span class="keywordflow">if</span> (ExtOpc == AMDGPU::G_ZEXT) {</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(Hi32Reg, 0);</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ExtOpc == AMDGPU::G_SEXT) {</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="keywordflow">if</span> (IsBooleanSrc) {</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;      <span class="comment">// If we know the original source was an s1, the high half is the same as</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;      <span class="comment">// the low.</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(Hi32Reg, Lo32Reg);</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      <span class="comment">// Replicate sign bit from 32-bit extended part.</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      <span class="keyword">auto</span> ShiftAmt = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32), 31);</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;setRegBank(ShiftAmt.getReg(0), RegBank);</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAShr(Hi32Reg, Lo32Reg, ShiftAmt);</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    }</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ExtOpc == AMDGPU::G_ANYEXT &amp;&amp; <span class="stringliteral">&quot;not an integer extension&quot;</span>);</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUndef(Hi32Reg);</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  }</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;}</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160; </div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="keywordtype">bool</span> AMDGPURegisterBankInfo::foldExtractEltToCmpSelect(</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="keyword">const</span> OperandsMapper &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160; </div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VecReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Idx = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160; </div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;IdxBank =</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160; </div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keywordtype">bool</span> IsDivergentIdx = IdxBank != AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160; </div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(VecReg);</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = VecTy.<a class="code" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>();</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <span class="keywordtype">unsigned</span> NumElem = VecTy.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>();</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160; </div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SITargetLowering.html#ab66c345f7d68f001148fb82dd13b28cd">SITargetLowering::shouldExpandVectorDynExt</a>(EltSize, NumElem,</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;                                                  IsDivergentIdx, &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>))</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160; </div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160; </div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstBank =</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcBank =</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160; </div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;CCBank =</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    (DstBank == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;     SrcBank == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;     IdxBank == AMDGPU::SGPRRegBank) ? AMDGPU::SGPRRegBank</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;                                     : AMDGPU::VCCRegBank;</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> CCTy = (CCBank == AMDGPU::SGPRRegBank) ? S32 : <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1);</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160; </div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordflow">if</span> (CCBank == AMDGPU::VCCRegBank &amp;&amp; IdxBank == AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    Idx = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, Idx)-&gt;getOperand(0).getReg();</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Idx, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  }</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160; </div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code" href="classllvm_1_1LLT.html#ae4165ca7bcbee300d5e9c065adcc1415">getScalarType</a>();</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DstRegs(OpdMapper.getVRegs(0));</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = DstRegs.size();</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  <span class="keywordflow">if</span> (!NumLanes)</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;    NumLanes = 1;</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    EltTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstRegs[0]);</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160; </div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="keyword">auto</span> UnmergeToEltTy = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(EltTy, VecReg);</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Res(NumLanes);</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; NumLanes; ++L)</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    Res[L] = UnmergeToEltTy.getReg(L);</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160; </div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumElem; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <span class="keyword">auto</span> IC = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(IC-&gt;getOperand(0).getReg(), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildICmp(<a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>, CCTy, Idx, IC);</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(0).getReg(), CCBank);</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160; </div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; NumLanes; ++L) {</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;      <span class="keyword">auto</span> <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(EltTy, Cmp,</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;                             UnmergeToEltTy.getReg(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> * NumLanes + L), Res[L]);</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160; </div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> : { 0, 2, 3 })</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>-&gt;getOperand(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>).getReg(), DstBank);</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160; </div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;      Res[L] = <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    }</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  }</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160; </div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; NumLanes; ++L) {</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = (NumLanes == 1) ? <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() : DstRegs[L];</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(DstReg, Res[L]);</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, DstBank);</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  }</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160; </div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), DstBank);</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160; </div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;}</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160; </div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">// Insert a cross regbank copy for a register if it already has a bank that</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">// differs from the one we want to set.</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1"> 2013</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;                                   <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) {</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurrBank = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <span class="keywordflow">if</span> (CurrBank &amp;&amp; *CurrBank != Bank) {</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Copy = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).getReg(0);</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Copy, Bank);</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="keywordflow">return</span> Copy;</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  }</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160; </div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, Bank);</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;}</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160; </div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="keywordtype">bool</span> AMDGPURegisterBankInfo::foldInsertEltToCmpSelect(</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="keyword">const</span> OperandsMapper &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160; </div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VecReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Idx = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160; </div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;IdxBank =</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(3).BreakDown[0].RegBank;</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160; </div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordtype">bool</span> IsDivergentIdx = IdxBank != AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160; </div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(VecReg);</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = VecTy.<a class="code" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>();</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordtype">unsigned</span> NumElem = VecTy.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>();</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160; </div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SITargetLowering.html#ab66c345f7d68f001148fb82dd13b28cd">SITargetLowering::shouldExpandVectorDynExt</a>(EltSize, NumElem,</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                                                  IsDivergentIdx, &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>))</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160; </div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160; </div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstBank =</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcBank =</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;InsBank =</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    *OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160; </div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;CCBank =</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    (DstBank == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;     SrcBank == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;     InsBank == AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;     IdxBank == AMDGPU::SGPRRegBank) ? AMDGPU::SGPRRegBank</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                                     : AMDGPU::VCCRegBank;</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> CCTy = (CCBank == AMDGPU::SGPRRegBank) ? S32 : <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1);</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160; </div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keywordflow">if</span> (CCBank == AMDGPU::VCCRegBank &amp;&amp; IdxBank == AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    Idx = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(S32, Idx)-&gt;getOperand(0).getReg();</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Idx, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  }</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160; </div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code" href="classllvm_1_1LLT.html#ae4165ca7bcbee300d5e9c065adcc1415">getScalarType</a>();</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> InsRegs(OpdMapper.getVRegs(2));</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = InsRegs.size();</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <span class="keywordflow">if</span> (!NumLanes) {</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    NumLanes = 1;</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    InsRegs.push_back(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    EltTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(InsRegs[0]);</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  }</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160; </div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keyword">auto</span> UnmergeToEltTy = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUnmerge(EltTy, VecReg);</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 16&gt;</a> Ops(NumElem * NumLanes);</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160; </div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumElem; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="keyword">auto</span> IC = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(IC-&gt;getOperand(0).getReg(), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildICmp(<a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>, CCTy, Idx, IC);</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(0).getReg(), CCBank);</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160; </div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> L = 0; L &lt; NumLanes; ++L) {</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Op0 = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, InsRegs[L], DstBank);</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Op1 = UnmergeToEltTy.getReg(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> * NumLanes + L);</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;      Op1 = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Op1, DstBank);</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160; </div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(EltTy, Cmp, Op0, Op1).getReg(0);</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>, DstBank);</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160; </div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;      Ops[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> * NumLanes + L] = <a class="code" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>;</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    }</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  }</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160; </div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> MergeTy = <a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(Ops.size(), EltTy);</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordflow">if</span> (MergeTy == <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())) {</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBuildVector(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), Ops);</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="keyword">auto</span> Vec = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBuildVector(MergeTy, Ops);</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Vec-&gt;getOperand(0).getReg(), DstBank);</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBitcast(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), Vec);</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  }</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160; </div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), DstBank);</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160; </div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;}</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160; </div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e"> 2116</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">AMDGPURegisterBankInfo::applyMappingImpl</a>(</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>();</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a>();</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CONSTANT:</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_IMPLICIT_DEF: {</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    <span class="keywordflow">if</span> (DstTy != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1))</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160; </div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;        OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank)</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    <span class="keywordflow">if</span> (DefRegs.empty())</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;      DefRegs.push_back(DstReg);</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160; </div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), ++<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator());</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160; </div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewDstReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32));</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF().getFunction().getContext();</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160; </div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).setReg(NewDstReg);</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    <span class="keywordflow">if</span> (Opc != AMDGPU::G_IMPLICIT_DEF) {</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;      <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ConstVal = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).setCImm(</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;          <a class="code" href="classllvm_1_1ConstantInt.html#a969709dd49c28865a482d8b870f87c46">ConstantInt::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">IntegerType::getInt32Ty</a>(Ctx), ConstVal));</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    }</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160; </div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(NewDstReg, *DstBank);</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildTrunc(DefRegs[0], NewDstReg);</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  }</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PHI: {</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="keywordflow">if</span> (DstTy != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1))</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160; </div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;      <span class="comment">// The standard handling only considers the result register bank for</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;      <span class="comment">// phis. For VCC, blindly inserting a copy when the phi is lowered will</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;      <span class="comment">// produce an invalid copy. We can only copy with some kind of compare to</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;      <span class="comment">// get a vector boolean result. Insert a register bank copy that will be</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;      <span class="comment">// correctly lowered to a compare.</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent());</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160; </div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160; </div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;        <span class="keywordflow">if</span> (SrcBank != &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SrcMBB = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).getMBB();</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;          <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*SrcMBB, SrcMBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>());</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160; </div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;          <span class="keyword">auto</span> Copy = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1), SrcReg);</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;          <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Copy.getReg(0), AMDGPU::VCCRegBank);</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).setReg(Copy.getReg(0));</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        }</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;      }</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160; </div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    }</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160; </div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="comment">// Phi handling is strange and only considers the bank of the destination.</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 0);</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160; </div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    <span class="comment">// Promote SGPR/VGPR booleans to s32</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstBank);</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyBank);</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, ApplyBank, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160; </div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, S32) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160; </div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  }</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ICMP:</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SSUBE: {</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordtype">unsigned</span> BoolDstOp = Opc == AMDGPU::G_ICMP ? 0 : 1;</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(BoolDstOp).getReg();</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160; </div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <span class="keywordflow">if</span> (DstBank != &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160; </div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> HasCarryIn = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 5;</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160; </div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    <span class="comment">// If this is a scalar compare, promote the result to s32, as the selection</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    <span class="comment">// will end up using a copy to a 32-bit vreg.</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewDstReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(NewDstReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(BoolDstOp).setReg(NewDstReg);</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160; </div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <span class="keywordflow">if</span> (HasCarryIn) {</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewSrcReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(NewSrcReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildZExt(NewSrcReg, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg());</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).setReg(NewSrcReg);</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    }</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160; </div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator()));</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160; </div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="comment">// If we had a constrained VCC result register, a copy was inserted to VCC</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    <span class="comment">// from SGPR.</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="keywordflow">if</span> (DefRegs.empty())</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      DefRegs.push_back(DstReg);</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildTrunc(DefRegs[0], NewDstReg);</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  }</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160; </div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> CondRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <span class="keywordflow">if</span> (CondRegs.empty())</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      CondRegs.push_back(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondRegs.size() == 1);</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    }</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160; </div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CondBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(CondRegs[0], <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="keywordflow">if</span> (CondBank == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewCondReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(NewCondReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160; </div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).setReg(NewCondReg);</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildZExt(NewCondReg, CondRegs[0]);</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    }</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160; </div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 64)</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; </div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(DstTy);</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160; </div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src1Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2));</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src2Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3));</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160; </div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    <span class="keywordflow">if</span> (DefRegs.empty()) {</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src1Regs.empty() &amp;&amp; Src2Regs.empty());</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    }</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160; </div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    <span class="keywordflow">if</span> (Src1Regs.empty())</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Src1Regs, HalfTy, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1Regs, HalfTy);</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    }</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160; </div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    <span class="keywordflow">if</span> (Src2Regs.empty())</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Src2Regs, HalfTy, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg());</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src2Regs, HalfTy);</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160; </div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DefRegs, HalfTy);</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; </div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(DefRegs[0], CondRegs[0], Src1Regs[0], Src2Regs[0]);</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(DefRegs[1], CondRegs[0], Src1Regs[1], Src2Regs[1]);</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160; </div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  }</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    <span class="comment">// FIXME: Should use legalizer helper, but should change bool ext type.</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CondBank =</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160; </div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <span class="keywordflow">if</span> (CondBank == &amp;AMDGPU::SGPRRegBank) {</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewCondReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(NewCondReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160; </div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).setReg(NewCondReg);</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildZExt(NewCondReg, CondReg);</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    }</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160; </div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  }</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    <span class="comment">// 64-bit and is only available on the SALU, so split into 2 32-bit ops if</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="comment">// there is a VGPR input.</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160; </div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 1) {</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;        OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;      <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank)</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160; </div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;      ApplyRegBankMapping ApplyBank(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstBank);</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyBank);</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;      <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, ApplyBank, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160; </div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32)) !=</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;          <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    }</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160; </div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 64)</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160; </div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a>(DstTy);</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src0Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> Src1Regs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2));</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160; </div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <span class="comment">// All inputs are SGPRs, nothing special to do.</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <span class="keywordflow">if</span> (DefRegs.empty()) {</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    }</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; </div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefRegs.size() == 2);</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src0Regs.size() == Src1Regs.size() &amp;&amp;</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;           (Src0Regs.empty() || Src0Regs.size() == 2));</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160; </div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <span class="comment">// Depending on where the source registers came from, the generic code may</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    <span class="comment">// have decided to split the inputs already or not. If not, we still need to</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    <span class="comment">// extract the values.</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160; </div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="keywordflow">if</span> (Src0Regs.empty())</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Src0Regs, HalfTy, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0Regs, HalfTy);</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160; </div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;    <span class="keywordflow">if</span> (Src1Regs.empty())</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Src1Regs, HalfTy, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1Regs, HalfTy);</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160; </div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DefRegs, HalfTy);</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160; </div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(Opc, {DefRegs[0]}, {Src0Regs[0], Src1Regs[0]});</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(Opc, {DefRegs[1]}, {Src0Regs[1], Src1Regs[1]});</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160; </div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  }</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ABS: {</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a>(SrcReg);</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    <span class="comment">// There is no VALU abs instruction so we need to replace it with a sub and</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    <span class="comment">// max combination.</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    <span class="keywordflow">if</span> (SrcBank &amp;&amp; SrcBank == &amp;AMDGPU::VGPRRegBank) {</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;      ApplyRegBankMapping Apply(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Apply);</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;      <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, Apply, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160; </div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;      <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#a34f7e7a55fa5743fadeef838b7c9ece9">lowerAbsToMaxNeg</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;lowerAbsToMaxNeg should have succeeded&quot;</span>);</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    }</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  }</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_MUL:</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SHL:</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LSHR:</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ASHR:</div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMAX: {</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160; </div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="comment">// 16-bit operations are VALU only, but can be promoted to 32-bit SALU.</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <span class="comment">// Packed 16-bit operations need to be scalarized and promoted.</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    <span class="keywordflow">if</span> (DstTy != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16) &amp;&amp; DstTy != <a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 16))</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160; </div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VGPRRegBank)</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160; </div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    ApplyRegBankMapping ApplySALU(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplySALU);</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160; </div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>()) {</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> WideSrc0Lo, WideSrc0Hi;</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> WideSrc1Lo, WideSrc1Hi;</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160; </div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;      <span class="keywordtype">unsigned</span> ExtendOp = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;      std::tie(WideSrc0Lo, WideSrc0Hi)</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;        = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3825d8ed3a1f18e5000c9d476be5aeeb">unpackV2S16ToS32</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), ExtendOp);</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;      std::tie(WideSrc1Lo, WideSrc1Hi)</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;        = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a3825d8ed3a1f18e5000c9d476be5aeeb">unpackV2S16ToS32</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), ExtendOp);</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;      <span class="keyword">auto</span> Lo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), {S32}, {WideSrc0Lo, WideSrc1Lo});</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;      <span class="keyword">auto</span> Hi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), {S32}, {WideSrc0Hi, WideSrc1Hi});</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBuildVectorTrunc(DstReg, {Lo.getReg(0), Hi.getReg(0)});</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;      <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(*MF, ApplySALU, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160; </div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;      <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, S32) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160; </div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;      <span class="comment">// FIXME: s16 shift amounts should be legal.</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;      <span class="keywordflow">if</span> (Opc == AMDGPU::G_SHL || Opc == AMDGPU::G_LSHR ||</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;          Opc == AMDGPU::G_ASHR) {</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator());</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;        <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">widenScalar</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 1, S32) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;widen scalar should have succeeded&quot;</span>);</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;      }</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    }</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160; </div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  }</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXT_INREG: {</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> SrcRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <span class="keywordflow">if</span> (SrcRegs.empty())</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;      <span class="keywordflow">break</span>; <span class="comment">// Nothing to repair</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160; </div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    ApplyRegBankMapping <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> Observer(&amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setChangeObserver(Observer);</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160; </div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <span class="comment">// Don&#39;t use LegalizerHelper&#39;s narrowScalar. It produces unwanted G_SEXTs</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <span class="comment">// we would need to further expand, and doesn&#39;t let us directly set the</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <span class="comment">// result registers.</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DstRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160; </div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    <span class="keywordtype">int</span> Amt = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm();</div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <span class="keywordflow">if</span> (Amt &lt;= 32) {</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;      <span class="comment">// Downstream users have expectations for the high bit behavior, so freeze</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;      <span class="comment">// incoming undefined bits.</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;      <span class="keywordflow">if</span> (Amt == 32) {</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;        <span class="comment">// The low bits are unchanged.</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildFreeze(DstRegs[0], SrcRegs[0]);</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;        <span class="keyword">auto</span> Freeze = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildFreeze(S32, SrcRegs[0]);</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;        <span class="comment">// Extend in the low bits and propagate the sign bit to the high half.</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSExtInReg(DstRegs[0], Freeze, Amt);</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;      }</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160; </div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAShr(DstRegs[1], DstRegs[0], <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 31));</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;      <span class="comment">// The low bits are unchanged, and extend in the high bits.</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      <span class="comment">// No freeze required</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(DstRegs[0], SrcRegs[0]);</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSExtInReg(DstRegs[1], DstRegs[0], Amt - 32);</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    }</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160; </div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  }</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTPOP:</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BITREVERSE: {</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160; </div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg);</div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <span class="keywordflow">if</span> (Ty == S32)</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160; </div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    ApplyRegBankMapping ApplyVALU(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyVALU);</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160; </div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(MF, ApplyVALU, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160; </div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    <span class="keywordflow">if</span> (Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">narrowScalar</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 1, S32) != <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>)</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;narrowScalar should have succeeded&quot;</span>);</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  }</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FFBH_U32:</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FFBL_B32:</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTLZ_ZERO_UNDEF:</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTTZ_ZERO_UNDEF: {</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::SGPRRegBank)</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160; </div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg);</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keywordflow">if</span> (Ty == S32)</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160; </div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;    <span class="comment">// We can narrow this more efficiently than Helper can by using ffbh/ffbl</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="comment">// which return -1 when the input is zero:</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;    <span class="comment">// (ctlz_zero_undef hi:lo) -&gt; (umin (ffbh hi), (add (ffbh lo), 32))</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    <span class="comment">// (cttz_zero_undef hi:lo) -&gt; (umin (add (ffbl hi), 32), (ffbl lo))</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    <span class="comment">// (ffbh hi:lo) -&gt; (umin (ffbh hi), (uaddsat (ffbh lo), 32))</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;    <span class="comment">// (ffbl hi:lo) -&gt; (umin (uaddsat (ffbh hi), 32), (ffbh lo))</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    ApplyRegBankMapping ApplyVALU(*<span class="keyword">this</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPRRegBank);</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ApplyVALU);</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> SrcRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1));</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = Opc == AMDGPU::G_CTLZ_ZERO_UNDEF</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;                          ? (<a class="code" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>)AMDGPU::G_AMDGPU_FFBH_U32</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;                          : Opc == AMDGPU::G_CTTZ_ZERO_UNDEF</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;                                ? (<span class="keywordtype">unsigned</span>)AMDGPU::G_AMDGPU_FFBL_B32</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;                                : Opc;</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;    <span class="keywordtype">unsigned</span> Idx = NewOpc == AMDGPU::G_AMDGPU_FFBH_U32;</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    <span class="keyword">auto</span> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(NewOpc, {S32}, {SrcRegs[Idx]});</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <span class="keyword">auto</span> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(NewOpc, {S32}, {SrcRegs[Idx ^ 1]});</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="keywordtype">unsigned</span> AddOpc =</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;        Opc == AMDGPU::G_CTLZ_ZERO_UNDEF || Opc == AMDGPU::G_CTTZ_ZERO_UNDEF</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;            ? AMDGPU::G_ADD</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;            : AMDGPU::G_UADDSAT;</div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;    <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AddOpc, {S32}, {<a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 32)});</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUMin(DstReg, <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>);</div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  }</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXT:</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ANYEXT: {</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg);</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = Opc == AMDGPU::G_SEXT;</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160; </div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1).empty());</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160; </div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank =</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160; </div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a3989251b1a714fc8296685f77eac6e87">isScalar</a>() &amp;&amp;</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;        SrcBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;        SrcBank != &amp;AMDGPU::VCCRegBank &amp;&amp;</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;        <span class="comment">// FIXME: Should handle any type that round to s64 when irregular</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;        <span class="comment">// breakdowns supported.</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;        DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64 &amp;&amp;</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;        SrcTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() &lt;= 32) {</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160; </div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;      <span class="comment">// Extend to 32-bit, and then extend the low half.</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) {</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;        <span class="comment">// TODO: Should really be buildSExtOrCopy</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == AMDGPU::G_ZEXT) {</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildZExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAnyExtOrTrunc(DefRegs[0], SrcReg);</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;      }</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160; </div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, DefRegs[1], DefRegs[0], Opc, *SrcBank);</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, *SrcBank);</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    }</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160; </div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    <span class="keywordflow">if</span> (SrcTy != <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1))</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160; </div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <span class="comment">// It is not legal to have a legalization artifact with a VCC source. Rather</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <span class="comment">// than introducing a copy, insert the select we would have to select the</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    <span class="comment">// copy to.</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <span class="keywordflow">if</span> (SrcBank == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DefRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160; </div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = &amp;AMDGPU::VGPRRegBank;</div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160; </div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;      <span class="comment">// 64-bit select is SGPR only</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> UseSel64 = DstSize &gt; 32 &amp;&amp;</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;        SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160; </div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;      <span class="comment">// TODO: Should s16 select be legal?</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> SelType = UseSel64 ? <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64) : <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;      <span class="keyword">auto</span> True = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(SelType, <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? -1 : 1);</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;      <span class="keyword">auto</span> False = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(SelType, 0);</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160; </div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(True.getReg(0), *DstBank);</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(False.getReg(0), *DstBank);</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, *DstBank);</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160; </div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;      <span class="keywordflow">if</span> (DstSize &gt; 32) {</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(DefRegs[0], SrcReg, True, False);</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;        <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, DefRegs[1], DefRegs[0], Opc, *SrcBank, <span class="keyword">true</span>);</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstSize &lt; 32) {</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;        <span class="keyword">auto</span> Sel = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(SelType, SrcReg, True, False);</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(Sel.getReg(0), *DstBank);</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildTrunc(DstReg, Sel);</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildSelect(DstReg, SrcReg, True, False);</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;      }</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160; </div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    }</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160; </div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  }</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> DstRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0));</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160; </div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(1).empty() &amp;&amp; OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2).empty());</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160; </div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160; </div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg);</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160; </div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;    <span class="keywordflow">if</span> (foldExtractEltToCmpSelect(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpdMapper))</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160; </div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160; </div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;DstMapping</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;      = OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0);</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = DstMapping.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank =</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *IdxBank =</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;        OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(2).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160; </div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> BaseIdxReg;</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    <span class="keywordtype">unsigned</span> ConstOffset;</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    std::tie(BaseIdxReg, ConstOffset) =</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a0aae3b4716371b7413849fa7d20df1ac">AMDGPU::getBaseWithConstantOffset</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160; </div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    <span class="comment">// See if the index is an add of a constant which will be foldable by moving</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;    <span class="comment">// the base register of the index later if this is going to be executed in a</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    <span class="comment">// waterfall loop. This is essentially to reassociate the add of a constant</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    <span class="comment">// with the readfirstlane.</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keywordtype">bool</span> ShouldMoveIndexIntoLoop = IdxBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;                                   ConstOffset &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;                                   ConstOffset &lt; SrcTy.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>();</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160; </div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    <span class="comment">// Move the base register. We&#39;ll re-insert the add later.</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;    <span class="keywordflow">if</span> (ShouldMoveIndexIntoLoop)</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).setReg(BaseIdxReg);</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160; </div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    <span class="comment">// If this is a VGPR result only because the index was a VGPR result, the</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    <span class="comment">// actual indexing will be done on the SGPR source vector, which will</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    <span class="comment">// produce a scalar result. We need to copy to the VGPR result inside the</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;    <span class="comment">// waterfall loop.</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> NeedCopyToVGPR = DstBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;                                SrcBank == &amp;AMDGPU::SGPRRegBank;</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <span class="keywordflow">if</span> (DstRegs.empty()) {</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160; </div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2 });</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160; </div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      <span class="keywordflow">if</span> (NeedCopyToVGPR) {</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;        <span class="comment">// We don&#39;t want a phi for this temporary reg.</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(DstTy);</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;        <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(TmpReg, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;        <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).setReg(TmpReg);</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), ++<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator());</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160; </div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;        <span class="comment">// Use a v_mov_b32 here to make the exec dependency explicit.</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;        <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, DstReg, TmpReg);</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      }</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160; </div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;      <span class="comment">// Re-insert the constant offset add inside the waterfall loop.</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;      <span class="keywordflow">if</span> (ShouldMoveIndexIntoLoop)</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;        <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 2, ConstOffset);</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160; </div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;    }</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160; </div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64);</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160; </div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Vec32 = <a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2 * SrcTy.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>(), 32);</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160; </div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <span class="keyword">auto</span> CastSrc = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBitcast(Vec32, SrcReg);</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    <span class="keyword">auto</span> One = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 1);</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160; </div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160; </div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    <span class="comment">// Split the vector index into 32-bit pieces. Prepare to move all of the</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="comment">// new instructions into a waterfall loop if necessary.</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    <span class="comment">// Don&#39;t put the bitcast or constant in the loop.</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> Span(MII, &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB());</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160; </div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    <span class="comment">// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <span class="keyword">auto</span> IdxLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildShl(S32, BaseIdxReg, One);</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <span class="keyword">auto</span> IdxHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAdd(S32, IdxLo, One);</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160; </div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keyword">auto</span> Extract0 = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildExtractVectorElement(DstRegs[0], CastSrc, IdxLo);</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;    <span class="keyword">auto</span> Extract1 = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildExtractVectorElement(DstRegs[1], CastSrc, IdxHi);</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160; </div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(DstReg, *DstBank);</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CastSrc.getReg(0), *SrcBank);</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(One.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(IdxLo.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(IdxHi.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160; </div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> OpsToWaterfall;</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(OpsToWaterfall, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 2 })) {</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    }</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160; </div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    <span class="comment">// Remove the original instruction to avoid potentially confusing the</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="comment">// waterfall loop logic.</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstr(*Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">begin</a>());</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">begin</a>(), Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#ad7baac24bfd68006d3efe73d6c3037f4">end</a>()),</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;                           OpsToWaterfall, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160; </div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="keywordflow">if</span> (NeedCopyToVGPR) {</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = Extract1-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg1 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(TmpReg0, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(TmpReg1, AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160; </div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;      Extract0-&gt;getOperand(0).setReg(TmpReg0);</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;      Extract1-&gt;getOperand(0).setReg(TmpReg1);</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160; </div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(*LoopBB, ++Extract1-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160; </div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, DstRegs[0], TmpReg0);</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, DstRegs[1], TmpReg1);</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    }</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160; </div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    <span class="keywordflow">if</span> (ShouldMoveIndexIntoLoop)</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, *IdxLo, 1, ConstOffset);</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160; </div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  }</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> InsRegs(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2));</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160; </div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg);</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160; </div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3).empty());</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160; </div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 1))</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">setType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), VecTy);</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160; </div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    <span class="keywordflow">if</span> (foldInsertEltToCmpSelect(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpdMapper))</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160; </div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *IdxBank =</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(3).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160; </div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InsReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> InsTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(InsReg);</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    (void)InsTy;</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160; </div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> BaseIdxReg;</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    <span class="keywordtype">unsigned</span> ConstOffset;</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    std::tie(BaseIdxReg, ConstOffset) =</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a0aae3b4716371b7413849fa7d20df1ac">AMDGPU::getBaseWithConstantOffset</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg());</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160; </div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    <span class="comment">// See if the index is an add of a constant which will be foldable by moving</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;    <span class="comment">// the base register of the index later if this is going to be executed in a</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;    <span class="comment">// waterfall loop. This is essentially to reassociate the add of a constant</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    <span class="comment">// with the readfirstlane.</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;    <span class="keywordtype">bool</span> ShouldMoveIndexIntoLoop = IdxBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;      ConstOffset &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;      ConstOffset &lt; VecTy.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>();</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160; </div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    <span class="comment">// Move the base register. We&#39;ll re-insert the add later.</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    <span class="keywordflow">if</span> (ShouldMoveIndexIntoLoop)</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).setReg(BaseIdxReg);</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160; </div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160; </div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    <span class="keywordflow">if</span> (InsRegs.empty()) {</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 3 });</div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160; </div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;      <span class="comment">// Re-insert the constant offset add inside the waterfall loop.</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;      <span class="keywordflow">if</span> (ShouldMoveIndexIntoLoop) {</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;        <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 3, ConstOffset);</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;      }</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160; </div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;    }</div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160; </div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160; </div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InsTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64);</div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160; </div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Vec32 = <a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2 * VecTy.<a class="code" href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">getNumElements</a>(), 32);</div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160; </div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;    <span class="keyword">auto</span> CastSrc = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBitcast(Vec32, SrcReg);</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;    <span class="keyword">auto</span> One = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(S32, 1);</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160; </div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;    <span class="comment">// Split the vector index into 32-bit pieces. Prepare to move all of the</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    <span class="comment">// new instructions into a waterfall loop if necessary.</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <span class="comment">// Don&#39;t put the bitcast or constant in the loop.</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrSpan.html">MachineInstrSpan</a> Span(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB());</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160; </div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    <span class="comment">// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    <span class="keyword">auto</span> IdxLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildShl(S32, BaseIdxReg, One);</div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    <span class="keyword">auto</span> IdxHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAdd(S32, IdxLo, One);</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160; </div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <span class="keyword">auto</span> InsLo = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInsertVectorElement(Vec32, CastSrc, InsRegs[0], IdxLo);</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;    <span class="keyword">auto</span> InsHi = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInsertVectorElement(Vec32, InsLo, InsRegs[1], IdxHi);</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160; </div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank =</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(0).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank =</div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(1).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *InsSrcBank =</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;      OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().getOperandMapping(2).<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a>[0].<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>;</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160; </div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(InsReg, *InsSrcBank);</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(CastSrc.getReg(0), *SrcBank);</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(InsLo.getReg(0), *DstBank);</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(InsHi.getReg(0), *DstBank);</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(One.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(IdxLo.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(IdxHi.getReg(0), AMDGPU::SGPRRegBank);</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160; </div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> OpsToWaterfall;</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(OpsToWaterfall, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { 3 })) {</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInsertPt(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBitcast(DstReg, InsHi);</div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    }</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160; </div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstr(*Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">begin</a>());</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160; </div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <span class="comment">// Figure out the point after the waterfall loop before mangling the control</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    <span class="comment">// flow.</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">begin</a>(), Span.<a class="code" href="classllvm_1_1MachineInstrSpan.html#ad7baac24bfd68006d3efe73d6c3037f4">end</a>()),</div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;                           OpsToWaterfall, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160; </div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    <span class="comment">// The insertion point is now right after the original instruction.</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    <span class="comment">// Keep the bitcast to the original vector type out of the loop. Doing this</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    <span class="comment">// saved an extra phi we don&#39;t need inside the loop.</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildBitcast(DstReg, InsHi);</div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160; </div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    <span class="comment">// Re-insert the constant offset add inside the waterfall loop.</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <span class="keywordflow">if</span> (ShouldMoveIndexIntoLoop)</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, *IdxLo, 1, ConstOffset);</div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160; </div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  }</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD:</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT:</div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT:</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE:</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE:</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT:</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_TFE:</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT:</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE:</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE:</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT:</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT:</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16:</div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT:</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16: {</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {1, 4});</div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  }</div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP:</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD:</div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB:</div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN:</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN:</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX:</div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX:</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND:</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR:</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR:</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC:</div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC: {</div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {2, 5});</div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;  }</div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN:</div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX: {</div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {2, 5});</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  }</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP: {</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {3, 6});</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  }</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_S_BUFFER_LOAD: {</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a>(OpdMapper);</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;  }</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 2);</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160; </div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3).empty());</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160; </div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;      <span class="comment">// Make sure the index is an SGPR. It doesn&#39;t make sense to run this in a</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;      <span class="comment">// waterfall loop, so assume it&#39;s a uniform value.</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 3); <span class="comment">// Index</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    }</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(2).empty());</div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(3).empty());</div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160; </div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 4); <span class="comment">// VGPR input val</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// Source value</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 3); <span class="comment">// Index</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    }</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1:</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2:</div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_mov:</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1_f16:</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2_f16:</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_lds_param_load: {</div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160; </div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;      <span class="comment">// Readlane for m0 value, which is always the last operand.</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;      <span class="comment">// FIXME: Should this be a waterfall loop instead?</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1); <span class="comment">// Index</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;    }</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p10:</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p2:</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p10_f16:</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p2_f16:</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlane16:</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlanex16: {</div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;      <span class="comment">// Doing a waterfall loop over these wouldn&#39;t make any sense.</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 2);</div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 3);</div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 4);</div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 5);</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;    }</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(OpdMapper, <span class="keyword">true</span>);</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(OpdMapper, <span class="keyword">false</span>);</div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ballot:</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;      <span class="comment">// Use default handling and insert copy to vcc source.</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;    }</div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  }</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16:</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE:</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16: {</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *RSrcIntrin</div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;      = <a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">AMDGPU::lookupRsrcIntrinsic</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID());</div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RSrcIntrin &amp;&amp; RSrcIntrin-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#ad7b8f270ab4300ebf1befec5932ce66f">IsImage</a>);</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;    <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;    <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpdMapper, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RSrcIntrin-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a10176381ae19f290f96e88b90da7e0de">RsrcArg</a>);</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  }</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY: {</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitOperands() - 2;</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, { <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> });</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  }</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    <span class="keyword">auto</span> IntrID = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID();</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap: {</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;      <span class="comment">// This is only allowed to execute with 1 lane, so readfirstlane is safe.</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a>(0).empty());</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 3);</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    }</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br: {</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;      <span class="comment">// Only the first lane is executes, so readfirstlane is safe.</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;      <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a>(OpdMapper, 1);</div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    }</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;      <span class="comment">// Only the first lane is executes, so readfirstlane is safe.</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 1); <span class="comment">// M0</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;    }</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume: {</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    }</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;      <span class="comment">// FIXME: Should this use a waterfall loop?</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;    }</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_setreg: {</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2);</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    }</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load_lds: {</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 1); <span class="comment">// rsrc</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 5); <span class="comment">// soffset</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;    }</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load_lds: {</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 1); <span class="comment">// rsrc</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2); <span class="comment">// M0</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 6); <span class="comment">// soffset</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    }</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_load_lds: {</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 2);</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;    }</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_lds_direct_load: {</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;      <span class="comment">// Readlane for m0 value, which is always the last operand.</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1); <span class="comment">// Index</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;    }</div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_row:</div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;      <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 8); <span class="comment">// M0</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;    <span class="keywordflow">default</span>: {</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *RSrcIntrin =</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;              <a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">AMDGPU::lookupRsrcIntrinsic</a>(IntrID)) {</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;        <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;        <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;        <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;        <span class="keywordflow">if</span> (RSrcIntrin-&gt;IsImage) {</div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpdMapper, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RSrcIntrin-&gt;RsrcArg);</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;          <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        }</div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;      }</div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160; </div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    }</div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    }</div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;  }</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SI_CALL: {</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    <span class="comment">// Use a set to avoid extra readfirstlanes in the case where multiple</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    <span class="comment">// operands are the same register.</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> SGPROperandRegs;</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160; </div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(SGPROperandRegs, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, {1}))</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160; </div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;    <span class="comment">// Move all copies to physical SGPRs that are used by the call instruction</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;    <span class="comment">// into the loop block. Start searching for these copies until the</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;    <span class="comment">// ADJCALLSTACKUP.</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;    <span class="keywordtype">unsigned</span> FrameSetupOpcode = AMDGPU::ADJCALLSTACKUP;</div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;    <span class="keywordtype">unsigned</span> FrameDestroyOpcode = AMDGPU::ADJCALLSTACKDOWN;</div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160; </div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    <span class="comment">// Move all non-copies before the copies, so that a complete range can be</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;    <span class="comment">// moved into the waterfall loop.</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> NonCopyInstrs;</div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;    <span class="comment">// Count of NonCopyInstrs found until the current LastCopy.</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;    <span class="keywordtype">unsigned</span> NonCopyInstrsLen = 0;</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Start(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> LastCopy = Start;</div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> =</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;        <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">while</span> (Start-&gt;getOpcode() != FrameSetupOpcode) {</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      --Start;</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;      <span class="keywordtype">bool</span> IsCopy = <span class="keyword">false</span>;</div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;      <span class="keywordflow">if</span> (Start-&gt;getOpcode() == AMDGPU::COPY) {</div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;        <span class="keyword">auto</span> &amp;Dst = Start-&gt;getOperand(0);</div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;        <span class="keywordflow">if</span> (Dst.isReg()) {</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Dst.getReg();</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical() &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.readsRegister(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;            IsCopy = <span class="keyword">true</span>;</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;          } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;            <span class="comment">// Also move the copy from the scratch rsrc descriptor into the loop</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;            <span class="comment">// to allow it to be optimized away.</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;            <span class="keyword">auto</span> &amp;Src = Start-&gt;getOperand(1);</div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;            <span class="keywordflow">if</span> (Src.isReg()) {</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;              <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Src.getReg();</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;              IsCopy = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchRSrcReg() == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;            }</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;          }</div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;        }</div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;      }</div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160; </div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;      <span class="keywordflow">if</span> (IsCopy) {</div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;        LastCopy = Start;</div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;        NonCopyInstrsLen = NonCopyInstrs.size();</div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        NonCopyInstrs.push_back(&amp;*Start);</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;      }</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;    }</div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    NonCopyInstrs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(NonCopyInstrsLen);</div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160; </div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *NonCopy : <a class="code" href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">reverse</a>(NonCopyInstrs)) {</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;      <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(LastCopy, <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, NonCopy-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;    }</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;    Start = LastCopy;</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160; </div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    <span class="comment">// Do the same for copies after the loop</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;    NonCopyInstrs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    NonCopyInstrsLen = 0;</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;    LastCopy = End;</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;    <span class="keywordflow">while</span> (End-&gt;getOpcode() != FrameDestroyOpcode) {</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;      ++End;</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;      <span class="keywordtype">bool</span> IsCopy = <span class="keyword">false</span>;</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;      <span class="keywordflow">if</span> (End-&gt;getOpcode() == AMDGPU::COPY) {</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;        <span class="keyword">auto</span> &amp;Src = End-&gt;getOperand(1);</div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;        <span class="keywordflow">if</span> (Src.isReg()) {</div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Src.getReg();</div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;          IsCopy = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical() &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;        }</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;      }</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160; </div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;      <span class="keywordflow">if</span> (IsCopy) {</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;        LastCopy = End;</div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;        NonCopyInstrsLen = NonCopyInstrs.size();</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;        NonCopyInstrs.push_back(&amp;*End);</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;      }</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    }</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;    NonCopyInstrs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(NonCopyInstrsLen);</div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160; </div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    End = LastCopy;</div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    ++LastCopy;</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *NonCopy : <a class="code" href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">reverse</a>(NonCopyInstrs)) {</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;      <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(LastCopy, <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, NonCopy-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    }</div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160; </div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    ++End;</div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(*Start);</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(Start, End), SGPROperandRegs, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;  }</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXTLOAD:</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXTLOAD: {</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpdMapper, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;  }</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_DYN_STACKALLOC:</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpdMapper, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SBFX:</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(OpdMapper, <span class="comment">/*Signed*/</span> <span class="keyword">true</span>);</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UBFX:</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(OpdMapper, <span class="comment">/*Signed*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_MAD_U64_U32:</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_MAD_I64_I32:</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a367653388456c67ece31ff347e08cce6">applyMappingMAD_64_32</a>(OpdMapper);</div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  }</div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160; </div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;}</div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160; </div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">// vgpr, sgpr -&gt; vgpr</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">// vgpr, agpr -&gt; vgpr</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment">// agpr, agpr -&gt; agpr</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">// agpr, sgpr -&gt; vgpr</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7"> 3257</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(<span class="keywordtype">unsigned</span> RB0, <span class="keywordtype">unsigned</span> RB1) {</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;  <span class="keywordflow">if</span> (RB0 == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    <span class="keywordflow">return</span> RB1;</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  <span class="keywordflow">if</span> (RB1 == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;    <span class="keywordflow">return</span> RB0;</div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160; </div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  <span class="keywordflow">if</span> (RB0 == AMDGPU::SGPRRegBankID &amp;&amp; RB1 == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160; </div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  <span class="keywordflow">if</span> (RB0 == AMDGPU::AGPRRegBankID &amp;&amp; RB1 == AMDGPU::AGPRRegBankID)</div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <span class="keywordflow">return</span> AMDGPU::AGPRRegBankID;</div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160; </div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  <span class="keywordflow">return</span> AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;}</div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160; </div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c"> 3272</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a>(<span class="keywordtype">unsigned</span> RB0, <span class="keywordtype">unsigned</span> RB1) {</div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="keywordflow">if</span> (RB0 == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;    <span class="keywordflow">return</span> RB1;</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;  <span class="keywordflow">if</span> (RB1 == AMDGPU::InvalidRegBankID)</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;    <span class="keywordflow">return</span> RB0;</div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160; </div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <span class="comment">// vcc, vcc -&gt; vcc</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="comment">// vcc, sgpr -&gt; vcc</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  <span class="comment">// vcc, vgpr -&gt; vcc</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  <span class="keywordflow">if</span> (RB0 == AMDGPU::VCCRegBankID || RB1 == AMDGPU::VCCRegBankID)</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160; </div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;  <span class="comment">// vcc, vgpr -&gt; vgpr</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(RB0, RB1);</div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;}</div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160; </div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79"> 3288</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">AMDGPURegisterBankInfo::getMappingType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;  <span class="keywordtype">unsigned</span> RegBank = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160; </div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.getReg();</div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;      RegBank = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(RegBank, Bank-&gt;getID());</div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <span class="keywordflow">if</span> (RegBank == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    }</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;  }</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160; </div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  <span class="keywordflow">return</span> RegBank;</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;}</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160; </div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4"> 3306</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">AMDGPURegisterBankInfo::isSALUMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.getReg();</div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;      <span class="keywordflow">if</span> (Bank-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    }</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;  }</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;}</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160; </div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92"> 3322</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">AMDGPURegisterBankInfo::getDefaultMappingSOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160; </div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg())</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160; </div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    OpdsMapping[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;  }</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;                               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;}</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160; </div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160"> 3340</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">AMDGPURegisterBankInfo::getDefaultMappingVOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160; </div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  <span class="comment">// Even though we technically could use SGPRs, this would require knowledge of</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  <span class="comment">// the constant bus restriction. Force all sources to VGPR (except for VCC).</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">// TODO: Unary ops are trivially OK, so accept SGPRs?</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    <span class="keywordflow">if</span> (!Src.isReg())</div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160; </div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src.getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;    <span class="keywordtype">unsigned</span> BankID = Size == 1 ? AMDGPU::VCCRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;    OpdsMapping[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = AMDGPU::getValueMapping(BankID, Size);</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;  }</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160; </div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;                               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;}</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160; </div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749"> 3364</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160; </div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160; </div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;    OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  }</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160; </div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;                               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;}</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160; </div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401"> 3383</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">AMDGPURegisterBankInfo::getImageMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;                                        <span class="keywordtype">int</span> RsrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;  <span class="comment">// The reported argument index is relative to the IR intrinsic call arguments,</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;  <span class="comment">// so we need to shift by the number of defs and the intrinsic ID.</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;  RsrcIdx += <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs() + 1;</div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160; </div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> NumOps = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> OpdsMapping(NumOps);</div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160; </div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;  <span class="comment">// TODO: Should packed/unpacked D16 difference be reported here as part of</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;  <span class="comment">// the value mapping?</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).isReg())</div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160; </div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OpReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;    <span class="comment">// We replace some dead address operands with $noreg</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;    <span class="keywordflow">if</span> (!OpReg)</div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160; </div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(OpReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160; </div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    <span class="comment">// FIXME: Probably need a new intrinsic register bank searchable table to</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    <span class="comment">// handle arbitrary intrinsics easily.</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <span class="comment">// If this has a sampler, it immediately follows rsrc.</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> MustBeSGPR = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RsrcIdx + 1;</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160; </div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;    <span class="keywordflow">if</span> (MustBeSGPR) {</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;      <span class="comment">// If this must be an SGPR, so we must report whatever it is as legal.</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;      <span class="keywordtype">unsigned</span> NewBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(OpReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;      OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(NewBank, Size);</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;      <span class="comment">// Some operands must be VGPR, and these are easy to copy to.</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;      OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;    }</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;  }</div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160; </div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), NumOps);</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;}</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">/// Return the mapping for a pointer argument.</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0"> 3427</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">AMDGPURegisterBankInfo::getValueMappingForPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;                                              <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(PtrReg);</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;  <span class="keywordtype">unsigned</span> Size = PtrTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>() ||</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;      !<a class="code" href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">AMDGPU::isFlatGlobalAddrSpace</a>(PtrTy.<a class="code" href="classllvm_1_1LLT.html#ac33fa4c8cfeb9287f51f95404a459de8">getAddressSpace</a>()))</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    <span class="keywordflow">return</span> AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160; </div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;  <span class="comment">// If we&#39;re using MUBUF instructions for global memory, an SGPR base register</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;  <span class="comment">// is possible. Otherwise this needs to be a VGPR.</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *PtrBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(PtrReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;  <span class="keywordflow">return</span> AMDGPU::getValueMapping(PtrBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), Size);</div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;}</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160; </div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363"> 3442</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">AMDGPURegisterBankInfo::getInstrMappingForLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160; </div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 2&gt;</a> OpdsMapping(2);</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;  <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(PtrReg);</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;  <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code" href="classllvm_1_1LLT.html#ac33fa4c8cfeb9287f51f95404a459de8">getAddressSpace</a>();</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;  <span class="keywordtype">unsigned</span> PtrSize = PtrTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160; </div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *ValMapping;</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *PtrMapping;</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160; </div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *PtrBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(PtrReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160; </div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  <span class="keywordflow">if</span> (PtrBank == &amp;AMDGPU::SGPRRegBank &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">AMDGPU::isFlatGlobalAddrSpace</a>(AS)) {</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;      <span class="comment">// We have a uniform instruction so we want to use an SMRD load</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;      ValMapping = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;      PtrMapping = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, PtrSize);</div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;      ValMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160; </div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;      <span class="comment">// If we&#39;re using MUBUF instructions for global memory, an SGPR base</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;      <span class="comment">// register is possible. Otherwise this needs to be a VGPR.</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;      <span class="keywordtype">unsigned</span> PtrBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>() ?</div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;        AMDGPU::VGPRRegBankID : AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160; </div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;      PtrMapping = AMDGPU::getValueMapping(PtrBankID, PtrSize);</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;    }</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;    ValMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;    PtrMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, PtrSize);</div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;  }</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160; </div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;  OpdsMapping[0] = ValMapping;</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;  OpdsMapping[1] = PtrMapping;</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;      1, 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;  <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160; </div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  <span class="comment">// FIXME: Do we want to add a mapping for FLAT load, or should we just</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="comment">// handle that during instruction selection?</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;}</div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160; </div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793"> 3489</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">AMDGPURegisterBankInfo::getRegBankID</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;                                     <span class="keywordtype">unsigned</span> Default)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="keywordflow">return</span> Bank ? Bank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() : Default;</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;}</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160; </div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf"> 3497</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">AMDGPURegisterBankInfo::getSGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;  <span class="comment">// Lie and claim anything is legal, even though this needs to be an SGPR</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;  <span class="comment">// applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;  <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  <span class="keywordflow">return</span> AMDGPU::getValueMapping(Bank, Size);</div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;}</div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160; </div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243"> 3508</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">AMDGPURegisterBankInfo::getVGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;  <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;  <span class="keywordflow">return</span> AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;}</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160; </div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724"> 3516</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">AMDGPURegisterBankInfo::getAGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;  <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  <span class="keywordflow">return</span> AMDGPU::getValueMapping(AMDGPU::AGPRRegBankID, Size);</div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;}</div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">/// This function must return a legal mapping, because</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">/// VGPR to SGPR generated is illegal.</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment"></span><span class="comment">// Operands that must be SGPRs must accept potentially divergent VGPRs as</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">// legal. These will be dealt with in applyMappingImpl.</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba"> 3533</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">AMDGPURegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160; </div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy() || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_FREEZE) {</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;    <span class="comment">// The default logic bothers to analyze impossible alternative mappings. We</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;    <span class="comment">// want the most straightforward mapping, so just directly handle this.</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;                                             *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;                                             *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcBank &amp;&amp; <span class="stringliteral">&quot;src bank should have been assigned already&quot;</span>);</div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;    <span class="keywordflow">if</span> (!DstBank)</div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;      DstBank = SrcBank;</div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160; </div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::G_FREEZE &amp;&amp;</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a>(*DstBank, *SrcBank, Size))</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160; </div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, Size, *DstBank);</div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;    <span class="keywordtype">unsigned</span> OpdsMappingSize = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy() ? 1 : 2;</div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 1&gt;</a> OpdsMapping(OpdsMappingSize);</div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;    OpdsMapping[0] = &amp;ValMap;</div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_FREEZE)</div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;      OpdsMapping[1] = &amp;ValMap;</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160; </div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;        <span class="comment">/*OperandsMapping*/</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), OpdsMappingSize);</div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;  }</div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160; </div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegSequence()) {</div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    <span class="comment">// If any input is a VGPR, the result must be a VGPR. The default handling</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;    <span class="comment">// assumes any copy between banks is legal.</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;    <span class="keywordtype">unsigned</span> BankID = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160; </div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;      <span class="keyword">auto</span> OpBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;      <span class="comment">// It doesn&#39;t make sense to use vcc or scc banks here, so just ignore</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;      <span class="comment">// them.</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;      <span class="keywordflow">if</span> (OpBank != AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;        BankID = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;      }</div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;    }</div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160; </div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, Size, <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(BankID));</div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;        <span class="comment">/*OperandsMapping*/</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;ValMap}), 1);</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;  }</div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160; </div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <span class="comment">// The default handling is broken and doesn&#39;t handle illegal SGPR-&gt;VGPR copies</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;  <span class="comment">// properly.</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;  <span class="comment">// TODO: There are additional exec masking dependencies to analyze.</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_PHI) {</div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    <span class="keywordtype">unsigned</span> ResultBank = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160; </div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;    <span class="comment">// Sometimes the result may have already been assigned a bank.</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>))</div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;      ResultBank = DstBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160; </div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160; </div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;      <span class="comment">// FIXME: Assuming VGPR for any undetermined inputs.</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;      <span class="keywordflow">if</span> (!Bank || Bank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;        ResultBank = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;      }</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160; </div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;      <span class="comment">// FIXME: Need to promote SGPR case to s32</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;      <span class="keywordtype">unsigned</span> OpBank = Bank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;      ResultBank = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a>(ResultBank, OpBank);</div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;    }</div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160; </div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResultBank != AMDGPU::InvalidRegBankID);</div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160; </div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160; </div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMap =</div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(0, Size, <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ResultBank));</div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;        1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;        <span class="comment">/*OperandsMapping*/</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;ValMap}), 1);</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;  }</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160; </div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;  <span class="keywordflow">if</span> (Mapping.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;    <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160; </div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping*, 8&gt;</a> OpdsMapping(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160; </div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160; </div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_XOR: {</div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;    <span class="keywordflow">if</span> (Size == 1) {</div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank</div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;        = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160; </div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;      <span class="keywordtype">unsigned</span> TargetBankID = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;      <span class="keywordtype">unsigned</span> BankLHS = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;      <span class="keywordtype">unsigned</span> BankRHS = AMDGPU::InvalidRegBankID;</div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;      <span class="keywordflow">if</span> (DstBank) {</div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;        TargetBankID = DstBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;        <span class="keywordflow">if</span> (DstBank == &amp;AMDGPU::VCCRegBank) {</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;          TargetBankID = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;          BankLHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;          BankRHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;          BankLHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;          BankRHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;        }</div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;        BankLHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;                               AMDGPU::VCCRegBankID);</div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;        BankRHS = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;                               AMDGPU::VCCRegBankID);</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160; </div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;        <span class="comment">// Both inputs should be true booleans to produce a boolean result.</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;        <span class="keywordflow">if</span> (BankLHS == AMDGPU::VGPRRegBankID || BankRHS == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;          TargetBankID = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::VCCRegBankID || BankRHS == AMDGPU::VCCRegBankID) {</div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;          TargetBankID = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;          BankLHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;          BankRHS = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BankLHS == AMDGPU::SGPRRegBankID &amp;&amp; BankRHS == AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;          TargetBankID = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;        }</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;      }</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160; </div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(TargetBankID, Size);</div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(BankLHS, Size);</div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(BankRHS, Size);</div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;    }</div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160; </div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;    <span class="keywordflow">if</span> (Size == 64) {</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160; </div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;        OpdsMapping[1] = OpdsMapping[2] = OpdsMapping[0];</div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;        <span class="keywordtype">unsigned</span> Bank1 = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> <span class="comment">/*, DefaultBankID*/</span>);</div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;        OpdsMapping[1] = AMDGPU::getValueMapping(Bank1, Size);</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160; </div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;        <span class="keywordtype">unsigned</span> Bank2 = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> <span class="comment">/*, DefaultBankID*/</span>);</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;        OpdsMapping[2] = AMDGPU::getValueMapping(Bank2, Size);</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;      }</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160; </div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;    }</div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160; </div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;  }</div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PTR_ADD:</div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PTRMASK:</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ADD:</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SUB:</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_MUL:</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SHL:</div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LSHR:</div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ASHR:</div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDO:</div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBO:</div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDE:</div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SADDE:</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBE:</div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SSUBE:</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMAX:</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ABS:</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SHUFFLE_VECTOR:</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SBFX:</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UBFX:</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160; </div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SADDSAT: <span class="comment">// FIXME: Could lower sat ops for SALU</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SSUBSAT:</div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UADDSAT:</div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_USUBSAT:</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FADD:</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FSUB:</div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTOSI:</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTOUI:</div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMUL:</div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMA:</div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAD:</div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FSQRT:</div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FFLOOR:</div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCEIL:</div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FRINT:</div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SITOFP:</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UITOFP:</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTRUNC:</div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPEXT:</div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FEXP2:</div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FLOG2:</div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM:</div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM:</div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM_IEEE:</div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM_IEEE:</div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCANONICALIZE:</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_TRUNC:</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_STRICT_FADD:</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_STRICT_FSUB:</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_STRICT_FMUL:</div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_STRICT_FMA:</div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BSWAP: <span class="comment">// TODO: Somehow expand for scalar?</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FSHR: <span class="comment">// TODO: Expand for scalar</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FMIN_LEGACY:</div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FMAX_LEGACY:</div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_RCP_IFLAG:</div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE0:</div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE1:</div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE2:</div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_F32_UBYTE3:</div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_CVT_PK_I16_I32:</div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_SMED3:</div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UMULH:</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SMULH: {</div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#ac4dd4cfc2dbcd57221490dfc8b265592">hasScalarMulHiInsts</a>() &amp;&amp; <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;  }</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_MAD_U64_U32:</div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_MAD_I64_I32: {</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    <span class="comment">// Three possible mappings:</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;    <span class="comment">//  - Default SOP</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;    <span class="comment">//  - Default VOP</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;    <span class="comment">//  - Scalar multiply: src0 and src1 are SGPRs, the rest is VOP.</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;    <span class="comment">// This allows instruction selection to keep the multiplication part of the</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;    <span class="comment">// instruction on the SALU.</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;    <span class="keywordtype">bool</span> AllSalu = <span class="keyword">true</span>;</div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;    <span class="keywordtype">bool</span> MulSalu = <span class="keyword">true</span>;</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 5; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).getReg();</div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *Bank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)) {</div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;        <span class="keywordflow">if</span> (Bank-&gt;getID() != AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;          AllSalu = <span class="keyword">false</span>;</div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 2 || <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == 3) {</div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;            MulSalu = <span class="keyword">false</span>;</div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;          }</div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;        }</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;      }</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    }</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160; </div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;    <span class="keywordflow">if</span> (AllSalu)</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160; </div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;    <span class="comment">// If the multiply-add is full-rate in VALU, use that even if the</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    <span class="comment">// multiplication part is scalar. Accumulating separately on the VALU would</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;    <span class="comment">// take two instructions.</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;    <span class="keywordflow">if</span> (!MulSalu || <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a8263d2c3a266941b3669828ecf1db53e">hasFullRate64Ops</a>())</div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160; </div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;    <span class="comment">// Keep the multiplication on the SALU, then accumulate on the VALU.</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 64);</div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;    OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;    OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 64);</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;  }</div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_IMPLICIT_DEF: {</div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;  }</div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCONSTANT:</div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CONSTANT:</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_GLOBAL_VALUE:</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BLOCK_ADDR:</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_READCYCLECOUNTER: {</div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;  }</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FRAME_INDEX: {</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;    <span class="comment">// TODO: This should be the same as other constants, but eliminateFrameIndex</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    <span class="comment">// currently assumes VALU uses.</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;  }</div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_DYN_STACKALLOC: {</div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    <span class="comment">// Result is always uniform, and a wave reduction is needed for the source.</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    <span class="keywordtype">unsigned</span> SrcBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(SrcBankID, 32);</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;  }</div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_WAVE_ADDRESS: {</div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    <span class="comment">// This case is weird because we expect a physical register in the source,</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    <span class="comment">// but need to set a bank anyway.</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;    <span class="comment">// We could select the result to SGPR or VGPR, but for the one current use</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    <span class="comment">// it&#39;s more practical to always use VGPR.</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  }</div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INSERT: {</div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;    <span class="keywordtype">unsigned</span> EltSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize);</div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, SrcSize);</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;    OpdsMapping[2] = AMDGPU::getValueMapping(BankID, EltSize);</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;    OpdsMapping[3] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;  }</div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT: {</div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize);</div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, SrcSize);</div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;    OpdsMapping[2] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  }</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR:</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BUILD_VECTOR_TRUNC: {</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;    <span class="keywordflow">if</span> (DstTy == <a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 16)) {</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;      <span class="keywordtype">unsigned</span> Src0BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;      <span class="keywordtype">unsigned</span> Src1BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;      <span class="keywordtype">unsigned</span> DstBankID = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(Src0BankID, Src1BankID);</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160; </div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(DstBankID, DstSize);</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(Src0BankID, SrcSize);</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(Src1BankID, SrcSize);</div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;    }</div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160; </div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;  }</div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_MERGE_VALUES:</div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CONCAT_VECTORS: {</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160; </div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize);</div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;    <span class="comment">// Op1 and Dst should use the same register bank.</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;      OpdsMapping[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = AMDGPU::getValueMapping(Bank, SrcSize);</div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;  }</div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BITREVERSE:</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BITCAST:</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTTOPTR:</div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_PTRTOINT:</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FABS:</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FNEG: {</div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;    OpdsMapping[0] = OpdsMapping[1] = AMDGPU::getValueMapping(BankID, Size);</div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;  }</div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FFBH_U32:</div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_FFBL_B32:</div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTLZ_ZERO_UNDEF:</div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTTZ_ZERO_UNDEF: {</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, 32);</div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMappingSGPR64Only(BankID, Size);</div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;  }</div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_CTPOP: {</div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    <span class="keywordtype">unsigned</span> BankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, 32);</div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160; </div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;    <span class="comment">// This should really be getValueMappingSGPR64Only, but allowing the generic</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;    <span class="comment">// code to handle the register split just makes using LegalizerHelper more</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;    <span class="comment">// difficult.</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, Size);</div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;  }</div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_TRUNC: {</div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(Src, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Dst, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize);</div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(Bank, SrcSize);</div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;  }</div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXT:</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXT:</div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ANYEXT:</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXT_INREG: {</div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Dst, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(Src, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160; </div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;    <span class="keywordtype">unsigned</span> DstBank;</div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Src, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcBank);</div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;    <span class="keywordflow">switch</span> (SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;      DstBank = AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;      DstBank = AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;    }</div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160; </div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;    <span class="comment">// Scalar extend can use 64-bit BFE, but VGPRs require extending to</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;    <span class="comment">// 32-bits, and then to 64.</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(DstBank, DstSize);</div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMappingSGPR64Only(SrcBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(),</div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;                                                       SrcSize);</div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  }</div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FCMP: {</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;    OpdsMapping[1] = <span class="keyword">nullptr</span>; <span class="comment">// Predicate Operand.</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;    OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;    OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;  }</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_IS_FPCLASS: {</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, DstSize);</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;  }</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_STORE: {</div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).isReg());</div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160; </div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;    <span class="comment">// FIXME: We need to specify a different reg bank once scalar stores are</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;    <span class="comment">// supported.</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *ValMapping =</div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;        AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;    OpdsMapping[0] = ValMapping;</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  }</div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ICMP: {</div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;    <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getPredicate());</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>();</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160; </div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;    <span class="comment">// See if the result register has already been constrained to vcc, which may</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;    <span class="comment">// happen due to control flow intrinsic lowering.</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;    <span class="keywordtype">unsigned</span> DstBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;    <span class="keywordtype">unsigned</span> Op2Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;    <span class="keywordtype">unsigned</span> Op3Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160; </div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    <span class="keywordtype">bool</span> CanUseSCC = DstBank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;                     Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;                     Op3Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;      (Size == 32 || (Size == 64 &amp;&amp;</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;                      (Pred == <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a> || Pred == <a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>) &amp;&amp;</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;                      <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>()));</div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160; </div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;    DstBank = CanUseSCC ? AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;    <span class="keywordtype">unsigned</span> SrcBank = CanUseSCC ? AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160; </div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    <span class="comment">// TODO: Use 32-bit for scalar output size.</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <span class="comment">// SCC results will need to be copied to a 32-bit SGPR virtual register.</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ResultSize = 1;</div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160; </div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(DstBank, ResultSize);</div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;    OpdsMapping[2] = AMDGPU::getValueMapping(SrcBank, Size);</div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;    OpdsMapping[3] = AMDGPU::getValueMapping(SrcBank, Size);</div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;  }</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_EXTRACT_VECTOR_ELT: {</div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;    <span class="comment">// VGPR index can be used for waterfall when indexing a SGPR vector.</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;    <span class="keywordtype">unsigned</span> SrcBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;    <span class="keywordtype">unsigned</span> IdxSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;    <span class="keywordtype">unsigned</span> IdxBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;    <span class="keywordtype">unsigned</span> OutputBankID = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(SrcBankID, IdxBank);</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160; </div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(OutputBankID, DstSize);</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(SrcBankID, SrcSize);</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160; </div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;    <span class="comment">// The index can be either if the source vector is VGPR.</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;    OpdsMapping[2] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;  }</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INSERT_VECTOR_ELT: {</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <span class="keywordtype">unsigned</span> OutputBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ?</div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160; </div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">VecSize</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;    <span class="keywordtype">unsigned</span> InsertSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;    <span class="keywordtype">unsigned</span> IdxSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    <span class="keywordtype">unsigned</span> InsertEltBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;    <span class="keywordtype">unsigned</span> IdxBankID = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160; </div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(OutputBankID, <a class="code" href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">VecSize</a>);</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;    OpdsMapping[1] = AMDGPU::getValueMapping(OutputBankID, <a class="code" href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">VecSize</a>);</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160; </div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    <span class="comment">// This is a weird case, because we need to break down the mapping based on</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;    <span class="comment">// the register bank of a different operand.</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    <span class="keywordflow">if</span> (InsertSize == 64 &amp;&amp; OutputBankID == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMappingSplit64(InsertEltBankID,</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;                                                      InsertSize);</div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InsertSize == 32 || InsertSize == 64);</div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(InsertEltBankID, InsertSize);</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;    }</div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160; </div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    <span class="comment">// The index can be either if the source vector is VGPR.</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;    OpdsMapping[3] = AMDGPU::getValueMapping(IdxBankID, IdxSize);</div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;  }</div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_UNMERGE_VALUES: {</div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160; </div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;    <span class="comment">// Op1 and Dst should use the same register bank.</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;    <span class="comment">// FIXME: Shouldn&#39;t this be the default? Why do we need to handle this?</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;      OpdsMapping[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = AMDGPU::getValueMapping(Bank, Size);</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    }</div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  }</div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD:</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE:</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE:</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT:</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT:</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT:</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_TFE:</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT:</div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16:</div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT:</div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16:</div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE:</div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE:</div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT:</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT:</div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16: {</div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;    OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160; </div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;    <span class="comment">// rsrc</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160; </div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;    <span class="comment">// vindex</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;    OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160; </div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;    <span class="comment">// voffset</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;    OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160; </div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;    <span class="comment">// soffset</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;    OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160; </div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;    <span class="comment">// Any remaining operands are immediates and were correctly null</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;    <span class="comment">// initialized.</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;  }</div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP:</div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD:</div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB:</div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN:</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN:</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX:</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX:</div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND:</div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR:</div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR:</div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC:</div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC:</div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN:</div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX: {</div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;    <span class="comment">// vdata_out</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160; </div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;    <span class="comment">// vdata_in</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160; </div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;    <span class="comment">// rsrc</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160; </div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;    <span class="comment">// vindex</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;    OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160; </div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;    <span class="comment">// voffset</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;    OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160; </div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;    <span class="comment">// soffset</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;    OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160; </div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;    <span class="comment">// Any remaining operands are immediates and were correctly null</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;    <span class="comment">// initialized.</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  }</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP: {</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;    <span class="comment">// vdata_out</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;    OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160; </div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;    <span class="comment">// vdata_in</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160; </div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;    <span class="comment">// cmp</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;    OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160; </div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;    <span class="comment">// rsrc</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;    OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160; </div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;    <span class="comment">// vindex</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;    OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160; </div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;    <span class="comment">// voffset</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160; </div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;    <span class="comment">// soffset</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;    OpdsMapping[6] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(6).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160; </div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;    <span class="comment">// Any remaining operands are immediates and were correctly null</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;    <span class="comment">// initialized.</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;  }</div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_S_BUFFER_LOAD: {</div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;    <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;    OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160; </div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;    <span class="comment">// We need to convert this to a MUBUF if either the resource of offset is</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    <span class="comment">// VGPR.</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;    <span class="keywordtype">unsigned</span> RSrcBank = OpdsMapping[1]-&gt;BreakDown[0].RegBank-&gt;getID();</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;    <span class="keywordtype">unsigned</span> OffsetBank = OpdsMapping[2]-&gt;BreakDown[0].RegBank-&gt;getID();</div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;    <span class="keywordtype">unsigned</span> ResultBank = <a class="code" href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a>(RSrcBank, OffsetBank);</div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160; </div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;    <span class="keywordtype">unsigned</span> Size0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(ResultBank, Size0);</div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  }</div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC: {</div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID()) {</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fmas:</div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_fixup:</div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_trig_preop:</div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sin:</div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cos:</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_log_clamp:</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp:</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rcp_legacy:</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sqrt:</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq:</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_legacy:</div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_rsq_clamp:</div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmul_legacy:</div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fma_legacy:</div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ldexp:</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_mant:</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_frexp_exp:</div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fract:</div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_i16:</div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pknorm_u16:</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_i16:</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u16:</div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmed3:</div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubeid:</div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubema:</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubesc:</div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cubetc:</div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sffbh:</div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fmad_ftz:</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_lo:</div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mbcnt_hi:</div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_u24:</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mul_i24:</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mulhi_u24:</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mulhi_i24:</div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_lerp:</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u8:</div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_msad_u8:</div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_hi_u8:</div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sad_u16:</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_qsad_pk_u16_u8:</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_pk_u16_u8:</div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mqsad_u32_u8:</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pk_u8_f32:</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_alignbyte:</div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_perm:</div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2:</div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot2:</div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot2:</div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot4:</div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot4:</div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sdot8:</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_udot8:</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2_bf16_bf16:</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2_f16_f16:</div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fdot2_f32_bf16:</div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sudot4:</div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sudot8:</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wmma_bf16_16x16x16_bf16:</div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wmma_f16_16x16x16_f16:</div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wmma_f32_16x16x16_bf16:</div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wmma_f32_16x16x16_f16:</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wmma_i32_16x16x16_iu4:</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wmma_i32_16x16x16_iu8:</div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_sbfe:</div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ubfe:</div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_swizzle:</div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_permute:</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_bpermute:</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_update_dpp:</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mov_dpp8:</div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mov_dpp:</div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_strict_wwm:</div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wwm:</div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_strict_wqm:</div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm:</div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_softwqm:</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_set_inactive:</div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlane64:</div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_kernarg_segment_ptr:</div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getpc:</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_groupstaticsize:</div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_reloc_constant:</div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;    <span class="keywordflow">case</span> Intrinsic::returnaddress: {</div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;    }</div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm_vote: {</div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;      OpdsMapping[0] = OpdsMapping[2]</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;        = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size);</div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;    }</div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ps_live: {</div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;    }</div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_div_scale: {</div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;      <span class="keywordtype">unsigned</span> Dst0Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;      <span class="keywordtype">unsigned</span> Dst1Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Dst0Size);</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Dst1Size);</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160; </div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;    }</div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_class: {</div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Src0Reg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;      <span class="keywordtype">unsigned</span> Src0Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Src0Reg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;      <span class="keywordtype">unsigned</span> Src1Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Src1Reg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, DstSize);</div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Src0Size);</div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Src1Size);</div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;    }</div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_icmp:</div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_fcmp: {</div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;      <span class="comment">// This is not VCCRegBank because this is not used in boolean contexts.</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;      <span class="keywordtype">unsigned</span> OpSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, OpSize);</div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, OpSize);</div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;    }</div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_readlane: {</div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;      <span class="keywordtype">unsigned</span> IdxSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(IdxReg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;      <span class="keywordtype">unsigned</span> IdxBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(IdxReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;      [[fallthrough]];</div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;    }</div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_readfirstlane: {</div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;    }</div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane: {</div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(SrcReg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;      <span class="keywordtype">unsigned</span> SrcBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(SrcReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;      <span class="keywordtype">unsigned</span> IdxSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(IdxReg).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;      <span class="keywordtype">unsigned</span> IdxBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(IdxReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160; </div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;      <span class="comment">// These 2 must be SGPRs, but accept VGPRs. Readfirstlane will be inserted</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;      <span class="comment">// to legalize.</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(SrcBank, SrcSize);</div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;    }</div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;    }</div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlane16:</div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_permlanex16: {</div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;    }</div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x1f32:</div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x4f16:</div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_4x4x4i8:</div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x2bf16:</div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x1f32:</div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4f32:</div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4f16:</div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x16f16:</div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x4i8:</div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x16i8:</div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x2bf16:</div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x8bf16:</div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x1f32:</div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x2f32:</div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4f16:</div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x8f16:</div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x4i8:</div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x8i8:</div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x2bf16:</div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4bf16:</div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4bf16_1k:</div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x4bf16_1k:</div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_4x4x4bf16_1k:</div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x8bf16_1k:</div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x16bf16_1k:</div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f64_16x16x4f64:</div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f64_4x4x4f64:</div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_16x16x32_i8:</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_i32_32x32x16_i8:</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x8_xf32:</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x4_xf32:</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x32_bf8_bf8:</div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x32_bf8_fp8:</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x32_fp8_bf8:</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_16x16x32_fp8_fp8:</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x16_bf8_bf8:</div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x16_bf8_fp8:</div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x16_fp8_bf8:</div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_mfma_f32_32x32x16_fp8_fp8: {</div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;      <span class="comment">// Default for MAI intrinsics.</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;      <span class="comment">// srcC can also be an immediate which can be folded later.</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;      <span class="comment">// FIXME: Should we eventually add an alternative mapping with AGPR src</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;      <span class="comment">// for srcA/srcB?</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;      <span class="comment">// vdst, srcA, srcB, srcC</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;      OpdsMapping[0] =</div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;          <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;mayNeedAGPRs()</div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;              ? <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)</div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;              : <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;      OpdsMapping[4] =</div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;          <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;mayNeedAGPRs()</div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;              ? <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>)</div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;              : <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;    }</div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_16x16x32_f16:</div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_32x32x16_f16:</div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_16x16x32_bf16:</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_32x32x16_bf16:</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_i32_16x16x64_i8:</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_i32_32x32x32_i8:</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_16x16x64_bf8_bf8:</div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_16x16x64_bf8_fp8:</div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_16x16x64_fp8_bf8:</div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_16x16x64_fp8_fp8:</div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_32x32x32_bf8_bf8:</div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_32x32x32_bf8_fp8:</div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_32x32x32_fp8_bf8:</div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_smfmac_f32_32x32x32_fp8_fp8: {</div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;      <span class="comment">// vdst, srcA, srcB, srcC, idx</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;    }</div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1:</div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2:</div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_mov:</div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1_f16:</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p2_f16:</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_lds_param_load: {</div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> M0Idx = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1;</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> M0Reg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(M0Idx).getReg();</div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;      <span class="keywordtype">unsigned</span> M0Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(M0Reg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160; </div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != M0Idx &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;        OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160; </div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;      <span class="comment">// Must be SGPR, but we must take whatever the original bank is and fix it</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;      <span class="comment">// later.</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;      OpdsMapping[M0Idx] = AMDGPU::getValueMapping(M0Bank, 32);</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;    }</div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p10:</div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p2:</div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p10_f16:</div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_inreg_p2_f16: {</div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;    }</div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ballot: {</div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, SrcSize);</div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;    }</div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;    }</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;  }</div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16:</div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE:</div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16: {</div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;    <span class="keyword">auto</span> IntrID = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID();</div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">AMDGPU::RsrcIntrinsic</a> *RSrcIntrin = <a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">AMDGPU::lookupRsrcIntrinsic</a>(IntrID);</div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RSrcIntrin &amp;&amp; <span class="stringliteral">&quot;missing RsrcIntrinsic for image intrinsic&quot;</span>);</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;    <span class="comment">// Non-images can have complications from operands that allow both SGPR</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;    <span class="comment">// and VGPR. For now it&#39;s too complicated to figure out the final opcode</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;    <span class="comment">// to derive the register bank from the MCInstrDesc.</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RSrcIntrin-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#ad7b8f270ab4300ebf1befec5932ce66f">IsImage</a>);</div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, RSrcIntrin-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a10176381ae19f290f96e88b90da7e0de">RsrcArg</a>);</div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;  }</div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY: {</div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitOperands() - 2;</div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 128);</div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;    OpdsMapping[<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> == 3) {</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;      <span class="comment">// Sequential form: all operands combined into VGPR256/VGPR512</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;      <span class="keywordflow">if</span> (Size &gt; 256)</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;        Size = 512;</div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;      <span class="comment">// NSA form</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;        <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;        OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;      }</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;    }</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;  }</div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS: {</div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;    <span class="keyword">auto</span> IntrID = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID();</div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_getreg:</div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memtime:</div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_memrealtime:</div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_get_waveid_in_workgroup:</div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg_rtn: {</div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;    }</div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fadd:</div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_csub:</div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fmin:</div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fmax:</div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fadd:</div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fmin:</div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fmax:</div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fadd_v2bf16:</div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_flat_atomic_fadd_v2bf16:</div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap:</div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_fadd_v2bf16: {</div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;      <span class="keywordtype">unsigned</span> M0Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(M0Bank, 32);</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;    }</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume: {</div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;    }</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr:</div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp:</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;      <span class="comment">// FIXME: Could we support packed types here?</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;      OpdsMapping[5] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;      OpdsMapping[6] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_row:</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;      OpdsMapping[5] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;      OpdsMapping[6] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;      OpdsMapping[8] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(8).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsg:</div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_sendmsghalt: {</div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;    }</div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_s_setreg: {</div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;    }</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf: {</div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;    }</div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_else: {</div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;      <span class="keywordtype">unsigned</span> WaveSize = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, WaveSize);</div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, WaveSize);</div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;    }</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_live_mask: {</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;    }</div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm_demote:</div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_kill: {</div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;    }</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load:</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_load: {</div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;      <span class="comment">// FIXME: Should make intrinsic ID the last operand of the instruction,</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;      <span class="comment">// then this would be the same as store</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    }</div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_load_lds: {</div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;    }</div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format:</div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_tbuffer_store: {</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;    }</div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load:</div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_load: {</div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;    }</div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_load_lds: {</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;      OpdsMapping[6] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(6).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;    }</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_buffer_store:</div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_struct_tbuffer_store: {</div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;      OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;      OpdsMapping[4] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;      OpdsMapping[5] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    }</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_init_exec_from_input: {</div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;    }</div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br: {</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160; </div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;    }</div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all: {</div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;      <span class="comment">// This must be an SGPR, but accept a VGPR.</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;      <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;                                   AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(Bank, 32);</div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;    }</div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_global_load_lds: {</div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;      OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;    }</div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_lds_direct_load: {</div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> M0Idx = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1;</div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> M0Reg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(M0Idx).getReg();</div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;      <span class="keywordtype">unsigned</span> M0Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(M0Reg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160; </div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != M0Idx &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;        OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160; </div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;      <span class="comment">// Must be SGPR, but we must take whatever the original bank is and fix it</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;      <span class="comment">// later.</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;      OpdsMapping[M0Idx] = AMDGPU::getValueMapping(M0Bank, 32);</div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;    }</div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_add_gs_reg_rtn:</div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_sub_gs_reg_rtn:</div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;      OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;      OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_bvh_stack_rtn: {</div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;      OpdsMapping[0] =</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>); <span class="comment">// %vdst</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;      OpdsMapping[1] =</div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>); <span class="comment">// %addr</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;      OpdsMapping[3] =</div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>); <span class="comment">// %addr</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;      OpdsMapping[4] =</div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>); <span class="comment">// %data0</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;      OpdsMapping[5] =</div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;          <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>); <span class="comment">// %data1</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;    }</div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160; </div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;    }</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;  }</div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SELECT: {</div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;    <span class="keywordtype">unsigned</span> Size = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;    <span class="keywordtype">unsigned</span> Op2Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;    <span class="keywordtype">unsigned</span> Op3Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;                                    AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;    <span class="keywordtype">bool</span> SGPRSrcs = Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;                    Op3Bank == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160; </div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;    <span class="keywordtype">unsigned</span> CondBankDefault = SGPRSrcs ?</div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;    <span class="keywordtype">unsigned</span> CondBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;                                     CondBankDefault);</div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;    <span class="keywordflow">if</span> (CondBank == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;      CondBank = SGPRSrcs ? AMDGPU::SGPRRegBankID : AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CondBank == AMDGPU::VGPRRegBankID)</div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;      CondBank = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160; </div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;    <span class="keywordtype">unsigned</span> Bank = SGPRSrcs &amp;&amp; CondBank == AMDGPU::SGPRRegBankID ?</div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;      AMDGPU::SGPRRegBankID : AMDGPU::VGPRRegBankID;</div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160; </div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondBank == AMDGPU::VCCRegBankID || CondBank == AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160; </div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;    <span class="comment">// TODO: Should report 32-bit for scalar condition type.</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;    <span class="keywordflow">if</span> (Size == 64) {</div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(CondBank, 1);</div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;      OpdsMapping[0] = AMDGPU::getValueMapping(Bank, Size);</div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;      OpdsMapping[1] = AMDGPU::getValueMapping(CondBank, 1);</div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, Size);</div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;      OpdsMapping[3] = AMDGPU::getValueMapping(Bank, Size);</div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;    }</div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160; </div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;  }</div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160; </div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SI_CALL: {</div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 64);</div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;    <span class="comment">// Lie and claim everything is legal, even though some need to be</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;    <span class="comment">// SGPRs. applyMapping will have to deal with it as a waterfall loop.</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160; </div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;    <span class="comment">// Allow anything for implicit arguments</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 4; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).isReg()) {</div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).getReg();</div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;        <span class="keyword">auto</span> OpBank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;        <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;        OpdsMapping[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = AMDGPU::getValueMapping(OpBank, Size);</div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;      }</div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;    }</div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;  }</div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_LOAD:</div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ZEXTLOAD:</div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_SEXTLOAD:</div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160; </div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XCHG:</div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_ADD:</div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_SUB:</div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_AND:</div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_OR:</div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_XOR:</div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MAX:</div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_MIN:</div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMAX:</div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UMIN:</div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_FADD:</div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UINC_WRAP:</div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMICRMW_UDEC_WRAP:</div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG:</div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_FMIN:</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_FMAX: {</div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;    OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;    OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;  }</div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_ATOMIC_CMPXCHG: {</div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;    OpdsMapping[0] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;    OpdsMapping[1] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;    OpdsMapping[2] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;    OpdsMapping[3] = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>);</div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;  }</div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_BRCOND: {</div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;    <span class="keywordtype">unsigned</span> Bank = <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;                                 AMDGPU::SGPRRegBankID);</div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 1);</div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;    <span class="keywordflow">if</span> (Bank != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;      Bank = AMDGPU::VCCRegBankID;</div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160; </div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, 1);</div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;  }</div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTRUNC_ROUND_UPWARD:</div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;  <span class="keywordflow">case</span> AMDGPU::G_FPTRUNC_ROUND_DOWNWARD:</div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;  }</div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160; </div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<span class="comment">/*ID*/</span>1, <span class="comment">/*Cost*/</span>1,</div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;                               <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping),</div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;                               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ac4dd4cfc2dbcd57221490dfc8b265592"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac4dd4cfc2dbcd57221490dfc8b265592">llvm::GCNSubtarget::hasScalarMulHiInsts</a></div><div class="ttdeci">bool hasScalarMulHiInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00407">GCNSubtarget.h:407</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_abb0fc37a646fdbbe1e832d3c7720e915"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a></div><div class="ttdeci">static bool isScalarLoadLegal(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">AMDGPURegisterBankInfo.cpp:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a854d61301ea33c4f27021c50ae9e8bdf"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">llvm::AMDGPURegisterBankInfo::getSGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getSGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03497">AMDGPURegisterBankInfo.cpp:3497</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04884">NVPTXISelLowering.cpp:4884</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a0f1b1f36c5069336e43ad70639b7f176"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a></div><div class="ttdeci">static bool substituteSimpleCopyRegs(const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, unsigned OpIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01752">AMDGPURegisterBankInfo.cpp:1752</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">Utils.cpp:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afb15c9a705b04d0a7709e0c0f8af33fa"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">static bool isAGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abb1babbd49300ea60d3fe16eb5472749"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingAllVGPR(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03364">AMDGPURegisterBankInfo.cpp:3364</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdeci">@ ICMP_EQ</div><div class="ttdoc">equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00739">InstrTypes.h:739</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a79ebc5d429e92dbe3e0c6009ec8e55b4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a></div><div class="ttdeci">static unsigned getExtendOp(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01712">AMDGPURegisterBankInfo.cpp:1712</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a615f4542f26ca7383f06e780996f8ef3"><div class="ttname"><a href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">llvm::MONoClobber</a></div><div class="ttdeci">static const MachineMemOperand::Flags MONoClobber</div><div class="ttdoc">Mark the MMO of a uniform load if there are no potentially clobbering stores on any path from the sta...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00041">SIInstrInfo.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3fa77b1c964e2ff99057bf5e75140457abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3fa77b1c964e2ff99057bf5e75140457abe">llvm::AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdeci">@ LOCAL_ADDRESS</div><div class="ttdoc">Address space for local memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00377">AMDGPU.h:377</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00157">MachineRegisterInfo.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00718">InstrTypes.h:718</a></div></div>
<div class="ttc" id="aAMDGPURewriteUndefForPHI_8cpp_html_a2e83cb1bc3f5e8986cbd14575755a134"><div class="ttname"><a href="AMDGPURewriteUndefForPHI_8cpp.html#a2e83cb1bc3f5e8986cbd14575755a134">PHI</a></div><div class="ttdeci">Rewrite undef for PHI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">AMDGPURewriteUndefForPHI.cpp:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_abc15369ab4cc583332950b913e2ef1dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#abc15369ab4cc583332950b913e2ef1dd">llvm::MachineMemOperand::getAlign</a></div><div class="ttdeci">Align getAlign() const</div><div class="ttdoc">Return the minimum known alignment in bytes of the actual memory reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01130">MachineOperand.cpp:1130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00270">MIPatternMatch.h:270</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00159">RegisterBankInfo.cpp:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_aed86890d7fabb33f5a4e1d8dbbd2ff68"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#aed86890d7fabb33f5a4e1d8dbbd2ff68">splitUnequalType</a></div><div class="ttdeci">static std::pair&lt; LLT, LLT &gt; splitUnequalType(LLT Ty, unsigned FirstSize)</div><div class="ttdoc">Split Ty into 2 pieces.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01025">AMDGPURegisterBankInfo.cpp:1025</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrSpan_html"><div class="ttname"><a href="classllvm_1_1MachineInstrSpan.html">llvm::MachineInstrSpan</a></div><div class="ttdoc">MachineInstrSpan provides an interface to get an iteration range containing the instruction it was in...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01274">MachineBasicBlock.h:1274</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aff41ac4e28ac3fd5c47cce40cc0383cc"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">llvm::RegisterBankInfo::OperandsMapper::getMRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; getMRI() const</div><div class="ttdoc">The MachineRegisterInfo we used to realize the mapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00334">RegisterBankInfo.h:334</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">Utils.cpp:475</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a2a2df5a25b9c703e74e82b48a75d0c3d"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a2a2df5a25b9c703e74e82b48a75d0c3d">C1</a></div><div class="ttdeci">instcombine should handle this C2 when C1</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00263">README.txt:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; MachineInstr *, 4 &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac76eb82370e997f967454f441effbbff"><div class="ttname"><a href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">llvm::getIConstantVRegValWithLookThrough</a></div><div class="ttdeci">std::optional&lt; ValueAndVReg &gt; getIConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT returns its...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">Utils.cpp:409</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00469">MachineFunction.cpp:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1LegacyLegalizeActions_html_ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf"><div class="ttname"><a href="namespacellvm_1_1LegacyLegalizeActions.html#ad25716c86372dafbf624b34891685078a031174d0f974cf1041a9cadb84f0dcbf">llvm::LegacyLegalizeActions::Bitcast</a></div><div class="ttdeci">@ Bitcast</div><div class="ttdoc">Perform the operation on a different, but equivalently sized type.</div><div class="ttdef"><b>Definition:</b> <a href="LegacyLegalizerInfo_8h_source.html#l00054">LegacyLegalizerInfo.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00468">Utils.cpp:468</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstrInfo_html_aa510d94632f7a11fd571d2c2271fb2b5"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">llvm::AMDGPUInstrInfo::isUniformMMO</a></div><div class="ttdeci">static bool isUniformMMO(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00031">AMDGPUInstrInfo.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00144">MachineMemOperand.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdeci">@ ICMP_NE</div><div class="ttdoc">not equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00740">InstrTypes.h:740</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a8096db0f3faef0f2b85f2ed8c0975e2e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">llvm::AMDGPURegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const override</div><div class="ttdoc">See RegisterBankInfo::applyMapping.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">AMDGPURegisterBankInfo.cpp:2116</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00435">RegisterBankInfo.cpp:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a542fc1282cd157921c7f0900b73c63dd"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a></div><div class="ttdeci">AMDGPURegisterBankInfo(const GCNSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00196">AMDGPURegisterBankInfo.cpp:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abd1b045c48536729160cbfc075852f4c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00331">SIRegisterInfo.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMII_html_a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">llvm::ARMII::VecSize</a></div><div class="ttdeci">@ VecSize</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">ARMBaseInfo.h:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1ElementCount_html_a584cb8dfa0090b33a969c4dda27337f6"><div class="ttname"><a href="classllvm_1_1ElementCount.html#a584cb8dfa0090b33a969c4dda27337f6">llvm::ElementCount::getFixed</a></div><div class="ttdeci">static constexpr ElementCount getFixed(ScalarTy MinVal)</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00291">TypeSize.h:291</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdeci">@ Bits</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdeci">@ MODereferenceable</div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn't trap).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00142">MachineMemOperand.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abb21f77ed3dc15eb330b93b3efaa94ba"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">llvm::AMDGPURegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">This function must return a legal mapping, because AMDGPURegisterBankInfo::getInstrAlternativeMapping...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">AMDGPURegisterBankInfo.cpp:3533</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00889">MachineFunction.h:889</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00135">SmallSet.h:135</a></div></div>
<div class="ttc" id="aGenericMachineInstrs_8h_html"><div class="ttname"><a href="GenericMachineInstrs_8h.html">GenericMachineInstrs.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_a698c58d9daa9d3c8534f31f8b1b23457"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping() const</div><div class="ttdoc">The final mapping of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00331">RegisterBankInfo.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a6dca2bae7706ebd6d1d1681137040243"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">llvm::AMDGPURegisterBankInfo::getVGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getVGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03508">AMDGPURegisterBankInfo.cpp:3508</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aAMDGPURegBankSelect_8cpp_html_a14e0c000ed52e5fc187d4a885914cc1a"><div class="ttname"><a href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a></div><div class="ttdeci">amdgpu AMDGPU Register Bank Select</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankSelect_8cpp_source.html#l00045">AMDGPURegBankSelect.cpp:45</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a3825d8ed3a1f18e5000c9d476be5aeeb"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a3825d8ed3a1f18e5000c9d476be5aeeb">unpackV2S16ToS32</a></div><div class="ttdeci">static std::pair&lt; Register, Register &gt; unpackV2S16ToS32(MachineIRBuilder &amp;B, Register Src, unsigned ExtOpcode)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01730">AMDGPURegisterBankInfo.cpp:1730</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00253">RegisterBankInfo.h:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a88b252120eea5192e81cf30e81eccbe9"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a88b252120eea5192e81cf30e81eccbe9">llvm::MachineMemOperand::isInvariant</a></div><div class="ttdeci">bool isInvariant() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00292">MachineMemOperand.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a7da5cc6e8aadd4d5fb6dd68f8ec12b7e"><div class="ttname"><a href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">llvm::LLT::isVector</a></div><div class="ttdeci">constexpr bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00129">LowLevelTypeImpl.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a774f70ec47e4b324901ebbb23573157d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">llvm::AMDGPURegisterBankInfo::TII</a></div><div class="ttdeci">const SIInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00046">AMDGPURegisterBankInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00046">LegalizerHelper.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abf49a8e95b46f26d4977f6fa5d56da26"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad</a></div><div class="ttdeci">bool applyMappingSBufferLoad(const OperandsMapper &amp;OpdMapper) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">AMDGPURegisterBankInfo.cpp:1334</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_afef42b99585e128b23a4980bc0bc1824"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">llvm::AMDGPURegisterBankInfo::TRI</a></div><div class="ttdeci">const SIRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00045">AMDGPURegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aa24450f600cabd7212bd264a6dbc190c"><div class="ttname"><a href="classllvm_1_1LLT.html#aa24450f600cabd7212bd264a6dbc190c">llvm::LLT::getElementType</a></div><div class="ttdeci">constexpr LLT getElementType() const</div><div class="ttdoc">Returns the vector's element type. Only valid for vector types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00257">LowLevelTypeImpl.h:257</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5f683dcd4b6530d6f1b29d50b92e2907"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">llvm::RegisterBankInfo::getValueMapping</a></div><div class="ttdeci">const ValueMapping &amp; getValueMapping(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</div><div class="ttdoc">The most common ValueMapping consists of a single PartialMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00294">RegisterBankInfo.cpp:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00858">GCNSubtarget.h:858</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a1130bcafa3946d26a8db4ed3e3ff454c"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a></div><div class="ttdeci">static unsigned regBankBoolUnion(unsigned RB0, unsigned RB1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03272">AMDGPURegisterBankInfo.cpp:3272</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00241">Type.cpp:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a9d554817cae8090009510677635a1c7b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsic(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">AMDGPURegisterBankInfo.cpp:334</a></div></div>
<div class="ttc" id="anamespacellvm_html_a56f5d55460d7e31fc6c3318882f36ac7"><div class="ttname"><a href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">llvm::getIConstantVRegSExtVal</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00300">Utils.cpp:300</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html_ae3003e8b89a759af674cb22ed2b67d2e"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">llvm::RegisterBankInfo::ValueMapping::BreakDown</a></div><div class="ttdeci">const PartialMapping * BreakDown</div><div class="ttdoc">How the value is broken down between the different register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00147">RegisterBankInfo.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00152">Utils.cpp:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a08eccc4e20c9a72b79a429c6b3e23381"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">llvm::AMDGPURegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">AMDGPURegisterBankInfo.cpp:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_af693d8401a06eab53b8b5b2d6df05243"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">llvm::AMDGPURegisterBankInfo::buildReadFirstLane</a></div><div class="ttdeci">Register buildReadFirstLane(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Src) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">AMDGPURegisterBankInfo.cpp:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ae4165ca7bcbee300d5e9c065adcc1415"><div class="ttname"><a href="classllvm_1_1LLT.html#ae4165ca7bcbee300d5e9c065adcc1415">llvm::LLT::getScalarType</a></div><div class="ttdeci">constexpr LLT getScalarType() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00174">LowLevelTypeImpl.h:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00772">MachineBasicBlock.cpp:772</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_ae7510a639ca53c1bfa1c90c6dfc7eb2e"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#ae7510a639ca53c1bfa1c90c6dfc7eb2e">llvm::details::FixedOrScalableQuantity::divideCoefficientBy</a></div><div class="ttdeci">constexpr LeafTy divideCoefficientBy(ScalarTy RHS) const</div><div class="ttdoc">We do not provide the '/' operator here because division for polynomial types does not work in the sa...</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00234">TypeSize.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a36a1ca3491d61a86a05d8d698056b902"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a36a1ca3491d61a86a05d8d698056b902">llvm::AMDGPUSubtarget::hasSMulHi</a></div><div class="ttdeci">bool hasSMulHi() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00182">AMDGPUSubtarget.h:182</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a3317c089d24c192cacaa0e9bfdc5d121"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a3317c089d24c192cacaa0e9bfdc5d121">getBaseWithConstantOffset</a></div><div class="ttdeci">static std::pair&lt; Register, unsigned &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01791">AMDGPURegisterBankInfo.cpp:1791</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8d65688eb3408e2f26bf75b83a1b3448"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(Register VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00179">MachineRegisterInfo.cpp:179</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a06010b168d1560e305bedddb74ab5921"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">llvm::AMDGPURegisterBankInfo::applyMappingLoad</a></div><div class="ttdeci">bool applyMappingLoad(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">AMDGPURegisterBankInfo.cpp:1050</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_acefa289ec10ccb3fb0a928a8609b3724"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">llvm::AMDGPURegisterBankInfo::getAGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getAGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03516">AMDGPURegisterBankInfo.cpp:3516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00228">MachineMemOperand.h:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ac984e6be051494d2f59e7bbe563b84b9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">llvm::GCNSubtarget::useFlatForGlobal</a></div><div class="ttdeci">bool useFlatForGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00485">GCNSubtarget.h:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00770">MachineFunction.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00526">MachineInstr.h:526</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad82de9da62635df78a534de0f16c1129"><div class="ttname"><a href="namespacellvm.html#ad82de9da62635df78a534de0f16c1129">llvm::Log2</a></div><div class="ttdeci">unsigned Log2(Align A)</div><div class="ttdoc">Returns the log2 of the alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00208">Alignment.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a6701d040466d73f3dc51481d3186c294"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a6701d040466d73f3dc51481d3186c294">llvm::LegalizerHelper::narrowScalar</a></div><div class="ttdeci">LegalizeResult narrowScalar(MachineInstr &amp;MI, unsigned TypeIdx, LLT NarrowTy)</div><div class="ttdoc">Legalize an instruction by reducing the width of the underlying scalar type.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l00906">LegalizerHelper.cpp:906</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_aa107212adb29846a878039871d4f23b5"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">llvm::AMDGPURegisterBankInfo::addMappingFromTable</a></div><div class="ttdeci">InstructionMappings addMappingFromTable(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const std::array&lt; unsigned, NumOps &gt; RegSrcOpIdx, ArrayRef&lt; OpRegBankEntry&lt; NumOps &gt;&gt; Table) const</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a941f1e23c69340ff634ea8bbb015e6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr</a></div><div class="ttdeci">const ValueMapping * getValueMappingForPtr(const MachineRegisterInfo &amp;MRI, Register Ptr) const</div><div class="ttdoc">Return the mapping for a pointer argument.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">AMDGPURegisterBankInfo.cpp:3427</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a42b1e7334c8da7ebef6e192f085eb563"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a42b1e7334c8da7ebef6e192f085eb563">llvm::MIPatternMatch::m_ZeroInt</a></div><div class="ttdeci">SpecificConstantMatch m_ZeroInt()</div><div class="ttdoc">{ Convenience matchers for specific integer values.</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00238">MIPatternMatch.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01285">GCNSubtarget.h:1285</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a367653388456c67ece31ff347e08cce6"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a367653388456c67ece31ff347e08cce6">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32</a></div><div class="ttdeci">bool applyMappingMAD_64_32(const OperandsMapper &amp;OpdMapper) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">AMDGPURegisterBankInfo.cpp:1560</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">llvm::AMDGPURegisterBankInfo::OpRegBankEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00132">AMDGPURegisterBankInfo.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a3989251b1a714fc8296685f77eac6e87"><div class="ttname"><a href="classllvm_1_1LLT.html#a3989251b1a714fc8296685f77eac6e87">llvm::LLT::isScalar</a></div><div class="ttdeci">constexpr bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00123">LowLevelTypeImpl.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3fa1caf1e287a5fe7250388d66ed72aa0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3fa1caf1e287a5fe7250388d66ed72aa0c1">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdeci">@ CONSTANT_ADDRESS_32BIT</div><div class="ttdoc">Address space for 32-bit constant memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00380">AMDGPU.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ae74a60e5edcee0609a1e4fddc62a8a01"><div class="ttname"><a href="classllvm_1_1LLT.html#ae74a60e5edcee0609a1e4fddc62a8a01">llvm::LLT::scalarOrVector</a></div><div class="ttdeci">static constexpr LLT scalarOrVector(ElementCount EC, LLT ScalarTy)</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00100">LowLevelTypeImpl.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00642">SmallVector.h:642</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_a969709dd49c28865a482d8b870f87c46"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a969709dd49c28865a482d8b870f87c46">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool IsSigned=false)</div><div class="ttdoc">If Ty is a vector type, return a Constant with a splat of the given value.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00887">Constants.cpp:887</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrSpan_html_a80cf68c228dc30772af16e45ec4f825c"><div class="ttname"><a href="classllvm_1_1MachineInstrSpan.html#a80cf68c228dc30772af16e45ec4f825c">llvm::MachineInstrSpan::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01285">MachineBasicBlock.h:1285</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac08f356ffc589b235ea7a767ed09331d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a></div><div class="ttdeci">void constrainOpWithReadfirstlane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, unsigned OpIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01010">AMDGPURegisterBankInfo.cpp:1010</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af58d646af8dd60e4e514303dfa81de9c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">static bool isSGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00186">SIRegisterInfo.h:186</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a8c6b6408d508158782ddfaf264a20641"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a></div><div class="ttdeci">static bool isVectorRegisterBank(const RegisterBank &amp;Bank)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">AMDGPURegisterBankInfo.cpp:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a1d33fd387b81b22c1074a78d30192fea"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands</a></div><div class="ttdeci">bool collectWaterfallOperands(SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00972">AMDGPURegisterBankInfo.cpp:972</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrSpan_html_ad7baac24bfd68006d3efe73d6c3037f4"><div class="ttname"><a href="classllvm_1_1MachineInstrSpan.html#ad7baac24bfd68006d3efe73d6c3037f4">llvm::MachineInstrSpan::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01288">MachineBasicBlock.h:1288</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00430">RegisterBankInfo.cpp:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00493">RegisterBankInfo.cpp:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00129">RegisterBankInfo.cpp:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_aa8fe481cda91a90b364e410009785003"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#aa8fe481cda91a90b364e410009785003">llvm::LegalizerHelper::fewerElementsVector</a></div><div class="ttdeci">LegalizeResult fewerElementsVector(MachineInstr &amp;MI, unsigned TypeIdx, LLT NarrowTy)</div><div class="ttdoc">Legalize a vector instruction by splitting into multiple components, each acting on the same scalar t...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l04157">LegalizerHelper.cpp:4157</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00159">LowLevelTypeImpl.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a3d8badc0c5eeec688355e80d3f116ac3"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsicWSideEffects(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">AMDGPURegisterBankInfo.cpp:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_abd86d813757b6a6e4b94c03a856002a4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a></div><div class="ttdeci">static void setRegsToType(MachineRegisterInfo &amp;MRI, ArrayRef&lt; Register &gt; Regs, LLT NewTy)</div><div class="ttdoc">Replace the current type each register in Regs has with NewTy.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00663">AMDGPURegisterBankInfo.cpp:663</a></div></div>
<div class="ttc" id="aMIRNamerPass_8cpp_html_a05e4be4ec3e2c3587dda0e376bb6822c"><div class="ttname"><a href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a></div><div class="ttdeci">mir Rename Register Operands</div><div class="ttdef"><b>Definition:</b> <a href="MIRNamerPass_8cpp_source.html#l00074">MIRNamerPass.cpp:74</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html_a0c55804243f2f158a9afa64f0f764c35"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">llvm::RegisterBankInfo::PartialMapping::StartIdx</a></div><div class="ttdeci">unsigned StartIdx</div><div class="ttdoc">Number of bits at which this partial mapping starts in the original value.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00052">RegisterBankInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a34f7e7a55fa5743fadeef838b7c9ece9"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a34f7e7a55fa5743fadeef838b7c9ece9">llvm::LegalizerHelper::lowerAbsToMaxNeg</a></div><div class="ttdeci">LegalizeResult lowerAbsToMaxNeg(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l07593">LegalizerHelper.cpp:7593</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a0924254734e306adcc8cdcd0e2a3544c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">llvm::AMDGPURegisterBankInfo::splitBufferOffsets</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; splitBufferOffsets(MachineIRBuilder &amp;B, Register Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01805">AMDGPURegisterBankInfo.cpp:1805</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdeci">@ O</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00277">RISCVBaseInfo.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a53fe77055b01a82e1a53e7798cef110a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">AMDGPURegisterBankInfo.cpp:275</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_aa10ee7493bddf2c751ca6e05451ef410"><div class="ttname"><a href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_af23faa9ae580c4a451da006e3567b297"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">llvm::RegisterBankInfo::OperandsMapper::getVRegs</a></div><div class="ttdeci">iterator_range&lt; SmallVectorImpl&lt; Register &gt;::const_iterator &gt; getVRegs(unsigned OpIdx, bool ForDebug=false) const</div><div class="ttdoc">Get all the virtual registers required to map the OpIdx-th operand of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00736">RegisterBankInfo.cpp:736</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_a1618ca92d9fa0b2b577698fb006b84cc"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a1618ca92d9fa0b2b577698fb006b84cc">llvm::details::FixedOrScalableQuantity::isKnownMultipleOf</a></div><div class="ttdeci">constexpr bool isKnownMultipleOf(ScalarTy RHS) const</div><div class="ttdoc">This function tells the caller whether the element count is known at compile time to be a multiple of...</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00175">TypeSize.h:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ada542413c7089fe35272a9ec47c19116"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">llvm::AMDGPURegisterBankInfo::Subtarget</a></div><div class="ttdeci">const GCNSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00044">AMDGPURegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac390939d904c03a62f806bac6ae2626c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">llvm::AMDGPURegisterBankInfo::getBreakDownCost</a></div><div class="ttdeci">unsigned getBreakDownCost(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const override</div><div class="ttdoc">Get the cost of using ValMapping to decompose a register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00249">AMDGPURegisterBankInfo.cpp:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00189">RegisterBankInfo.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a81763ced27ec9b0c42f8848f4ebe5bd1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(Register Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00062">MachineRegisterInfo.cpp:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0aae3b4716371b7413849fa7d20df1ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0aae3b4716371b7413849fa7d20df1ac">llvm::AMDGPU::getBaseWithConstantOffset</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg, GISelKnownBits *KnownBits=nullptr)</div><div class="ttdoc">Returns base register and constant offset.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">AMDGPUGlobalISelUtils.cpp:20</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00378">AMDGPU.h:378</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00031">MathExtras.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad4b2e7a84faf3d7b6ffb84b541358e00"><div class="ttname"><a href="namespacellvm.html#ad4b2e7a84faf3d7b6ffb84b541358e00">llvm::assumeAligned</a></div><div class="ttdeci">Align assumeAligned(uint64_t Value)</div><div class="ttdoc">Treats the value 0 as a 1, so Align is always at least 1.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00111">Alignment.h:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00714">DenseMap.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aa911a7e9e51b7ed20810fc819efe6a26"><div class="ttname"><a href="classllvm_1_1LLT.html#aa911a7e9e51b7ed20810fc819efe6a26">llvm::LLT::getElementCount</a></div><div class="ttdeci">constexpr ElementCount getElementCount() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00150">LowLevelTypeImpl.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_abe3557a319298bbcb38531c7c3785898"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">llvm::RegisterBankInfo::cannotCopy</a></div><div class="ttdeci">bool cannotCopy(const RegisterBank &amp;Dst, const RegisterBank &amp;Src, unsigned Size) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00623">RegisterBankInfo.h:623</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00329">RegisterBankInfo.cpp:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00446">MachineFunction.cpp:446</a></div></div>
<div class="ttc" id="aAMDGPUGlobalISelUtils_8h_html"><div class="ttname"><a href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a9561c2ca7dd4fcd8cf869156fbc79d79"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">llvm::AMDGPURegisterBankInfo::getMappingType</a></div><div class="ttdeci">unsigned getMappingType(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03288">AMDGPURegisterBankInfo.cpp:3288</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_a0c047f127ed4380a6f383d70bec4eb94"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::find</a></div><div class="ttdeci">iterator find(const_arg_type_t&lt; KeyT &gt; Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00150">DenseMap.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa18b5ef8a2c55e42b08affe5d0323e12"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa18b5ef8a2c55e42b08affe5d0323e12">llvm::MachineRegisterInfo::setSimpleHint</a></div><div class="ttdeci">void setSimpleHint(Register VReg, Register PrefReg)</div><div class="ttdoc">Specify the preferred (target independent) register allocation hint for the specified virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00808">MachineRegisterInfo.h:808</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a71181d67d0bf68c3b8a535ec20463f90"><div class="ttname"><a href="classllvm_1_1LLT.html#a71181d67d0bf68c3b8a535ec20463f90">llvm::LLT::getNumElements</a></div><div class="ttdeci">constexpr uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00133">LowLevelTypeImpl.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a909ca36ce602ebf9224694d163064009"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping</a></div><div class="ttdeci">void split64BitValueForMapping(MachineIRBuilder &amp;B, SmallVector&lt; Register, 2 &gt; &amp;Regs, LLT HalfTy, Register Reg) const</div><div class="ttdoc">Split 64-bit value Reg into two 32-bit halves and populate them into Regs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">AMDGPURegisterBankInfo.cpp:640</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aa87ae4953a086de20147092c7c77784c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">llvm::RegisterBankInfo::OperandsMapper::getMI</a></div><div class="ttdeci">MachineInstr &amp; getMI() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00328">RegisterBankInfo.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00265">MachineBasicBlock.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a22dc5c679c09756d04fe07f9e22baf84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">llvm::AMDGPU::isFlatGlobalAddrSpace</a></div><div class="ttdeci">bool isFlatGlobalAddrSpace(unsigned AS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00420">AMDGPU.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_af11a4c235044d52af7fbf840dec3f278"><div class="ttname"><a href="classllvm_1_1LLT.html#af11a4c235044d52af7fbf840dec3f278">llvm::LLT::divide</a></div><div class="ttdeci">constexpr LLT divide(int Factor) const</div><div class="ttdoc">Return a type that is Factor times smaller.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00203">LowLevelTypeImpl.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_aba8269780a1b283db0509e18d3f99d92"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingSOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03322">AMDGPURegisterBankInfo.cpp:3322</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00185">MachineRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a52a5e2013d4605db2e56f9e094b0f44b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">llvm::AMDGPURegisterBankInfo::applyMappingImage</a></div><div class="ttdeci">bool applyMappingImage(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI, int RSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01209">AMDGPURegisterBankInfo.cpp:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html_ae78f517f813c1983db970736287379e1"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">llvm::RegisterBankInfo::PartialMapping::RegBank</a></div><div class="ttdeci">const RegisterBank * RegBank</div><div class="ttdoc">Register bank where the partial value lives.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00060">RegisterBankInfo.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_aacc36b9bbb74a3cdb987aa8f28b269e3"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#aacc36b9bbb74a3cdb987aa8f28b269e3">llvm::LegalizerHelper::widenScalar</a></div><div class="ttdeci">LegalizeResult widenScalar(MachineInstr &amp;MI, unsigned TypeIdx, LLT WideTy)</div><div class="ttdoc">Legalize an instruction by performing the operation on a wider scalar type (for example a 16-bit addi...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l02032">LegalizerHelper.cpp:2032</a></div></div>
<div class="ttc" id="aMipsInstPrinter_8cpp_html_a85e8dc708ae90b1129b892cb8ae1500f"><div class="ttname"><a href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a></div><div class="ttdeci">static bool isReg(const MCInst &amp;MI, unsigned OpNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstPrinter_8cpp_source.html#l00031">MipsInstPrinter.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a68db11947d61455d62d75b86020362c9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(Register Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00695">MachineRegisterInfo.h:695</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a770de310123ae0228cf4e6a64e77f8f2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00525">RegisterBankInfo.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdeci">@ ICMP_SLT</div><div class="ttdoc">signed less than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00747">InstrTypes.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00240">MachineBasicBlock.cpp:240</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00145">RegisterBankInfo.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html_ad7b8f270ab4300ebf1befec5932ce66f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#ad7b8f270ab4300ebf1befec5932ce66f">llvm::AMDGPU::RsrcIntrinsic::IsImage</a></div><div class="ttdeci">bool IsImage</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00037">AMDGPUInstrInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00180">MachineIRBuilder.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af98b3cfe3f57ebba50badc6b64d2ac83"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">llvm::AMDGPU::lookupRsrcIntrinsic</a></div><div class="ttdeci">const RsrcIntrinsic * lookupRsrcIntrinsic(unsigned Intr)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB 'Other' at the position From, and insert it into this MBB right before '...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01037">MachineBasicBlock.h:1037</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abed896b56b0c65ef8efa59f57678b23e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc</a></div><div class="ttdeci">bool applyMappingDynStackAlloc(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01162">AMDGPURegisterBankInfo.cpp:1162</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_aeae677889401c02a8def9a0508e858c7"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a></div><div class="ttdeci">static void reinsertVectorIndexAdd(MachineIRBuilder &amp;B, MachineInstr &amp;IdxUseInstr, unsigned OpIdx, unsigned ConstOffset)</div><div class="ttdoc">Utility function for pushing dynamic vector indexes with a constant offset into waterfall loops.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01884">AMDGPURegisterBankInfo.cpp:1884</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00082">ilist_node.h:82</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="anamespacellvm_html_a084adf38bf21b0ef5bf7c4d7ded3242a"><div class="ttname"><a href="namespacellvm.html#a084adf38bf21b0ef5bf7c4d7ded3242a">llvm::once_flag</a></div><div class="ttdeci">std::once_flag once_flag</div><div class="ttdef"><b>Definition:</b> <a href="Threading_8h_source.html#l00057">Threading.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00313">MachineInstr.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a4a2188152bd06bdcbbbc6e200395a6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">llvm::AMDGPURegisterBankInfo::buildVCopy</a></div><div class="ttdeci">bool buildVCopy(MachineIRBuilder &amp;B, Register DstReg, Register SrcReg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01849">AMDGPURegisterBankInfo.cpp:1849</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00029">GISelChangeObserver.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_a99f811d53704275b4158c62a2dd138d9"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00207">DenseMap.h:207</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html_afac28dfebeb6f31c2c87dd1acdcd038f"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">llvm::RegisterBankInfo::PartialMapping::Length</a></div><div class="ttdeci">unsigned Length</div><div class="ttdoc">Length of this mapping in bits.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00057">RegisterBankInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00134">MachineMemOperand.h:134</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">llvm::AMDGPURegisterBankInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01765">AMDGPURegisterBankInfo.cpp:1765</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a6448cfc677ca653b92b0c0bf5f3b29cd"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a></div><div class="ttdeci">static void extendLow32IntoHigh32(MachineIRBuilder &amp;B, Register Hi32Reg, Register Lo32Reg, unsigned ExtOpc, const RegisterBank &amp;RegBank, bool IsBooleanSrc=false)</div><div class="ttdoc">Implement extending a 32-bit value to a 64-bit value.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01905">AMDGPURegisterBankInfo.cpp:1905</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html_a10176381ae19f290f96e88b90da7e0de"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a10176381ae19f290f96e88b90da7e0de">llvm::AMDGPU::RsrcIntrinsic::RsrcArg</a></div><div class="ttdeci">uint8_t RsrcArg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00036">AMDGPUInstrInfo.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a578172134538b718906c8255c4d0eb6a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop</a></div><div class="ttdeci">bool executeInWaterfallLoop(MachineIRBuilder &amp;B, iterator_range&lt; MachineBasicBlock::iterator &gt; Range, SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Legalize instruction MI where operands in OpIndices must be SGPRs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">AMDGPURegisterBankInfo.cpp:756</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a51f39da29f54df5f90a0752608d8f8c1"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a></div><div class="ttdeci">static Register constrainRegToBank(MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, Register &amp;Reg, const RegisterBank &amp;Bank)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02013">AMDGPURegisterBankInfo.cpp:2013</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a1d07cda64e7150bb7f330057c41a2965"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">llvm::MachineMemOperand::isVolatile</a></div><div class="ttdeci">bool isVolatile() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00289">MachineMemOperand.h:289</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_a9cf2c2b46650c2af4ba811f1b08156e7"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a></div><div class="ttdeci">static unsigned regBankUnion(unsigned RB0, unsigned RB1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03257">AMDGPURegisterBankInfo.cpp:3257</a></div></div>
<div class="ttc" id="anamespacellvm_html_abc08edd3ca31ae54f1a794719c4c153c"><div class="ttname"><a href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a></div><div class="ttdeci">void call_once(once_flag &amp;flag, Function &amp;&amp;F, Args &amp;&amp;... ArgList)</div><div class="ttdoc">Execute the function specified as a parameter once.</div><div class="ttdef"><b>Definition:</b> <a href="Threading_8h_source.html#l00087">Threading.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a316dd9aa25d9ec9d6d21b56e4296e824"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a316dd9aa25d9ec9d6d21b56e4296e824">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch&lt; APInt &gt; m_ICst(APInt &amp;Cst)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00093">MIPatternMatch.h:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a084265f50ae31dd0e36c2d0206c474f6"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a084265f50ae31dd0e36c2d0206c474f6">llvm::MIPatternMatch::m_GAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_ADD, true &gt; m_GAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00451">MIPatternMatch.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a8263d2c3a266941b3669828ecf1db53e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a8263d2c3a266941b3669828ecf1db53e">llvm::GCNSubtarget::hasFullRate64Ops</a></div><div class="ttdeci">bool hasFullRate64Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00333">GCNSubtarget.h:333</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00084">DenseMap.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00669">GCNSubtarget.h:669</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">llvm::X86::FirstMacroFusionInstKind::Cmp</a></div><div class="ttdeci">@ Cmp</div></div>
<div class="ttc" id="aclassllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node.</div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00235">MachineMemOperand.h:235</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_af1deb020986939504194841306a9da79"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#af1deb020986939504194841306a9da79">widen96To128</a></div><div class="ttdeci">static LLT widen96To128(LLT Ty)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01041">AMDGPURegisterBankInfo.cpp:1041</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a0436abbe31ee5c71b5f06ce5d2ea1a4a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">llvm::MachineRegisterInfo::getRegBankOrNull</a></div><div class="ttdeci">const RegisterBank * getRegBankOrNull(Register Reg) const</div><div class="ttdoc">Return the register bank of Reg, or null if Reg has not been assigned a register bank or has been ass...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00687">MachineRegisterInfo.h:687</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ae970f1f2282bb17dad3a3050c6c41888"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">llvm::AMDGPURegisterBankInfo::applyMappingBFE</a></div><div class="ttdeci">bool applyMappingBFE(const OperandsMapper &amp;OpdMapper, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">AMDGPURegisterBankInfo.cpp:1453</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_aa605d55f5ab40b52656485b845704cda"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00533">RegisterBankInfo.h:533</a></div></div>
<div class="ttc" id="aLegalizerHelper_8h_html"><div class="ttname"><a href="LegalizerHelper_8h.html">LegalizerHelper.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a61f99fec329ba9cbb633996ee0452363"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad</a></div><div class="ttdeci">const RegisterBankInfo::InstructionMapping &amp; getInstrMappingForLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">AMDGPURegisterBankInfo.cpp:3442</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ae6a779141ce10443d7b7d15b7ca76160"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingVOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03340">AMDGPURegisterBankInfo.cpp:3340</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f966c32e03bc8e84e63d3a6ea140e49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, Align Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02597">AMDGPUBaseInfo.cpp:2597</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ab65adad01ce4004d6fe95c5b740190ab"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">AMDGPURegisterBankInfo.cpp:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a763f1412a7100772aa0a6db69fdcec6f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo::copyCost</a></div><div class="ttdeci">virtual unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00613">RegisterBankInfo.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a6829ff090c767b553f2390e0785adf4a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">llvm::MachineMemOperand::isAtomic</a></div><div class="ttdeci">bool isAtomic() const</div><div class="ttdoc">Returns true if this operation has an atomic ordering requirement of unordered or higher,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00296">MachineMemOperand.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ac33fa4c8cfeb9287f51f95404a459de8"><div class="ttname"><a href="classllvm_1_1LLT.html#ac33fa4c8cfeb9287f51f95404a459de8">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">constexpr unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00247">LowLevelTypeImpl.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00614">SmallVector.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a1679469af9bb8ccfbe98441fb8228c79"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; const_iterator, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn't already there.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00177">SmallSet.h:177</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html_a83b9746150eb1c8820d65bca34b8d950"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a></div><div class="ttdeci">unsigned NumBreakDowns</div><div class="ttdoc">Number of partial mapping to break down this value.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00150">RegisterBankInfo.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00357">MachineInstrBuilder.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3fa5b71ba6fa435ec288aba849e113721a7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3fa5b71ba6fa435ec288aba849e113721a7">llvm::AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdeci">@ REGION_ADDRESS</div><div class="ttdoc">Address space for region memory. (GDS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00374">AMDGPU.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00309">MachineBasicBlock.h:309</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="aRegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00061">MachineOperand.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00358">SIMachineFunctionInfo.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00030">iterator_range.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_af5a764fec0343cb91d369059651a11e4"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">llvm::AMDGPURegisterBankInfo::isSALUMapping</a></div><div class="ttdeci">bool isSALUMapping(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">AMDGPURegisterBankInfo.cpp:3306</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a8eb21f893b8039f4edcc3e3bce0c319e"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a8eb21f893b8039f4edcc3e3bce0c319e">llvm::LegalizerHelper::reduceLoadStoreWidth</a></div><div class="ttdeci">LegalizeResult reduceLoadStoreWidth(GLoadStore &amp;MI, unsigned TypeIdx, LLT NarrowTy)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l04062">LegalizerHelper.cpp:4062</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6b0ac1fa4f05de76413c5e0ca6334035"><div class="ttname"><a href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00484">STLExtras.h:484</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html_a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">llvm::TargetFrameLowering::StackGrowsDown</a></div><div class="ttdeci">@ StackGrowsDown</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00047">TargetFrameLowering.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00911">MachineBasicBlock.cpp:911</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelObserverWrapper_html"><div class="ttname"><a href="classllvm_1_1GISelObserverWrapper.html">llvm::GISelObserverWrapper</a></div><div class="ttdoc">Simple wrapper observer that takes several observers, and calls each one for each event.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00066">GISelChangeObserver.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a27d74d69cbd37e794e77ff37aa8d3401"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">llvm::AMDGPURegisterBankInfo::getImageMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getImageMapping(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI, int RsrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03383">AMDGPURegisterBankInfo.cpp:3383</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_afa3232adbead0d5386a1e7636a9d772f"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a></div><div class="ttdeci">static LLT getHalfSizedType(LLT Ty)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00671">AMDGPURegisterBankInfo.cpp:671</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00025">MIPatternMatch.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ab66c345f7d68f001148fb82dd13b28cd"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ab66c345f7d68f001148fb82dd13b28cd">llvm::SITargetLowering::shouldExpandVectorDynExt</a></div><div class="ttdeci">static bool shouldExpandVectorDynExt(unsigned EltSize, unsigned NumElem, bool IsDivergentIdx, const GCNSubtarget *Subtarget)</div><div class="ttdoc">Check if EXTRACT_VECTOR_ELT/INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx) should be expanded into a set of cmp...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10760">SIISelLowering.cpp:10760</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8cpp_html_ab15d07b5d3309a7ec1f40da8418be6c4"><div class="ttname"><a href="AMDGPURegisterBankInfo_8cpp.html#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a></div><div class="ttdeci">static unsigned setBufferOffsets(MachineIRBuilder &amp;B, const AMDGPURegisterBankInfo &amp;RBI, Register CombinedOffset, Register &amp;VOffsetReg, Register &amp;SOffsetReg, int64_t &amp;InstOffsetVal, Align Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01248">AMDGPURegisterBankInfo.cpp:1248</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5bc45f557d3d69066e2c03a39ca51793"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">llvm::AMDGPURegisterBankInfo::getRegBankID</a></div><div class="ttdeci">unsigned getRegBankID(Register Reg, const MachineRegisterInfo &amp;MRI, unsigned Default=AMDGPU::VGPRRegBankID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">AMDGPURegisterBankInfo.cpp:3489</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">llvm::AMDGPU::RsrcIntrinsic</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00034">AMDGPUInstrInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a69fb30748f1b3e8a0affd486a9f59f6d"><div class="ttname"><a href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">llvm::LLT::isValid</a></div><div class="ttdeci">constexpr bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00121">LowLevelTypeImpl.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a34384400167eb6ebf71fa89d98ba03bc"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a34384400167eb6ebf71fa89d98ba03bc">llvm::SmallSet::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00157">SmallSet.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00219">MachineMemOperand.h:219</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html_a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">llvm::LegalizerHelper::Legalized</a></div><div class="ttdeci">@ Legalized</div><div class="ttdoc">Instruction has been legalized and the MachineFunction changed.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00067">LegalizerHelper.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00311">MachineBasicBlock.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">llvm::AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdeci">@ CONSTANT_ADDRESS</div><div class="ttdoc">Address space for constant memory (VTX2).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00376">AMDGPU.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00128">MachineIRBuilder.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a965a15cef77a97f0e17f9f26fd5be53e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(Register Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00057">MachineRegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a32472b5afd0ae6edb4a233a25056a6aa"><div class="ttname"><a href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">constexpr unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00233">LowLevelTypeImpl.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition:</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_acd1eca3232b7b3072543294cd2377a37"><div class="ttname"><a href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">llvm::LLT::fixed_vector</a></div><div class="ttdeci">static constexpr LLT fixed_vector(unsigned NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level fixed-width vector of some number of elements and element width.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00076">LowLevelTypeImpl.h:76</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:15 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
