-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition"

-- DATE "02/21/2020 17:32:11"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for QuestaSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE1_SoC_top IS
    PORT (
	CLOCK_50_i : IN std_logic;
	CLOCK2_50_i : IN std_logic;
	CLOCK3_50_i : IN std_logic;
	CLOCK4_50_i : IN std_logic;
	ADC_CS_N_o : OUT std_logic;
	ADC_DIN_o : OUT std_logic;
	ADC_DOUT_i : IN std_logic;
	ADC_SCLK_o : OUT std_logic;
	AUD_ADCLRCK_io : INOUT std_logic;
	AUD_ADCDAT_i : IN std_logic;
	AUD_DACLRCK_io : INOUT std_logic;
	AUD_DACDAT_o : OUT std_logic;
	AUD_XCK_o : OUT std_logic;
	AUD_BCLK_io : INOUT std_logic;
	DRAM_ADDR_o : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_BA_o : OUT std_logic_vector(1 DOWNTO 0);
	DRAM_CAS_N_o : OUT std_logic;
	DRAM_CKE_o : OUT std_logic;
	DRAM_CLK_o : OUT std_logic;
	DRAM_CS_N_o : OUT std_logic;
	DRAM_DQ_io : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_LDQM_o : OUT std_logic;
	DRAM_RAS_N_o : OUT std_logic;
	DRAM_UDQM_o : OUT std_logic;
	DRAM_WE_N_o : OUT std_logic;
	FPGA_I2C_SCLK_o : OUT std_logic;
	FPGA_I2C_SDAT_io : INOUT std_logic;
	GPIO_0_io : INOUT std_logic_vector(35 DOWNTO 0);
	GPIO_1_io : INOUT std_logic_vector(35 DOWNTO 0);
	HEX0_o : OUT std_logic_vector(6 DOWNTO 0);
	HEX1_o : OUT std_logic_vector(6 DOWNTO 0);
	HEX2_o : OUT std_logic_vector(6 DOWNTO 0);
	HEX3_o : OUT std_logic_vector(6 DOWNTO 0);
	HEX4_o : OUT std_logic_vector(6 DOWNTO 0);
	HEX5_o : OUT std_logic_vector(6 DOWNTO 0);
	IRDA_RXD_i : IN std_logic;
	IRDA_TXD_o : OUT std_logic;
	KEY_i : IN std_logic_vector(3 DOWNTO 0);
	LEDR_o : OUT std_logic_vector(9 DOWNTO 0);
	PS2_CLK_io : INOUT std_logic;
	PS2_DAT_io : INOUT std_logic;
	PS2_CLK2_io : INOUT std_logic;
	PS2_DAT2_io : INOUT std_logic;
	SW_i : IN std_logic_vector(9 DOWNTO 0);
	TD_CLK27_i : IN std_logic;
	TD_DATA_i : IN std_logic_vector(7 DOWNTO 0);
	TD_HS_i : IN std_logic;
	TD_RESET_N_o : OUT std_logic;
	TD_VS_i : IN std_logic;
	VGA_R_o : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G_o : OUT std_logic_vector(7 DOWNTO 0);
	VGA_B_o : OUT std_logic_vector(7 DOWNTO 0);
	VGA_CLK_o : OUT std_logic;
	VGA_SYNC_N_o : OUT std_logic;
	VGA_BLANK_N_o : OUT std_logic;
	VGA_HS_o : OUT std_logic;
	VGA_VS_o : OUT std_logic;
	HPS_DDR3_ADDR_o : OUT std_logic_vector(14 DOWNTO 0);
	HPS_DDR3_BA_o : OUT std_logic_vector(2 DOWNTO 0);
	HPS_DDR3_CAS_N_o : OUT std_logic;
	HPS_DDR3_CKE_o : OUT std_logic;
	HPS_DDR3_CK_N_o : OUT std_logic;
	HPS_DDR3_CK_P_o : OUT std_logic;
	HPS_DDR3_CS_N_o : OUT std_logic;
	HPS_DDR3_DM_o : OUT std_logic_vector(3 DOWNTO 0);
	HPS_DDR3_DQ_io : INOUT std_logic_vector(31 DOWNTO 0);
	HPS_DDR3_DQS_N_io : INOUT std_logic_vector(3 DOWNTO 0);
	HPS_DDR3_DQS_P_io : INOUT std_logic_vector(3 DOWNTO 0);
	HPS_DDR3_ODT_o : OUT std_logic;
	HPS_DDR3_RAS_N_o : OUT std_logic;
	HPS_DDR3_RESET_N_o : OUT std_logic;
	HPS_DDR3_RZQ_i : IN std_logic;
	HPS_DDR3_WE_N_o : OUT std_logic;
	HPS_KEY_io : INOUT std_logic;
	HPS_LED_io : INOUT std_logic;
	FAN_CTRL_o : OUT std_logic
	);
END DE1_SoC_top;

-- Design Ports Information
-- CLOCK_50_i	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK2_50_i	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK3_50_i	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK4_50_i	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_CS_N_o	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ADC_DIN_o	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ADC_DOUT_i	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_SCLK_o	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_ADCDAT_i	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_DACDAT_o	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_XCK_o	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR_o[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_BA_o[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_BA_o[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CAS_N_o	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CKE_o	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CLK_o	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CS_N_o	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_LDQM_o	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_RAS_N_o	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_UDQM_o	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_WE_N_o	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- FPGA_I2C_SCLK_o	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0_o[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1_o[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2_o[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3_o[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4_o[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5_o[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- IRDA_RXD_i	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRDA_TXD_o	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- KEY_i[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY_i[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY_i[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY_i[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR_o[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR_o[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SW_i[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW_i[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_CLK27_i	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[1]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[2]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[3]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA_i[7]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS_i	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_RESET_N_o	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- TD_VS_i	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- VGA_R_o[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R_o[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G_o[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B_o[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_CLK_o	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_SYNC_N_o	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_BLANK_N_o	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_HS_o	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_VS_o	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- HPS_DDR3_ADDR_o[0]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[1]	=>  Location: PIN_G30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[2]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[3]	=>  Location: PIN_F30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[4]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[5]	=>  Location: PIN_J27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[6]	=>  Location: PIN_F29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[7]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[8]	=>  Location: PIN_H27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[9]	=>  Location: PIN_G26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[10]	=>  Location: PIN_D29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[11]	=>  Location: PIN_C30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[12]	=>  Location: PIN_B30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[13]	=>  Location: PIN_C29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_ADDR_o[14]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_BA_o[0]	=>  Location: PIN_E29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_BA_o[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_BA_o[2]	=>  Location: PIN_J23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_CAS_N_o	=>  Location: PIN_E27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_CKE_o	=>  Location: PIN_L29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_CK_N_o	=>  Location: PIN_L23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_CK_P_o	=>  Location: PIN_M23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_CS_N_o	=>  Location: PIN_H24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_DM_o[0]	=>  Location: PIN_K28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DM_o[1]	=>  Location: PIN_M28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DM_o[2]	=>  Location: PIN_R28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DM_o[3]	=>  Location: PIN_W30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_ODT_o	=>  Location: PIN_H28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_RAS_N_o	=>  Location: PIN_D30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_RESET_N_o	=>  Location: PIN_P30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- HPS_DDR3_WE_N_o	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
-- FAN_CTRL_o	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_ADCLRCK_io	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_DACLRCK_io	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_BCLK_io	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ_io[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- FPGA_I2C_SDAT_io	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_0_io[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[0]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[1]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[7]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[8]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[9]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[10]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[11]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[12]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[13]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[14]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[15]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[16]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[17]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[18]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[19]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[20]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[21]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[22]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[23]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[24]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[25]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[26]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[27]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[29]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[30]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[31]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[32]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[33]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[34]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GPIO_1_io[35]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_CLK_io	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_DAT_io	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_CLK2_io	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_DAT2_io	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HPS_DDR3_DQ_io[0]	=>  Location: PIN_K23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[1]	=>  Location: PIN_K22,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[2]	=>  Location: PIN_H30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[3]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[4]	=>  Location: PIN_L25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[5]	=>  Location: PIN_L24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[6]	=>  Location: PIN_J30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[7]	=>  Location: PIN_J29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[8]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[9]	=>  Location: PIN_L26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[10]	=>  Location: PIN_K29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[11]	=>  Location: PIN_K27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[12]	=>  Location: PIN_M26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[13]	=>  Location: PIN_M27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[14]	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[15]	=>  Location: PIN_M30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[16]	=>  Location: PIN_U26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[17]	=>  Location: PIN_T26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[18]	=>  Location: PIN_N29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[19]	=>  Location: PIN_N28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[20]	=>  Location: PIN_P26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[21]	=>  Location: PIN_P27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[22]	=>  Location: PIN_N27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[23]	=>  Location: PIN_R29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[24]	=>  Location: PIN_P24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[25]	=>  Location: PIN_P25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[26]	=>  Location: PIN_T29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[27]	=>  Location: PIN_T28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[28]	=>  Location: PIN_R27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[29]	=>  Location: PIN_R26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[30]	=>  Location: PIN_V30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQ_io[31]	=>  Location: PIN_W29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N_io[0]	=>  Location: PIN_M19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N_io[1]	=>  Location: PIN_N24,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N_io[2]	=>  Location: PIN_R18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_N_io[3]	=>  Location: PIN_R21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P_io[0]	=>  Location: PIN_N18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P_io[1]	=>  Location: PIN_N25,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P_io[2]	=>  Location: PIN_R19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_DDR3_DQS_P_io[3]	=>  Location: PIN_R22,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
-- HPS_KEY_io	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HPS_LED_io	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HPS_DDR3_RZQ_i	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default


ARCHITECTURE structure OF DE1_SoC_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50_i : std_logic;
SIGNAL ww_CLOCK2_50_i : std_logic;
SIGNAL ww_CLOCK3_50_i : std_logic;
SIGNAL ww_CLOCK4_50_i : std_logic;
SIGNAL ww_ADC_CS_N_o : std_logic;
SIGNAL ww_ADC_DIN_o : std_logic;
SIGNAL ww_ADC_DOUT_i : std_logic;
SIGNAL ww_ADC_SCLK_o : std_logic;
SIGNAL ww_AUD_ADCDAT_i : std_logic;
SIGNAL ww_AUD_DACDAT_o : std_logic;
SIGNAL ww_AUD_XCK_o : std_logic;
SIGNAL ww_DRAM_ADDR_o : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA_o : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CAS_N_o : std_logic;
SIGNAL ww_DRAM_CKE_o : std_logic;
SIGNAL ww_DRAM_CLK_o : std_logic;
SIGNAL ww_DRAM_CS_N_o : std_logic;
SIGNAL ww_DRAM_LDQM_o : std_logic;
SIGNAL ww_DRAM_RAS_N_o : std_logic;
SIGNAL ww_DRAM_UDQM_o : std_logic;
SIGNAL ww_DRAM_WE_N_o : std_logic;
SIGNAL ww_FPGA_I2C_SCLK_o : std_logic;
SIGNAL ww_HEX0_o : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_o : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_o : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3_o : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4_o : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5_o : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_IRDA_RXD_i : std_logic;
SIGNAL ww_IRDA_TXD_o : std_logic;
SIGNAL ww_KEY_i : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR_o : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SW_i : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_TD_CLK27_i : std_logic;
SIGNAL ww_TD_DATA_i : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS_i : std_logic;
SIGNAL ww_TD_RESET_N_o : std_logic;
SIGNAL ww_TD_VS_i : std_logic;
SIGNAL ww_VGA_R_o : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G_o : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B_o : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_CLK_o : std_logic;
SIGNAL ww_VGA_SYNC_N_o : std_logic;
SIGNAL ww_VGA_BLANK_N_o : std_logic;
SIGNAL ww_VGA_HS_o : std_logic;
SIGNAL ww_VGA_VS_o : std_logic;
SIGNAL ww_HPS_DDR3_ADDR_o : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_HPS_DDR3_BA_o : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_HPS_DDR3_CAS_N_o : std_logic;
SIGNAL ww_HPS_DDR3_CKE_o : std_logic;
SIGNAL ww_HPS_DDR3_CK_N_o : std_logic;
SIGNAL ww_HPS_DDR3_CK_P_o : std_logic;
SIGNAL ww_HPS_DDR3_CS_N_o : std_logic;
SIGNAL ww_HPS_DDR3_DM_o : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HPS_DDR3_ODT_o : std_logic;
SIGNAL ww_HPS_DDR3_RAS_N_o : std_logic;
SIGNAL ww_HPS_DDR3_RESET_N_o : std_logic;
SIGNAL ww_HPS_DDR3_RZQ_i : std_logic;
SIGNAL ww_HPS_DDR3_WE_N_o : std_logic;
SIGNAL ww_FAN_CTRL_o : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|boot_from_fpga_BSEL_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|boot_from_fpga_CSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|fpga2hps_PORT_SIZE_CONFIG_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga_PORT_SIZE_CONFIG_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_AXI_MM_SELECT_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_RFIFO_MAP_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_TYPE_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_WFIFO_MAP_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_PORT_WIDTH_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_RFIFO_CPORT_MAP_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_CFG_WFIFO_CPORT_MAP_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_I_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIADDR_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIBA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICKE_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICSN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDM_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDQSBURST_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIODT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAEN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAENFULL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATAVALID_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLADDRESS_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLWRITEDATA_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGADDLAT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGBANKADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCASWRLAT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCOLADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCSADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDEVICEWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDRAMCONFIG_bus\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGINTERFACEWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGROWADDRWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTCL_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTMRD_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTREFI_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTRFC_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTWR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQDIN_bus\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQSLOGICRDATAVALID_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTADDRDOUT_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTBADOUT_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKEDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCSNDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDMDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQDOUT_bus\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQOE_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBOE_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICDQSENA_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICFIFORESET_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCRDATAEN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCWRPTR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICOCT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICREADLATENCY_bus\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSOE_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTODTDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRESETNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTWENDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFISEQBUSY_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWLAT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN1_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN2_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN3_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA0_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA1_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA2_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA3_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA4_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA5_bus\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA0_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA1_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA2_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA3_bus\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALDEEPPOWERDNCHIP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALREFRESHCHIP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALSELFRFSHCHIP_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRBURSTCOUNT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRWDATA_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCBURSTCOUNT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCWDATA_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~trace_data\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|boot_from_fpga~fake_dout\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|fpga2hps~arready\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~araddr\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12\ : std_logic;
SIGNAL \System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I0\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I2\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I3\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I4\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I5\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I6\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I7\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I8\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I9\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I10\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I11\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I12\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I13\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I14\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I15\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I16\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I17\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I18\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I19\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I20\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I21\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I22\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I23\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I24\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I25\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I26\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I27\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|gpio_inst~LOANIO0_I28\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\ : std_logic;
SIGNAL \CLOCK_50_i~input_o\ : std_logic;
SIGNAL \CLOCK2_50_i~input_o\ : std_logic;
SIGNAL \CLOCK3_50_i~input_o\ : std_logic;
SIGNAL \CLOCK4_50_i~input_o\ : std_logic;
SIGNAL \ADC_DOUT_i~input_o\ : std_logic;
SIGNAL \AUD_ADCDAT_i~input_o\ : std_logic;
SIGNAL \IRDA_RXD_i~input_o\ : std_logic;
SIGNAL \KEY_i[0]~input_o\ : std_logic;
SIGNAL \KEY_i[1]~input_o\ : std_logic;
SIGNAL \KEY_i[2]~input_o\ : std_logic;
SIGNAL \KEY_i[3]~input_o\ : std_logic;
SIGNAL \SW_i[0]~input_o\ : std_logic;
SIGNAL \SW_i[1]~input_o\ : std_logic;
SIGNAL \SW_i[2]~input_o\ : std_logic;
SIGNAL \SW_i[3]~input_o\ : std_logic;
SIGNAL \SW_i[4]~input_o\ : std_logic;
SIGNAL \SW_i[5]~input_o\ : std_logic;
SIGNAL \SW_i[6]~input_o\ : std_logic;
SIGNAL \SW_i[7]~input_o\ : std_logic;
SIGNAL \SW_i[8]~input_o\ : std_logic;
SIGNAL \SW_i[9]~input_o\ : std_logic;
SIGNAL \TD_CLK27_i~input_o\ : std_logic;
SIGNAL \TD_DATA_i[0]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[1]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[2]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[3]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[4]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[5]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[6]~input_o\ : std_logic;
SIGNAL \TD_DATA_i[7]~input_o\ : std_logic;
SIGNAL \TD_HS_i~input_o\ : std_logic;
SIGNAL \TD_VS_i~input_o\ : std_logic;
SIGNAL \AUD_ADCLRCK_io~input_o\ : std_logic;
SIGNAL \AUD_DACLRCK_io~input_o\ : std_logic;
SIGNAL \AUD_BCLK_io~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[0]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ_io[15]~input_o\ : std_logic;
SIGNAL \FPGA_I2C_SDAT_io~input_o\ : std_logic;
SIGNAL \GPIO_0_io[0]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[1]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[2]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[3]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[4]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[5]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[6]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[7]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[8]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[9]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[10]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[11]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[12]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[13]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[14]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[15]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[16]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[17]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[18]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[19]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[20]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[21]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[22]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[23]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[24]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[25]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[26]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[27]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[28]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[29]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[30]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[31]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[32]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[33]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[34]~input_o\ : std_logic;
SIGNAL \GPIO_0_io[35]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[0]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[1]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[2]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[3]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[4]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[5]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[6]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[7]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[8]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[9]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[10]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[11]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[12]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[13]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[14]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[15]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[16]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[17]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[18]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[19]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[20]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[21]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[22]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[23]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[24]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[25]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[26]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[27]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[28]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[29]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[30]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[31]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[32]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[33]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[34]~input_o\ : std_logic;
SIGNAL \GPIO_1_io[35]~input_o\ : std_logic;
SIGNAL \PS2_CLK_io~input_o\ : std_logic;
SIGNAL \PS2_DAT_io~input_o\ : std_logic;
SIGNAL \PS2_CLK2_io~input_o\ : std_logic;
SIGNAL \PS2_DAT2_io~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \HPS_DDR3_RZQ_i~input_o\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ : std_logic;
SIGNAL \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|intermediate\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\ : std_logic_vector(179 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\ : std_logic_vector(89 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|ALT_INV_leveled_dqs_clocks\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\ : std_logic_vector(69 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oebout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oeout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;
SIGNAL \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ : std_logic;

BEGIN

ww_CLOCK_50_i <= CLOCK_50_i;
ww_CLOCK2_50_i <= CLOCK2_50_i;
ww_CLOCK3_50_i <= CLOCK3_50_i;
ww_CLOCK4_50_i <= CLOCK4_50_i;
ADC_CS_N_o <= ww_ADC_CS_N_o;
ADC_DIN_o <= ww_ADC_DIN_o;
ww_ADC_DOUT_i <= ADC_DOUT_i;
ADC_SCLK_o <= ww_ADC_SCLK_o;
ww_AUD_ADCDAT_i <= AUD_ADCDAT_i;
AUD_DACDAT_o <= ww_AUD_DACDAT_o;
AUD_XCK_o <= ww_AUD_XCK_o;
DRAM_ADDR_o <= ww_DRAM_ADDR_o;
DRAM_BA_o <= ww_DRAM_BA_o;
DRAM_CAS_N_o <= ww_DRAM_CAS_N_o;
DRAM_CKE_o <= ww_DRAM_CKE_o;
DRAM_CLK_o <= ww_DRAM_CLK_o;
DRAM_CS_N_o <= ww_DRAM_CS_N_o;
DRAM_LDQM_o <= ww_DRAM_LDQM_o;
DRAM_RAS_N_o <= ww_DRAM_RAS_N_o;
DRAM_UDQM_o <= ww_DRAM_UDQM_o;
DRAM_WE_N_o <= ww_DRAM_WE_N_o;
FPGA_I2C_SCLK_o <= ww_FPGA_I2C_SCLK_o;
HEX0_o <= ww_HEX0_o;
HEX1_o <= ww_HEX1_o;
HEX2_o <= ww_HEX2_o;
HEX3_o <= ww_HEX3_o;
HEX4_o <= ww_HEX4_o;
HEX5_o <= ww_HEX5_o;
ww_IRDA_RXD_i <= IRDA_RXD_i;
IRDA_TXD_o <= ww_IRDA_TXD_o;
ww_KEY_i <= KEY_i;
LEDR_o <= ww_LEDR_o;
ww_SW_i <= SW_i;
ww_TD_CLK27_i <= TD_CLK27_i;
ww_TD_DATA_i <= TD_DATA_i;
ww_TD_HS_i <= TD_HS_i;
TD_RESET_N_o <= ww_TD_RESET_N_o;
ww_TD_VS_i <= TD_VS_i;
VGA_R_o <= ww_VGA_R_o;
VGA_G_o <= ww_VGA_G_o;
VGA_B_o <= ww_VGA_B_o;
VGA_CLK_o <= ww_VGA_CLK_o;
VGA_SYNC_N_o <= ww_VGA_SYNC_N_o;
VGA_BLANK_N_o <= ww_VGA_BLANK_N_o;
VGA_HS_o <= ww_VGA_HS_o;
VGA_VS_o <= ww_VGA_VS_o;
HPS_DDR3_ADDR_o <= ww_HPS_DDR3_ADDR_o;
HPS_DDR3_BA_o <= ww_HPS_DDR3_BA_o;
HPS_DDR3_CAS_N_o <= ww_HPS_DDR3_CAS_N_o;
HPS_DDR3_CKE_o <= ww_HPS_DDR3_CKE_o;
HPS_DDR3_CK_N_o <= ww_HPS_DDR3_CK_N_o;
HPS_DDR3_CK_P_o <= ww_HPS_DDR3_CK_P_o;
HPS_DDR3_CS_N_o <= ww_HPS_DDR3_CS_N_o;
HPS_DDR3_DM_o <= ww_HPS_DDR3_DM_o;
HPS_DDR3_ODT_o <= ww_HPS_DDR3_ODT_o;
HPS_DDR3_RAS_N_o <= ww_HPS_DDR3_RAS_N_o;
HPS_DDR3_RESET_N_o <= ww_HPS_DDR3_RESET_N_o;
ww_HPS_DDR3_RZQ_i <= HPS_DDR3_RZQ_i;
HPS_DDR3_WE_N_o <= ww_HPS_DDR3_WE_N_o;
FAN_CTRL_o <= ww_FAN_CTRL_o;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\System|hps_0|fpga_interfaces|tpiu~trace_data\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(0);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(1);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(2);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(3);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(4);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(5);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(6);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(7);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(8);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(9);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(10);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(11);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(12);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(13);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(14);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(15);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(16);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(17);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(18);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(19);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(20);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(21);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(22);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(23);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(24);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(25);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(26);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(27);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(28);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(29);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(30);
\System|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31\ <= \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\(31);

\System|hps_0|fpga_interfaces|boot_from_fpga_BSEL_bus\ <= (gnd & gnd & vcc);

\System|hps_0|fpga_interfaces|boot_from_fpga_CSEL_bus\ <= (gnd & vcc);

\System|hps_0|fpga_interfaces|fpga2hps_PORT_SIZE_CONFIG_bus\ <= (vcc & vcc);

\System|hps_0|fpga_interfaces|hps2fpga_PORT_SIZE_CONFIG_bus\ <= (vcc & vcc);

\System|hps_0|fpga_interfaces|hps2fpga~araddr\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(0);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(1);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(2);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(3);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(4);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(5);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(6);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(7);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(8);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(9);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(10);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(11);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(12);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(13);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(14);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(15);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(16);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(17);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(18);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(19);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(20);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(21);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(22);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(23);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(24);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(25);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(26);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(27);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(28);
\System|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29\ <= \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\(29);

\System|hps_0|fpga_interfaces|f2sdram_CFG_AXI_MM_SELECT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_RFIFO_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_TYPE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_WFIFO_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram_CFG_PORT_WIDTH_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram_CFG_RFIFO_CPORT_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram_CFG_WFIFO_CPORT_MAP_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10\ <= \System|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(0);
\System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11\ <= \System|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(1);
\System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12\ <= \System|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(2);
\System|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13\ <= \System|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\(3);

\System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_I_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o\ & \System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|intermediate\(0) <= \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(24);
\System|hps_0|hps_io|border|intermediate\(2) <= \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\(25);

\System|hps_0|hps_io|border|intermediate\(1) <= \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(24);
\System|hps_0|hps_io|border|intermediate\(3) <= \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\(25);

\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I0\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(0);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I1\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(1);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I2\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(2);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I3\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(3);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I4\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(4);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I5\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(5);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I6\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(6);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I7\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(7);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I8\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(8);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I9\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(9);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I10\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(10);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I11\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(11);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I12\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(12);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I13\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(13);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I14\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(14);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I15\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(15);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I16\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(16);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I17\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(17);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I18\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(18);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I19\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(19);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I20\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(20);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I21\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(21);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I22\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(22);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I23\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(23);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I24\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(24);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I25\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(25);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I26\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(26);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I27\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(27);
\System|hps_0|hps_io|border|gpio_inst~LOANIO0_I28\ <= \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\(28);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\ <= \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\ <= \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\
& \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\ <= (\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ & 
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ & \HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIADDR_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(19) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(18) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(16) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(15) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(14) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(13) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(12) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(10) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(9) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIBA_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICKE_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICSN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDM_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(9) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(8) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(6) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDQSBURST_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIODT_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAEN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAENFULL_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATA_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(79) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(78) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(77) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(76) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(75) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(74) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(73) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(72) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(71) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(70) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(69) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(68) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(67) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(66) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(65) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(64) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(63) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(62) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(61) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(60) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(59) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(58) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(57) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(56) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(55) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(54) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(53) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(52) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(51) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(50) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(49) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(48) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(47) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(46) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(45) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(44) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(43) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(42) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(41) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(40) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(39) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(38) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(37) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(36) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(35) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(34) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(33) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(32) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(31) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(30) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(29) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(28) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(27) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(26) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(25) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(24) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(23) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(22) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(21) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(19) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(18) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(16) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(15) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(13) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(12) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(10) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATAVALID_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLADDRESS_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLWRITEDATA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGADDLAT_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGBANKADDRWIDTH_bus\ <= (gnd & gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCASWRLAT_bus\ <= (gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCOLADDRWIDTH_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCSADDRWIDTH_bus\ <= (gnd & gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDEVICEWIDTH_bus\ <= (gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDRAMCONFIG_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(19) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(18) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(16) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(15) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(12) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(10) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(9) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(6) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGINTERFACEWIDTH_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGROWADDRWIDTH_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTCL_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTMRD_bus\ <= (gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTREFI_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(12) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(11) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(10) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(9) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(8) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(6) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTRFC_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTWR_bus\ <= (gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQDIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) & gnd & gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) & gnd & gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) & gnd & gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQSLOGICRDATAVALID_bus\ <= (vcc & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTADDRDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTBADOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCASNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKEDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCSNDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDMDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQOE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBOE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICDQSENA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICFIFORESET_bus\ <= (gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCRDATAEN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCWRPTR_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICOCT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICREADLATENCY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSOE_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTODTDOUT_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRASNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRESETNDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTWENDOUT_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(20);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(21);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(22);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(23);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(24) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(24);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(25) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(25);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(26) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(26);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(27) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(27);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(28) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(28);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(29) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(29);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(30) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(30);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(31) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(31);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(32) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(32);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(33) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(33);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(34) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(34);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(35) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(35);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(36) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(36);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(37) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(37);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(38) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(38);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(39) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(39);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(40) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(40);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(41) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(41);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(42) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(42);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(43) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(43);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(44) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(44);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(45) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(45);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(46) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(46);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(47) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(47);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(48) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(48);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(49) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(49);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(50) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(50);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(51) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(51);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(52) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(52);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(53) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(53);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(54) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(54);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(55) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(55);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(56) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(56);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(57) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(57);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(58) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(58);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(59) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(59);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(60) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(60);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(61) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(61);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(62) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(62);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(63) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(63);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(64) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(64);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(65) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(65);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(66) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(66);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(67) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(67);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(68) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(68);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(69) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(69);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(70) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(70);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(71) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(71);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(72) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(72);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(73) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(73);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(74) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(74);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(75) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(75);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(76) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(76);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(77) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(77);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(78) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(78);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(79) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\(79);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(20);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(21);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(22);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(23);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(24) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(24);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(25) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(25);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(26) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(26);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(27) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(27);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(28) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(28);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(29) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(29);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(30) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(30);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(31) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(31);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(32) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(32);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(33) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(33);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(34) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(34);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(35) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(35);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(36) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(36);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(37) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(37);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(38) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(38);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(39) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(39);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(40) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(40);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(41) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(41);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(42) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(42);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(43) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(43);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(44) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(44);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(45) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(45);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(46) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(46);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(47) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(47);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(48) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(48);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(49) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(49);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(50) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(50);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(51) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(51);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(52) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(52);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(53) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(53);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(54) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(54);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(55) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(55);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(56) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(56);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(57) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(57);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(58) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(58);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(59) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\(59);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\(11);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\(15);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(20);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(21);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(22);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(23);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(24) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(24);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(25) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(25);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(26) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(26);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(27) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(27);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(28) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(28);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(29) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(29);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(30) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(30);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(31) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(31);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(36) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(36);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(37) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(37);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(38) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(38);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(39) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(39);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(40) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(40);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(41) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(41);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(42) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(42);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(43) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(43);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(44) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(44);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(45) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(45);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(46) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(46);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(47) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(47);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(48) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(48);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(49) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(49);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(50) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(50);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(51) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(51);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(52) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(52);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(53) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(53);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(54) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(54);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(55) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(55);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(56) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(56);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(57) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(57);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(58) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(58);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(59) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(59);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(60) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(60);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(61) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(61);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(62) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(62);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(63) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(63);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(64) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(64);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(65) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(65);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(66) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(66);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(67) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(67);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(72) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(72);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(73) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(73);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(74) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(74);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(75) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(75);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(76) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(76);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(77) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(77);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(78) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(78);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(79) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(79);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(80) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(80);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(81) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(81);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(82) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(82);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(83) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(83);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(84) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(84);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(85) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(85);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(86) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(86);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(87) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(87);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(88) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(88);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(89) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(89);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(90) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(90);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(91) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(91);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(92) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(92);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(93) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(93);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(94) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(94);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(95) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(95);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(96) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(96);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(97) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(97);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(98) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(98);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(99) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(99);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(100) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(100);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(101) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(101);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(102) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(102);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(103) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(103);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(108) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(108);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(109) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(109);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(110) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(110);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(111) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(111);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(112) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(112);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(113) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(113);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(114) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(114);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(115) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(115);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(116) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(116);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(117) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(117);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(118) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(118);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(119) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(119);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(120) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(120);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(121) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(121);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(122) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(122);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(123) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(123);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(124) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(124);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(125) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(125);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(126) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(126);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(127) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(127);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(128) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(128);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(129) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(129);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(130) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(130);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(131) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(131);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(132) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(132);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(133) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(133);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(134) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(134);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(135) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(135);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(136) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(136);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(137) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(137);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(138) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(138);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(139) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\(139);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(20);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(21);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(22);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(23);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(24) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(24);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(25) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(25);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(26) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(26);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(27) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(27);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(28) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(28);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(29) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(29);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(30) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(30);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(31) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(31);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(32) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(32);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(33) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(33);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(36) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(36);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(37) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(37);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(38) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(38);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(39) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(39);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(40) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(40);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(41) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(41);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(42) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(42);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(43) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(43);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(44) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(44);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(45) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(45);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(46) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(46);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(47) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(47);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(48) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(48);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(49) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(49);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(50) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(50);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(51) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(51);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(54) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(54);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(55) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(55);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(56) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(56);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(57) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(57);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(58) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(58);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(59) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(59);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(60) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(60);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(61) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(61);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(62) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(62);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(63) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(63);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(64) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(64);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(65) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(65);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(66) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(66);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(67) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(67);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(68) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(68);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(69) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\(69);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\(15);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\(19);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATA_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(79) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(78) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(77) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(76) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(75) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(74) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(73) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(72) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(71) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(70) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(69) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(68) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(67) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(66) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(65) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(64) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(63) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(62) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(61) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(60) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(59) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(58) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(57) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(56) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(55) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(54) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(53) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(52) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(51) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(50) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(49) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(48) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(47) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(46) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(45) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(44) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(43) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(42) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(41) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(40) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(39) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(38) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(37) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(36) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(35) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(34) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(33) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(32) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(31) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(30) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(29) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(28) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(27) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(26) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(25) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(24) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(23) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(22) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(21) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(19) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(18) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(16) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(15) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(13) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(12) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(10) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(7) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFISEQBUSY_bus\ <= (gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWLAT_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN1_bus\ <= (gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN2_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN3_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA0_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA1_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA2_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA3_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA4_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA5_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA0_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA1_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA2_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA3_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALDEEPPOWERDNCHIP_bus\ <= (gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALREFRESHCHIP_bus\ <= (gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALSELFRFSHCHIP_bus\ <= (gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRADDR_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRBURSTCOUNT_bus\ <= (gnd & vcc);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRWDATA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCADDR_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCBURSTCOUNT_bus\ <= (gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCWDATA_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\(19);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\(9);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(20);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(21);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(22);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(23);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(24) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(24);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(25) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(25);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(26) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(26);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(27) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(27);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(28) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(28);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(29) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(29);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(30) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(30);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(31) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(31);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(32) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(32);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(33) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(33);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(34) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(34);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(35) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(35);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(36) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(36);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(37) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(37);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(38) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(38);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(39) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(39);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(40) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(40);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(41) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(41);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(42) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(42);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(43) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(43);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(44) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(44);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(45) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(45);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(46) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(46);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(47) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(47);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(48) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(48);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(49) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(49);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(50) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(50);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(51) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(51);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(52) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(52);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(53) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(53);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(54) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(54);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(55) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(55);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(56) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(56);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(57) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(57);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(58) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(58);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(59) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(59);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(60) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(60);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(61) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(61);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(62) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(62);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(63) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(63);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(64) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(64);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(65) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(65);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(66) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(66);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(67) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(67);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(68) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(68);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(69) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(69);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(70) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(70);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(71) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(71);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(72) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(72);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(73) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(73);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(74) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(74);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(75) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(75);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(76) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(76);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(77) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(77);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(78) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(78);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int\(79) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\(79);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\(12);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\(7);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus\(0);

\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(16);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(17);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\(20);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(3) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(8) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(6) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(5));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(14) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(13) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(12) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(11) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(10));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(19) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(18) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(17) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(16) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency\(15));

\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\(6);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(16) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(17) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(18) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(19) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(20) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(21) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(22) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode\(23) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\(2);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\(1);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(2));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(5) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(4));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(7) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(6));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(9) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(8));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(11) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(10));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(13) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(12));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\ & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\ & gnd);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(15) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select\(14));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc\(4) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\(4);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(4) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_DELAYCTRLIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(6) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(5) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(4) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(1) & \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) <= \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\(3);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(2) & \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\ <= (gnd & gnd & gnd & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]\ & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]\);

\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\ <= (
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(3) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(2) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(1) & 
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks\(0));

\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(15);

\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM_o[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ <= \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(15);

\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\(15);

\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(0);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(1);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(2);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(3);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(4);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(5);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(6);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(7);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(8);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(9);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(10);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(11);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(12);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(13);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(14);
\HPS_DDR3_DM_o[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15\ <= \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|ALT_INV_leveled_dqs_clocks\(0) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(7) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(6) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(5) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(4) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(3) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(2) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(1) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(0) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(69) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(69);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(68) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(68);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(67) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(67);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(66) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(66);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(65) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(65);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(64) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(64);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(63) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(63);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(62) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(62);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(61) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(61);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(60) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(60);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(59) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(59);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(58) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(58);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(57) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(57);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(56) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(56);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(55) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(55);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(54) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(54);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(51) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(51);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(50) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(50);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(49) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(49);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(48) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(48);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(47) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(47);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(46) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(46);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(45) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(45);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(44) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(44);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(43) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(43);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(42) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(42);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(41) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(41);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(40) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(40);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(39) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(39);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(38) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(38);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(37) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(37);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(36) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(36);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(33) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(33);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(32) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(32);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(31) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(31);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(30) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(30);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(29) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(29);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(28) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(28);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(27) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(27);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(26) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(26);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(25) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(25);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(24) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(24);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(23) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(23);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(22) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(22);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(21) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(21);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(20) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(20);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(19) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(19);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(18) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(18);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(15) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(15);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(14) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(14);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(13) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(13);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(12) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(12);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(11) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(11);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(10) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(10);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(9) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(9);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(8) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(8);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(7) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(7);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(6) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(6);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(5) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(5);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(4) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(4);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(3) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(3);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(2) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(2);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(1) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(1);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(0) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oebout\(0) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oeout\(0) <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout\(0);
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\ <= NOT \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\;

-- Location: IOOBUF_X89_Y42_N79
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM_o(3));

-- Location: IOOBUF_X89_Y49_N79
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM_o(2));

-- Location: IOOBUF_X89_Y56_N79
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM_o(1));

-- Location: IOOBUF_X89_Y63_N79
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\,
	oe => VCC,
	dynamicterminationcontrol => GND,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => ww_HPS_DDR3_DM_o(0));

-- Location: IOOBUF_X89_Y73_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar\(0),
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oebout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CK_N_o);

-- Location: IOOBUF_X89_Y73_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o\(0),
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|ALT_INV_wire_pseudo_diffa_oeout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CK_P_o);

-- Location: IOOBUF_X22_Y0_N36
\ADC_CS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ADC_CS_N_o);

-- Location: IOOBUF_X22_Y0_N53
\ADC_DIN_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ADC_DIN_o);

-- Location: IOOBUF_X20_Y0_N36
\ADC_SCLK_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ADC_SCLK_o);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT_o);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_XCK_o);

-- Location: IOOBUF_X40_Y0_N53
\DRAM_ADDR_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(0));

-- Location: IOOBUF_X30_Y0_N19
\DRAM_ADDR_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(1));

-- Location: IOOBUF_X38_Y0_N2
\DRAM_ADDR_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(2));

-- Location: IOOBUF_X24_Y0_N19
\DRAM_ADDR_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(3));

-- Location: IOOBUF_X28_Y0_N2
\DRAM_ADDR_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(4));

-- Location: IOOBUF_X28_Y0_N19
\DRAM_ADDR_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(5));

-- Location: IOOBUF_X24_Y0_N2
\DRAM_ADDR_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(6));

-- Location: IOOBUF_X32_Y0_N19
\DRAM_ADDR_o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(7));

-- Location: IOOBUF_X38_Y0_N19
\DRAM_ADDR_o[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(8));

-- Location: IOOBUF_X26_Y0_N59
\DRAM_ADDR_o[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(9));

-- Location: IOOBUF_X26_Y0_N42
\DRAM_ADDR_o[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(10));

-- Location: IOOBUF_X30_Y0_N2
\DRAM_ADDR_o[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(11));

-- Location: IOOBUF_X40_Y0_N36
\DRAM_ADDR_o[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR_o(12));

-- Location: IOOBUF_X22_Y0_N19
\DRAM_BA_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA_o(0));

-- Location: IOOBUF_X38_Y0_N53
\DRAM_BA_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA_o(1));

-- Location: IOOBUF_X18_Y0_N42
\DRAM_CAS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N_o);

-- Location: IOOBUF_X36_Y0_N53
\DRAM_CKE_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CKE_o);

-- Location: IOOBUF_X38_Y0_N36
\DRAM_CLK_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CLK_o);

-- Location: IOOBUF_X18_Y0_N59
\DRAM_CS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CS_N_o);

-- Location: IOOBUF_X20_Y0_N19
\DRAM_LDQM_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_LDQM_o);

-- Location: IOOBUF_X22_Y0_N2
\DRAM_RAS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N_o);

-- Location: IOOBUF_X36_Y0_N36
\DRAM_UDQM_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_UDQM_o);

-- Location: IOOBUF_X20_Y0_N2
\DRAM_WE_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N_o);

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK_o);

-- Location: IOOBUF_X89_Y8_N39
\HEX0_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0_o(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1_o(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2_o(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3_o(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4_o(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5_o(6));

-- Location: IOOBUF_X89_Y21_N5
\IRDA_TXD_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_IRDA_TXD_o);

-- Location: IOOBUF_X52_Y0_N2
\LEDR_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR_o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR_o[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR_o[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR_o(9));

-- Location: IOOBUF_X2_Y81_N93
\TD_RESET_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_TD_RESET_N_o);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R_o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R_o(7));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G_o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G_o(7));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B_o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B_o(7));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_CLK_o);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N_o);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N_o);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_HS_o);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_VS_o);

-- Location: IOOBUF_X89_Y71_N79
\HPS_DDR3_ADDR_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(0));

-- Location: IOOBUF_X89_Y71_N96
\HPS_DDR3_ADDR_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(1),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(1));

-- Location: IOOBUF_X89_Y72_N39
\HPS_DDR3_ADDR_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(2),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(2));

-- Location: IOOBUF_X89_Y72_N56
\HPS_DDR3_ADDR_o[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(3),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(3));

-- Location: IOOBUF_X89_Y72_N5
\HPS_DDR3_ADDR_o[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(4),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(4));

-- Location: IOOBUF_X89_Y72_N22
\HPS_DDR3_ADDR_o[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(5),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(5));

-- Location: IOOBUF_X89_Y73_N39
\HPS_DDR3_ADDR_o[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(6),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(6));

-- Location: IOOBUF_X89_Y73_N56
\HPS_DDR3_ADDR_o[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(7),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(7));

-- Location: IOOBUF_X89_Y78_N5
\HPS_DDR3_ADDR_o[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(8),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(8));

-- Location: IOOBUF_X89_Y78_N22
\HPS_DDR3_ADDR_o[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(9),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(9));

-- Location: IOOBUF_X89_Y78_N39
\HPS_DDR3_ADDR_o[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(10),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(10));

-- Location: IOOBUF_X89_Y78_N56
\HPS_DDR3_ADDR_o[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(11),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(11));

-- Location: IOOBUF_X89_Y79_N39
\HPS_DDR3_ADDR_o[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(12),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(12));

-- Location: IOOBUF_X89_Y79_N56
\HPS_DDR3_ADDR_o[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(13),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(13));

-- Location: IOOBUF_X89_Y80_N5
\HPS_DDR3_ADDR_o[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(14),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ADDR_o(14));

-- Location: IOOBUF_X89_Y74_N39
\HPS_DDR3_BA_o[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_BA_o(0));

-- Location: IOOBUF_X89_Y74_N5
\HPS_DDR3_BA_o[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(1),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_BA_o(1));

-- Location: IOOBUF_X89_Y74_N22
\HPS_DDR3_BA_o[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(2),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_BA_o(2));

-- Location: IOOBUF_X89_Y77_N79
\HPS_DDR3_CAS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(4),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CAS_N_o);

-- Location: IOOBUF_X89_Y57_N56
\HPS_DDR3_CKE_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(1),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CKE_o);

-- Location: IOOBUF_X89_Y79_N5
\HPS_DDR3_CS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_CS_N_o);

-- Location: IOOBUF_X89_Y65_N39
\HPS_DDR3_ODT_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(2),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_ODT_o);

-- Location: IOOBUF_X89_Y77_N96
\HPS_DDR3_RAS_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(3),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_RAS_N_o);

-- Location: IOOBUF_X89_Y51_N39
\HPS_DDR3_RESET_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout\(0),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_RESET_N_o);

-- Location: IOOBUF_X89_Y80_N39
\HPS_DDR3_WE_N_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(5),
	devoe => ww_devoe,
	o => ww_HPS_DDR3_WE_N_o);

-- Location: IOOBUF_X12_Y0_N2
\FAN_CTRL_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FAN_CTRL_o);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => AUD_ADCLRCK_io);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => AUD_DACLRCK_io);

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => AUD_BCLK_io);

-- Location: IOOBUF_X24_Y0_N53
\DRAM_DQ_io[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(0));

-- Location: IOOBUF_X26_Y0_N93
\DRAM_DQ_io[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(1));

-- Location: IOOBUF_X28_Y0_N36
\DRAM_DQ_io[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(2));

-- Location: IOOBUF_X28_Y0_N53
\DRAM_DQ_io[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(3));

-- Location: IOOBUF_X30_Y0_N53
\DRAM_DQ_io[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(4));

-- Location: IOOBUF_X18_Y0_N76
\DRAM_DQ_io[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(5));

-- Location: IOOBUF_X34_Y0_N59
\DRAM_DQ_io[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(6));

-- Location: IOOBUF_X34_Y0_N42
\DRAM_DQ_io[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(7));

-- Location: IOOBUF_X34_Y0_N76
\DRAM_DQ_io[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(8));

-- Location: IOOBUF_X34_Y0_N93
\DRAM_DQ_io[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(9));

-- Location: IOOBUF_X30_Y0_N36
\DRAM_DQ_io[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(10));

-- Location: IOOBUF_X18_Y0_N93
\DRAM_DQ_io[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(11));

-- Location: IOOBUF_X32_Y0_N53
\DRAM_DQ_io[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(12));

-- Location: IOOBUF_X32_Y0_N36
\DRAM_DQ_io[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(13));

-- Location: IOOBUF_X26_Y0_N76
\DRAM_DQ_io[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(14));

-- Location: IOOBUF_X24_Y0_N36
\DRAM_DQ_io[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ_io(15));

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => FPGA_I2C_SDAT_io);

-- Location: IOOBUF_X64_Y0_N2
\GPIO_0_io[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(0));

-- Location: IOOBUF_X68_Y0_N2
\GPIO_0_io[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(1));

-- Location: IOOBUF_X64_Y0_N19
\GPIO_0_io[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(2));

-- Location: IOOBUF_X72_Y0_N2
\GPIO_0_io[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(3));

-- Location: IOOBUF_X54_Y0_N53
\GPIO_0_io[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(4));

-- Location: IOOBUF_X58_Y0_N59
\GPIO_0_io[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(5));

-- Location: IOOBUF_X60_Y0_N53
\GPIO_0_io[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(6));

-- Location: IOOBUF_X60_Y0_N36
\GPIO_0_io[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(7));

-- Location: IOOBUF_X58_Y0_N42
\GPIO_0_io[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(8));

-- Location: IOOBUF_X54_Y0_N36
\GPIO_0_io[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(9));

-- Location: IOOBUF_X56_Y0_N53
\GPIO_0_io[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(10));

-- Location: IOOBUF_X56_Y0_N36
\GPIO_0_io[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(11));

-- Location: IOOBUF_X50_Y0_N76
\GPIO_0_io[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(12));

-- Location: IOOBUF_X52_Y0_N36
\GPIO_0_io[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(13));

-- Location: IOOBUF_X52_Y0_N53
\GPIO_0_io[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(14));

-- Location: IOOBUF_X50_Y0_N93
\GPIO_0_io[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(15));

-- Location: IOOBUF_X68_Y0_N19
\GPIO_0_io[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(16));

-- Location: IOOBUF_X72_Y0_N19
\GPIO_0_io[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(17));

-- Location: IOOBUF_X50_Y0_N42
\GPIO_0_io[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(18));

-- Location: IOOBUF_X76_Y0_N2
\GPIO_0_io[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(19));

-- Location: IOOBUF_X58_Y0_N93
\GPIO_0_io[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(20));

-- Location: IOOBUF_X62_Y0_N36
\GPIO_0_io[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(21));

-- Location: IOOBUF_X54_Y0_N19
\GPIO_0_io[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(22));

-- Location: IOOBUF_X68_Y0_N36
\GPIO_0_io[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(23));

-- Location: IOOBUF_X76_Y0_N19
\GPIO_0_io[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(24));

-- Location: IOOBUF_X82_Y0_N42
\GPIO_0_io[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(25));

-- Location: IOOBUF_X66_Y0_N42
\GPIO_0_io[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(26));

-- Location: IOOBUF_X66_Y0_N59
\GPIO_0_io[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(27));

-- Location: IOOBUF_X70_Y0_N2
\GPIO_0_io[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(28));

-- Location: IOOBUF_X70_Y0_N19
\GPIO_0_io[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(29));

-- Location: IOOBUF_X62_Y0_N2
\GPIO_0_io[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(30));

-- Location: IOOBUF_X54_Y0_N2
\GPIO_0_io[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(31));

-- Location: IOOBUF_X50_Y0_N59
\GPIO_0_io[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(32));

-- Location: IOOBUF_X62_Y0_N19
\GPIO_0_io[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(33));

-- Location: IOOBUF_X58_Y0_N76
\GPIO_0_io[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(34));

-- Location: IOOBUF_X62_Y0_N53
\GPIO_0_io[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_0_io(35));

-- Location: IOOBUF_X56_Y0_N19
\GPIO_1_io[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(0));

-- Location: IOOBUF_X88_Y0_N3
\GPIO_1_io[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(1));

-- Location: IOOBUF_X88_Y0_N20
\GPIO_1_io[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(2));

-- Location: IOOBUF_X86_Y0_N19
\GPIO_1_io[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(3));

-- Location: IOOBUF_X88_Y0_N37
\GPIO_1_io[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(4));

-- Location: IOOBUF_X78_Y0_N19
\GPIO_1_io[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(5));

-- Location: IOOBUF_X88_Y0_N54
\GPIO_1_io[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(6));

-- Location: IOOBUF_X86_Y0_N36
\GPIO_1_io[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(7));

-- Location: IOOBUF_X86_Y0_N53
\GPIO_1_io[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(8));

-- Location: IOOBUF_X78_Y0_N36
\GPIO_1_io[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(9));

-- Location: IOOBUF_X84_Y0_N36
\GPIO_1_io[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(10));

-- Location: IOOBUF_X64_Y0_N53
\GPIO_1_io[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(11));

-- Location: IOOBUF_X84_Y0_N53
\GPIO_1_io[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(12));

-- Location: IOOBUF_X80_Y0_N36
\GPIO_1_io[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(13));

-- Location: IOOBUF_X82_Y0_N93
\GPIO_1_io[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(14));

-- Location: IOOBUF_X82_Y0_N76
\GPIO_1_io[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(15));

-- Location: IOOBUF_X80_Y0_N53
\GPIO_1_io[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(16));

-- Location: IOOBUF_X76_Y0_N36
\GPIO_1_io[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(17));

-- Location: IOOBUF_X76_Y0_N53
\GPIO_1_io[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(18));

-- Location: IOOBUF_X78_Y0_N53
\GPIO_1_io[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(19));

-- Location: IOOBUF_X74_Y0_N93
\GPIO_1_io[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(20));

-- Location: IOOBUF_X74_Y0_N76
\GPIO_1_io[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(21));

-- Location: IOOBUF_X72_Y0_N53
\GPIO_1_io[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(22));

-- Location: IOOBUF_X64_Y0_N36
\GPIO_1_io[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(23));

-- Location: IOOBUF_X72_Y0_N36
\GPIO_1_io[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(24));

-- Location: IOOBUF_X70_Y0_N36
\GPIO_1_io[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(25));

-- Location: IOOBUF_X68_Y0_N53
\GPIO_1_io[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(26));

-- Location: IOOBUF_X70_Y0_N53
\GPIO_1_io[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(27));

-- Location: IOOBUF_X66_Y0_N93
\GPIO_1_io[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(28));

-- Location: IOOBUF_X66_Y0_N76
\GPIO_1_io[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(29));

-- Location: IOOBUF_X74_Y0_N59
\GPIO_1_io[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(30));

-- Location: IOOBUF_X74_Y0_N42
\GPIO_1_io[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(31));

-- Location: IOOBUF_X78_Y0_N2
\GPIO_1_io[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(32));

-- Location: IOOBUF_X82_Y0_N59
\GPIO_1_io[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(33));

-- Location: IOOBUF_X84_Y0_N19
\GPIO_1_io[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(34));

-- Location: IOOBUF_X86_Y0_N2
\GPIO_1_io[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO_1_io(35));

-- Location: IOOBUF_X6_Y0_N2
\PS2_CLK_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => PS2_CLK_io);

-- Location: IOOBUF_X6_Y0_N19
\PS2_DAT_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => PS2_DAT_io);

-- Location: IOOBUF_X2_Y0_N76
\PS2_CLK2_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => PS2_CLK2_io);

-- Location: IOOBUF_X2_Y0_N93
\PS2_DAT2_io~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => PS2_DAT2_io);

-- Location: IOOBUF_X89_Y66_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(0));

-- Location: IOOBUF_X89_Y66_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(1));

-- Location: IOOBUF_X89_Y66_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(2));

-- Location: IOOBUF_X89_Y65_N56
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(3));

-- Location: IOOBUF_X89_Y64_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(4));

-- Location: IOOBUF_X89_Y64_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(5));

-- Location: IOOBUF_X89_Y64_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(6));

-- Location: IOOBUF_X89_Y63_N96
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(7));

-- Location: IOOBUF_X89_Y59_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(8));

-- Location: IOOBUF_X89_Y59_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(9));

-- Location: IOOBUF_X89_Y59_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(10));

-- Location: IOOBUF_X89_Y58_N56
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(11));

-- Location: IOOBUF_X89_Y57_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(12));

-- Location: IOOBUF_X89_Y57_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(13));

-- Location: IOOBUF_X89_Y57_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(14));

-- Location: IOOBUF_X89_Y56_N96
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(15));

-- Location: IOOBUF_X89_Y52_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(16));

-- Location: IOOBUF_X89_Y52_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(17));

-- Location: IOOBUF_X89_Y52_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(18));

-- Location: IOOBUF_X89_Y51_N56
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(19));

-- Location: IOOBUF_X89_Y50_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(20));

-- Location: IOOBUF_X89_Y50_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(21));

-- Location: IOOBUF_X89_Y50_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(22));

-- Location: IOOBUF_X89_Y49_N96
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(23));

-- Location: IOOBUF_X89_Y45_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[0].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(24));

-- Location: IOOBUF_X89_Y45_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[1].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(25));

-- Location: IOOBUF_X89_Y45_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[2].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(26));

-- Location: IOOBUF_X89_Y44_N56
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[3].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(27));

-- Location: IOOBUF_X89_Y43_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[4].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(28));

-- Location: IOOBUF_X89_Y43_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[5].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(29));

-- Location: IOOBUF_X89_Y43_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[6].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(30));

-- Location: IOOBUF_X89_Y42_N96
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_pad_gen[7].delayed_oe_1\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQ_io(31));

-- Location: IOOBUF_X89_Y65_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_N_io(0));

-- Location: IOOBUF_X89_Y58_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_N_io(1));

-- Location: IOOBUF_X89_Y51_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_N_io(2));

-- Location: IOOBUF_X89_Y44_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe_bar\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_N_io(3));

-- Location: IOOBUF_X89_Y65_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_P_io(0));

-- Location: IOOBUF_X89_Y58_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_P_io(1));

-- Location: IOOBUF_X89_Y51_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_P_io(2));

-- Location: IOOBUF_X89_Y44_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_diff_oe\,
	dynamicterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	seriesterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_SERIESTERMINATIONCONTROL_bus\,
	parallelterminationcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0_PARALLELTERMINATIONCONTROL_bus\,
	devoe => ww_devoe,
	o => HPS_DDR3_DQS_P_io(3));

-- Location: IOOBUF_X78_Y81_N6
\System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|intermediate\(2),
	oe => \System|hps_0|hps_io|border|intermediate\(3),
	devoe => ww_devoe,
	o => HPS_KEY_io);

-- Location: IOOBUF_X78_Y81_N9
\System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \System|hps_0|hps_io|border|intermediate\(0),
	oe => \System|hps_0|hps_io|border|intermediate\(1),
	devoe => ww_devoe,
	o => HPS_LED_io);

-- Location: HPSSDRAMPLL_X84_Y41_N111
\System|hps_0|hps_io|border|hps_sdram_inst|pll|pll\ : cyclonev_hps_sdram_pll
PORT MAP (
	clk_out => \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus\);

-- Location: DLL_X89_Y81_N3
\System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\ : cyclonev_dll
-- pragma translate_off
GENERIC MAP (
	delayctrlout_mode => "normal",
	input_frequency => "2500 ps",
	jitter_reduction => "true",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175,
	sim_valid_lock => 16,
	sim_valid_lockcount => 0,
	static_delay_ctrl => 8,
	upndnout_mode => "clock",
	use_upndnin => "false",
	use_upndninclkena => "false")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\,
	aload => VCC,
	delayctrlout => \System|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus\);

-- Location: LEVELINGDELAYCHAIN_X89_Y69_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dqs",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_DELAYCTRLIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus\);

-- Location: LEVELINGDELAYCHAIN_X89_Y69_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "hr",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus\);

-- Location: HMC_X89_Y80_N111
\System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\ : cyclonev_hmc
-- pragma translate_off
GENERIC MAP (
	attr_counter_one_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_one_match => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_one_reset => "disabled",
	attr_counter_zero_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_zero_match => "0000000000000000000000000000000000000000000000000000000000000000",
	attr_counter_zero_reset => "disabled",
	attr_debug_select_byte => "00000000000000000000000000000000",
	attr_static_config_valid => "disabled",
	auto_pch_enable_0 => "disabled",
	auto_pch_enable_1 => "disabled",
	auto_pch_enable_2 => "disabled",
	auto_pch_enable_3 => "disabled",
	auto_pch_enable_4 => "disabled",
	auto_pch_enable_5 => "disabled",
	cal_req => "disabled",
	cfg_burst_length => "bl_8",
	cfg_interface_width => "dwidth_32",
	cfg_self_rfsh_exit_cycles => "self_rfsh_exit_cycles_512",
	cfg_starve_limit => "starve_limit_10",
	cfg_type => "ddr3",
	clr_intr => "no_clr_intr",
	cmd_port_in_use_0 => "false",
	cmd_port_in_use_1 => "false",
	cmd_port_in_use_2 => "false",
	cmd_port_in_use_3 => "false",
	cmd_port_in_use_4 => "false",
	cmd_port_in_use_5 => "false",
	cport0_rdy_almost_full => "not_full",
	cport0_rfifo_map => "fifo_0",
	cport0_type => "disable",
	cport0_wfifo_map => "fifo_0",
	cport1_rdy_almost_full => "not_full",
	cport1_rfifo_map => "fifo_0",
	cport1_type => "disable",
	cport1_wfifo_map => "fifo_0",
	cport2_rdy_almost_full => "not_full",
	cport2_rfifo_map => "fifo_0",
	cport2_type => "disable",
	cport2_wfifo_map => "fifo_0",
	cport3_rdy_almost_full => "not_full",
	cport3_rfifo_map => "fifo_0",
	cport3_type => "disable",
	cport3_wfifo_map => "fifo_0",
	cport4_rdy_almost_full => "not_full",
	cport4_rfifo_map => "fifo_0",
	cport4_type => "disable",
	cport4_wfifo_map => "fifo_0",
	cport5_rdy_almost_full => "not_full",
	cport5_rfifo_map => "fifo_0",
	cport5_type => "disable",
	cport5_wfifo_map => "fifo_0",
	ctl_addr_order => "chip_row_bank_col",
	ctl_ecc_enabled => "ctl_ecc_disabled",
	ctl_ecc_rmw_enabled => "ctl_ecc_rmw_disabled",
	ctl_regdimm_enabled => "regdimm_disabled",
	ctl_usr_refresh => "ctl_usr_refresh_disabled",
	ctrl_width => "data_width_64_bit",
	cyc_to_rld_jars_0 => 1,
	cyc_to_rld_jars_1 => 1,
	cyc_to_rld_jars_2 => 1,
	cyc_to_rld_jars_3 => 1,
	cyc_to_rld_jars_4 => 1,
	cyc_to_rld_jars_5 => 1,
	delay_bonding => "bonding_latency_0",
	dfx_bypass_enable => "dfx_bypass_disabled",
	disable_merging => "merging_enabled",
	ecc_dq_width => "ecc_dq_width_0",
	enable_atpg => "disabled",
	enable_bonding_0 => "disabled",
	enable_bonding_1 => "disabled",
	enable_bonding_2 => "disabled",
	enable_bonding_3 => "disabled",
	enable_bonding_4 => "disabled",
	enable_bonding_5 => "disabled",
	enable_bonding_wrapback => "disabled",
	enable_burst_interrupt => "disabled",
	enable_burst_terminate => "disabled",
	enable_dqs_tracking => "enabled",
	enable_ecc_code_overwrites => "disabled",
	enable_fast_exit_ppd => "disabled",
	enable_intr => "disabled",
	enable_no_dm => "disabled",
	enable_pipelineglobal => "disabled",
	extra_ctl_clk_act_to_act => 0,
	extra_ctl_clk_act_to_act_diff_bank => 0,
	extra_ctl_clk_act_to_pch => 0,
	extra_ctl_clk_act_to_rdwr => 0,
	extra_ctl_clk_arf_period => 0,
	extra_ctl_clk_arf_to_valid => 0,
	extra_ctl_clk_four_act_to_act => 0,
	extra_ctl_clk_pch_all_to_valid => 0,
	extra_ctl_clk_pch_to_valid => 0,
	extra_ctl_clk_pdn_period => 0,
	extra_ctl_clk_pdn_to_valid => 0,
	extra_ctl_clk_rd_ap_to_valid => 0,
	extra_ctl_clk_rd_to_pch => 0,
	extra_ctl_clk_rd_to_rd => 0,
	extra_ctl_clk_rd_to_rd_diff_chip => 0,
	extra_ctl_clk_rd_to_wr => 2,
	extra_ctl_clk_rd_to_wr_bc => 2,
	extra_ctl_clk_rd_to_wr_diff_chip => 2,
	extra_ctl_clk_srf_to_valid => 0,
	extra_ctl_clk_srf_to_zq_cal => 0,
	extra_ctl_clk_wr_ap_to_valid => 0,
	extra_ctl_clk_wr_to_pch => 0,
	extra_ctl_clk_wr_to_rd => 3,
	extra_ctl_clk_wr_to_rd_bc => 3,
	extra_ctl_clk_wr_to_rd_diff_chip => 3,
	extra_ctl_clk_wr_to_wr => 0,
	extra_ctl_clk_wr_to_wr_diff_chip => 0,
	gen_dbe => "gen_dbe_disabled",
	gen_sbe => "gen_sbe_disabled",
	inc_sync => "fifo_set_2",
	local_if_cs_width => "addr_width_0",
	mask_corr_dropped_intr => "disabled",
	mask_dbe_intr => "disabled",
	mask_sbe_intr => "disabled",
	mem_auto_pd_cycles => 0,
	mem_clk_entry_cycles => 10,
	mem_if_al => "al_0",
	mem_if_bankaddr_width => "addr_width_3",
	mem_if_burstlength => "mem_if_burstlength_8",
	mem_if_coladdr_width => "addr_width_10",
	mem_if_cs_per_rank => "mem_if_cs_per_rank_1",
	mem_if_cs_width => "mem_if_cs_width_1",
	mem_if_dq_per_chip => "mem_if_dq_per_chip_8",
	mem_if_dqs_width => "dqs_width_4",
	mem_if_dwidth => "mem_if_dwidth_32",
	mem_if_memtype => "ddr3_sdram",
	mem_if_rowaddr_width => "addr_width_15",
	mem_if_speedbin => "ddr3_800_5_5_5",
	mem_if_tccd => "tccd_4",
	mem_if_tcl => "tcl_11",
	mem_if_tcwl => "tcwl_8",
	mem_if_tfaw => "tfaw_12",
	mem_if_tmrd => "tmrd_4",
	mem_if_tras => "tras_14",
	mem_if_trc => "trc_20",
	mem_if_trcd => "trcd_6",
	mem_if_trefi => 3120,
	mem_if_trfc => 104,
	mem_if_trp => "trp_6",
	mem_if_trrd => "trrd_3",
	mem_if_trtp => "trtp_3",
	mem_if_twr => "twr_6",
	mem_if_twtr => "twtr_4",
	mmr_cfg_mem_bl => "mp_bl_8",
	output_regd => "disabled",
	pdn_exit_cycles => "slow_exit",
	port0_width => "port_32_bit",
	port1_width => "port_32_bit",
	port2_width => "port_32_bit",
	port3_width => "port_32_bit",
	port4_width => "port_32_bit",
	port5_width => "port_32_bit",
	power_saving_exit_cycles => 5,
	priority_0_0 => "weight_0",
	priority_0_1 => "weight_0",
	priority_0_2 => "weight_0",
	priority_0_3 => "weight_0",
	priority_0_4 => "weight_0",
	priority_0_5 => "weight_0",
	priority_1_0 => "weight_0",
	priority_1_1 => "weight_0",
	priority_1_2 => "weight_0",
	priority_1_3 => "weight_0",
	priority_1_4 => "weight_0",
	priority_1_5 => "weight_0",
	priority_2_0 => "weight_0",
	priority_2_1 => "weight_0",
	priority_2_2 => "weight_0",
	priority_2_3 => "weight_0",
	priority_2_4 => "weight_0",
	priority_2_5 => "weight_0",
	priority_3_0 => "weight_0",
	priority_3_1 => "weight_0",
	priority_3_2 => "weight_0",
	priority_3_3 => "weight_0",
	priority_3_4 => "weight_0",
	priority_3_5 => "weight_0",
	priority_4_0 => "weight_0",
	priority_4_1 => "weight_0",
	priority_4_2 => "weight_0",
	priority_4_3 => "weight_0",
	priority_4_4 => "weight_0",
	priority_4_5 => "weight_0",
	priority_5_0 => "weight_0",
	priority_5_1 => "weight_0",
	priority_5_2 => "weight_0",
	priority_5_3 => "weight_0",
	priority_5_4 => "weight_0",
	priority_5_5 => "weight_0",
	priority_6_0 => "weight_0",
	priority_6_1 => "weight_0",
	priority_6_2 => "weight_0",
	priority_6_3 => "weight_0",
	priority_6_4 => "weight_0",
	priority_6_5 => "weight_0",
	priority_7_0 => "weight_0",
	priority_7_1 => "weight_0",
	priority_7_2 => "weight_0",
	priority_7_3 => "weight_0",
	priority_7_4 => "weight_0",
	priority_7_5 => "weight_0",
	priority_remap => 0,
	rcfg_static_weight_0 => "weight_0",
	rcfg_static_weight_1 => "weight_0",
	rcfg_static_weight_2 => "weight_0",
	rcfg_static_weight_3 => "weight_0",
	rcfg_static_weight_4 => "weight_0",
	rcfg_static_weight_5 => "weight_0",
	rcfg_sum_wt_priority_0 => 0,
	rcfg_sum_wt_priority_1 => 0,
	rcfg_sum_wt_priority_2 => 0,
	rcfg_sum_wt_priority_3 => 0,
	rcfg_sum_wt_priority_4 => 0,
	rcfg_sum_wt_priority_5 => 0,
	rcfg_sum_wt_priority_6 => 0,
	rcfg_sum_wt_priority_7 => 0,
	rcfg_user_priority_0 => "priority_1",
	rcfg_user_priority_1 => "priority_1",
	rcfg_user_priority_2 => "priority_1",
	rcfg_user_priority_3 => "priority_1",
	rcfg_user_priority_4 => "priority_1",
	rcfg_user_priority_5 => "priority_1",
	rd_dwidth_0 => "dwidth_0",
	rd_dwidth_1 => "dwidth_0",
	rd_dwidth_2 => "dwidth_0",
	rd_dwidth_3 => "dwidth_0",
	rd_dwidth_4 => "dwidth_0",
	rd_dwidth_5 => "dwidth_0",
	rd_fifo_in_use_0 => "false",
	rd_fifo_in_use_1 => "false",
	rd_fifo_in_use_2 => "false",
	rd_fifo_in_use_3 => "false",
	rd_port_info_0 => "use_no",
	rd_port_info_1 => "use_no",
	rd_port_info_2 => "use_no",
	rd_port_info_3 => "use_no",
	rd_port_info_4 => "use_no",
	rd_port_info_5 => "use_no",
	read_odt_chip => "odt_disabled",
	reorder_data => "data_reordering",
	rfifo0_cport_map => "cmd_port_0",
	rfifo1_cport_map => "cmd_port_0",
	rfifo2_cport_map => "cmd_port_0",
	rfifo3_cport_map => "cmd_port_0",
	single_ready_0 => "concatenate_rdy",
	single_ready_1 => "concatenate_rdy",
	single_ready_2 => "concatenate_rdy",
	single_ready_3 => "concatenate_rdy",
	static_weight_0 => "weight_0",
	static_weight_1 => "weight_0",
	static_weight_2 => "weight_0",
	static_weight_3 => "weight_0",
	static_weight_4 => "weight_0",
	static_weight_5 => "weight_0",
	sum_wt_priority_0 => 0,
	sum_wt_priority_1 => 0,
	sum_wt_priority_2 => 0,
	sum_wt_priority_3 => 0,
	sum_wt_priority_4 => 0,
	sum_wt_priority_5 => 0,
	sum_wt_priority_6 => 0,
	sum_wt_priority_7 => 0,
	sync_mode_0 => "asynchronous",
	sync_mode_1 => "asynchronous",
	sync_mode_2 => "asynchronous",
	sync_mode_3 => "asynchronous",
	sync_mode_4 => "asynchronous",
	sync_mode_5 => "asynchronous",
	test_mode => "normal_mode",
	thld_jar1_0 => "threshold_32",
	thld_jar1_1 => "threshold_32",
	thld_jar1_2 => "threshold_32",
	thld_jar1_3 => "threshold_32",
	thld_jar1_4 => "threshold_32",
	thld_jar1_5 => "threshold_32",
	thld_jar2_0 => "threshold_16",
	thld_jar2_1 => "threshold_16",
	thld_jar2_2 => "threshold_16",
	thld_jar2_3 => "threshold_16",
	thld_jar2_4 => "threshold_16",
	thld_jar2_5 => "threshold_16",
	use_almost_empty_0 => "empty",
	use_almost_empty_1 => "empty",
	use_almost_empty_2 => "empty",
	use_almost_empty_3 => "empty",
	user_ecc_en => "disable",
	user_priority_0 => "priority_1",
	user_priority_1 => "priority_1",
	user_priority_2 => "priority_1",
	user_priority_3 => "priority_1",
	user_priority_4 => "priority_1",
	user_priority_5 => "priority_1",
	wfifo0_cport_map => "cmd_port_0",
	wfifo0_rdy_almost_full => "not_full",
	wfifo1_cport_map => "cmd_port_0",
	wfifo1_rdy_almost_full => "not_full",
	wfifo2_cport_map => "cmd_port_0",
	wfifo2_rdy_almost_full => "not_full",
	wfifo3_cport_map => "cmd_port_0",
	wfifo3_rdy_almost_full => "not_full",
	wr_dwidth_0 => "dwidth_0",
	wr_dwidth_1 => "dwidth_0",
	wr_dwidth_2 => "dwidth_0",
	wr_dwidth_3 => "dwidth_0",
	wr_dwidth_4 => "dwidth_0",
	wr_dwidth_5 => "dwidth_0",
	wr_fifo_in_use_0 => "false",
	wr_fifo_in_use_1 => "false",
	wr_fifo_in_use_2 => "false",
	wr_fifo_in_use_3 => "false",
	wr_port_info_0 => "use_no",
	wr_port_info_1 => "use_no",
	wr_port_info_2 => "use_no",
	wr_port_info_3 => "use_no",
	wr_port_info_4 => "use_no",
	wr_port_info_5 => "use_no",
	write_odt_chip => "write_chip0_odt0_chip1")
-- pragma translate_on
PORT MAP (
	afirdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid\(0),
	ctlcalfail => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail\,
	ctlcalsuccess => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success\,
	ctlclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0),
	ctlresetn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n\,
	iavstcmdresetn0 => VCC,
	iavstcmdresetn1 => VCC,
	iavstcmdresetn2 => VCC,
	iavstcmdresetn3 => VCC,
	iavstcmdresetn4 => VCC,
	iavstcmdresetn5 => VCC,
	iavstrdclk0 => GND,
	iavstrdclk1 => GND,
	iavstrdclk2 => GND,
	iavstrdclk3 => GND,
	iavstrdready0 => VCC,
	iavstrdready1 => VCC,
	iavstrdready2 => VCC,
	iavstrdready3 => VCC,
	iavstrdresetn0 => VCC,
	iavstrdresetn1 => VCC,
	iavstrdresetn2 => VCC,
	iavstrdresetn3 => VCC,
	iavstwrackready0 => VCC,
	iavstwrackready1 => VCC,
	iavstwrackready2 => VCC,
	iavstwrackready3 => VCC,
	iavstwrackready4 => VCC,
	iavstwrackready5 => VCC,
	iavstwrclk0 => GND,
	iavstwrclk1 => GND,
	iavstwrclk2 => GND,
	iavstwrclk3 => GND,
	iavstwrresetn0 => VCC,
	iavstwrresetn1 => VCC,
	iavstwrresetn2 => VCC,
	iavstwrresetn3 => VCC,
	localdeeppowerdnreq => GND,
	localrefreshreq => GND,
	localselfrfshreq => GND,
	mmrbe => GND,
	mmrburstbegin => VCC,
	mmrclk => GND,
	mmrreadreq => GND,
	mmrresetn => VCC,
	mmrwritereq => GND,
	portclk0 => GND,
	portclk1 => GND,
	portclk2 => GND,
	portclk3 => GND,
	portclk4 => GND,
	portclk5 => GND,
	scanenable => GND,
	scbe => GND,
	scburstbegin => GND,
	scclk => GND,
	screadreq => GND,
	scresetn => VCC,
	scwritereq => GND,
	afirdata => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATA_bus\,
	afiseqbusy => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFISEQBUSY_bus\,
	afiwlat => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWLAT_bus\,
	bondingin1 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN1_bus\,
	bondingin2 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN2_bus\,
	bondingin3 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_BONDINGIN3_bus\,
	iavstcmddata0 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA0_bus\,
	iavstcmddata1 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA1_bus\,
	iavstcmddata2 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA2_bus\,
	iavstcmddata3 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA3_bus\,
	iavstcmddata4 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA4_bus\,
	iavstcmddata5 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTCMDDATA5_bus\,
	iavstwrdata0 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA0_bus\,
	iavstwrdata1 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA1_bus\,
	iavstwrdata2 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA2_bus\,
	iavstwrdata3 => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_IAVSTWRDATA3_bus\,
	localdeeppowerdnchip => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALDEEPPOWERDNCHIP_bus\,
	localrefreshchip => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALREFRESHCHIP_bus\,
	localselfrfshchip => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_LOCALSELFRFSHCHIP_bus\,
	mmraddr => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRADDR_bus\,
	mmrburstcount => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRBURSTCOUNT_bus\,
	mmrwdata => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_MMRWDATA_bus\,
	scaddr => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCADDR_bus\,
	scburstcount => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCBURSTCOUNT_bus\,
	scwdata => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_SCWDATA_bus\,
	aficasn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n\(0),
	afirasn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n\(0),
	afirstn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n\(0),
	afiwen => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n\(0),
	afiaddr => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus\,
	afiba => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus\,
	aficke => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus\,
	aficsn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus\,
	afidm => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus\,
	afidqsburst => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus\,
	afiodt => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus\,
	afirdataen => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus\,
	afirdataenfull => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus\,
	afiwdata => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus\,
	afiwdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus\,
	cfgaddlat => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus\,
	cfgbankaddrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus\,
	cfgcaswrlat => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus\,
	cfgcoladdrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus\,
	cfgcsaddrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus\,
	cfgdevicewidth => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus\,
	cfginterfacewidth => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus\,
	cfgrowaddrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus\,
	cfgtcl => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus\,
	cfgtmrd => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus\,
	cfgtrefi => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus\,
	cfgtrfc => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus\,
	cfgtwr => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus\,
	ctlmemclkdisable => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus\,
	dramconfig => \System|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus\);

-- Location: CLKPHASESELECT_X89_Y63_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: CLKPHASESELECT_X89_Y63_N9
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y63_N40
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y66_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y65_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQS_P_io(0),
	ibar => HPS_DDR3_DQS_N_io(0),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y66_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(0),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y66_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y66_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y66_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y66_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y66_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(1),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y66_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y66_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y66_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y66_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y66_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(2),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y66_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y66_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y66_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y65_N70
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y65_N55
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(3),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y65_N67
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y65_N68
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y65_N69
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y64_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y64_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(4),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y64_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y64_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y64_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N31
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y64_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y64_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(5),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y64_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y64_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y64_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y64_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y64_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(6),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y64_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y64_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y64_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y63_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y63_N110
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y63_N95
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(7),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y63_N107
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y63_N108
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y63_N109
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(0),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y56_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: CLKPHASESELECT_X89_Y56_N9
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y56_N40
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y59_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y58_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQS_P_io(1),
	ibar => HPS_DDR3_DQS_N_io(1),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y59_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(8),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y59_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y59_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y59_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y59_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y59_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(9),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y59_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y59_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y59_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y59_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y59_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(10),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y59_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y59_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y59_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y58_N70
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y58_N55
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(11),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y58_N67
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y58_N68
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y58_N69
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y57_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y57_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(12),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y57_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y57_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y57_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N31
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y57_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y57_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(13),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y57_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y57_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y57_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y57_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y57_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(14),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y57_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y57_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y57_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y56_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y56_N110
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y56_N95
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(15),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y56_N107
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y56_N108
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y56_N109
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(1),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: LEVELINGDELAYCHAIN_X89_Y42_N112
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dqs",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_DELAYCTRLIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y49_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: LEVELINGDELAYCHAIN_X89_Y42_N114
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "hr",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y49_N9
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y49_N40
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y52_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y51_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQS_P_io(2),
	ibar => HPS_DDR3_DQS_N_io(2),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y52_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(16),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y52_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y52_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y52_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y52_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y52_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(17),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y52_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y52_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y52_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y52_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y52_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(18),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y52_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y52_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y52_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y51_N70
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y51_N55
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(19),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y51_N67
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y51_N68
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y51_N69
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y50_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y50_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(20),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y50_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y50_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y50_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N31
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y50_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y50_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(21),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y50_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y50_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y50_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y50_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y50_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(22),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y50_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y50_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y50_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y49_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y49_N110
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y49_N95
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(23),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y49_N107
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y49_N108
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y49_N109
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(2),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y42_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\);

-- Location: CLKPHASESELECT_X89_Y42_N9
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "hr",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\);

-- Location: IOCONFIG_X89_Y42_N40
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y45_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y44_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	differential_mode => "true",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQS_P_io(3),
	ibar => HPS_DDR3_DQS_N_io(3),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\);

-- Location: IOIBUF_X89_Y45_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(24),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\);

-- Location: DELAYCHAIN_X89_Y45_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0));

-- Location: DDIOINCELL_X89_Y45_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(0),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y45_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N39
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y45_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y45_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(25),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\);

-- Location: DELAYCHAIN_X89_Y45_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1));

-- Location: DDIOINCELL_X89_Y45_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(1),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y45_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y45_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y45_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(26),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\);

-- Location: DELAYCHAIN_X89_Y45_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2));

-- Location: DDIOINCELL_X89_Y45_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(2),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y45_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y44_N70
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y44_N55
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(27),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\);

-- Location: DELAYCHAIN_X89_Y44_N67
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3));

-- Location: DDIOINCELL_X89_Y44_N68
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(3),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y44_N69
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y43_N36
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y43_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(28),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\);

-- Location: DELAYCHAIN_X89_Y43_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4));

-- Location: DDIOINCELL_X89_Y43_N34
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(4),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y43_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N31
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y43_N19
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y43_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(29),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\);

-- Location: DELAYCHAIN_X89_Y43_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5));

-- Location: DDIOINCELL_X89_Y43_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(5),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y43_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N33
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y43_N53
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y43_N38
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(30),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\);

-- Location: DELAYCHAIN_X89_Y43_N50
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6));

-- Location: DDIOINCELL_X89_Y43_N51
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(6),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y43_N52
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus\);

-- Location: IOCONFIG_X89_Y42_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout\,
	padtoinputregisterdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus\,
	readfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus\,
	readfiforeadclockselect => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus\);

-- Location: READFIFOREADCLOCKSELECT_X89_Y42_N110
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\ : cyclonev_read_fifo_read_clock_select
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKIN_bus\,
	clksel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel_CLKSEL_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\);

-- Location: IOIBUF_X89_Y42_N95
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_DDR3_DQ_io(31),
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\);

-- Location: DELAYCHAIN_X89_Y42_N107
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 200,
	sim_intrinsic_rising_delay => 200,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7));

-- Location: DDIOINCELL_X89_Y42_N108
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\ : cyclonev_ddio_in
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_clkn => "false")
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data\(7),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regoutlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(0),
	regouthi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input\(1));

-- Location: IRFIFOUSERDES_X89_Y42_N109
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\ : cyclonev_ir_fifo_userdes
-- pragma translate_off
GENERIC MAP (
	a_enable_soft_cdr => "false",
	a_rb_bslipcfg => 1,
	a_rb_bypass_serializer => "false",
	a_rb_data_width => 10,
	a_rb_fifo_mode => "hrate_mode",
	a_rb_tx_outclk => "false",
	a_sim_readenable_pre_delay => 10,
	a_sim_wclk_pre_delay => 10,
	a_use_dynamic_fifo_mode => "true")
-- pragma translate_on
PORT MAP (
	readclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk\,
	readenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset\(3),
	writeclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ALT_INV_dqsbusout\,
	writeenable => VCC,
	dinfiforx => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DINFIFORX_bus\,
	dynfifomode => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DYNFIFOMODE_bus\,
	lvdsmodeen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN\,
	dout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus\);

-- Location: MEMPHY_X89_Y80_N112
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\ : cyclonev_mem_phy
-- pragma translate_off
GENERIC MAP (
	hphy_ac_ddr_disable => "true",
	hphy_atpg_en => "false",
	hphy_csr_pipelineglobalenable => "true",
	hphy_datapath_ac_delay => "one_and_half_cycles",
	hphy_datapath_delay => "one_cycle",
	hphy_reset_delay_en => "false",
	hphy_use_hphy => "true",
	hphy_wrap_back_en => "false",
	m_hphy_ac_rom_content => "100000011100000000000000000000100000011110000000000000000000010000000010000000010001110001010000000010000000010101110000010000000010010000000000000110010000000010100000001000011000010000000010110000000000000000010000001110000000010000000000010000000010000000010001101001010000000010000000010011101000010000000010100000000000000110010000000010010000001000011000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	m_hphy_ac_rom_init_file => "hps_ac_rom.hex",
	m_hphy_inst_rom_content => "1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000",
	m_hphy_inst_rom_init_file => "hps_inst_rom.hex")
-- pragma translate_on
PORT MAP (
	aficasn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n\(0),
	afimemclkdisable => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable\(0),
	afirasn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n\(0),
	afirstn => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n\(0),
	afiwen => \System|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n\(0),
	avlread => GND,
	avlresetn => GND,
	avlwrite => GND,
	globalresetn => GND,
	plladdrcmdclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|ALT_INV_leveled_dqs_clocks\(0),
	pllaficlk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks\(0),
	pllavlclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks\(0),
	plllocked => GND,
	softresetn => GND,
	afiaddr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIADDR_bus\,
	afiba => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIBA_bus\,
	aficke => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICKE_bus\,
	aficsn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFICSN_bus\,
	afidm => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDM_bus\,
	afidqsburst => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIDQSBURST_bus\,
	afiodt => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIODT_bus\,
	afirdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAEN_bus\,
	afirdataenfull => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATAENFULL_bus\,
	afiwdata => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATA_bus\,
	afiwdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWDATAVALID_bus\,
	avladdress => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLADDRESS_bus\,
	avlwritedata => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AVLWRITEDATA_bus\,
	cfgaddlat => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGADDLAT_bus\,
	cfgbankaddrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGBANKADDRWIDTH_bus\,
	cfgcaswrlat => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCASWRLAT_bus\,
	cfgcoladdrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCOLADDRWIDTH_bus\,
	cfgcsaddrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGCSADDRWIDTH_bus\,
	cfgdevicewidth => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDEVICEWIDTH_bus\,
	cfgdramconfig => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGDRAMCONFIG_bus\,
	cfginterfacewidth => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGINTERFACEWIDTH_bus\,
	cfgrowaddrwidth => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGROWADDRWIDTH_bus\,
	cfgtcl => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTCL_bus\,
	cfgtmrd => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTMRD_bus\,
	cfgtrefi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTREFI_bus\,
	cfgtrfc => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTRFC_bus\,
	cfgtwr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_CFGTWR_bus\,
	ddiophydqdin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQDIN_bus\,
	ddiophydqslogicrdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_DDIOPHYDQSLOGICRDATAVALID_bus\,
	iointaddrdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTADDRDOUT_bus\,
	iointbadout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTBADOUT_bus\,
	iointcasndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCASNDOUT_bus\,
	iointckdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKDOUT_bus\,
	iointckedout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKEDOUT_bus\,
	iointckndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCKNDOUT_bus\,
	iointcsndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTCSNDOUT_bus\,
	iointdmdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDMDOUT_bus\,
	iointdqdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQDOUT_bus\,
	iointdqoe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQOE_bus\,
	iointdqsbdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBDOUT_bus\,
	iointdqsboe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSBOE_bus\,
	iointdqsdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSDOUT_bus\,
	iointdqslogicdqsena => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICDQSENA_bus\,
	iointdqslogicfiforeset => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICFIFORESET_bus\,
	iointdqslogicincrdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCRDATAEN_bus\,
	iointdqslogicincwrptr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICINCWRPTR_bus\,
	iointdqslogicoct => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICOCT_bus\,
	iointdqslogicreadlatency => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSLOGICREADLATENCY_bus\,
	iointdqsoe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTDQSOE_bus\,
	iointodtdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTODTDOUT_bus\,
	iointrasndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRASNDOUT_bus\,
	iointresetndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTRESETNDOUT_bus\,
	iointwendout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_IOINTWENDOUT_bus\,
	aficalfail => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail\,
	aficalsuccess => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success\,
	afirdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid\(0),
	ctlresetn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n\,
	afirdata => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus\,
	afiwlat => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus\,
	phyddioaddrdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus\,
	phyddiobadout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus\,
	phyddiocasndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus\,
	phyddiockdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus\,
	phyddiockedout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus\,
	phyddiocsndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus\,
	phyddiodmdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus\,
	phyddiodqdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus\,
	phyddiodqoe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus\,
	phyddiodqsdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus\,
	phyddiodqslogicaclrfifoctrl => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus\,
	phyddiodqslogicaclrpstamble => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus\,
	phyddiodqslogicdqsena => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus\,
	phyddiodqslogicfiforeset => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus\,
	phyddiodqslogicincrdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus\,
	phyddiodqslogicincwrptr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus\,
	phyddiodqslogicoct => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus\,
	phyddiodqslogicreadlatency => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus\,
	phyddiodqsoe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus\,
	phyddioodtdout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus\,
	phyddiorasndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus\,
	phyddioresetndout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus\,
	phyddiowendout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus\);

-- Location: DQSCONFIG_X89_Y42_N26
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y42_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y42_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(3),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DQSCONFIG_X89_Y49_N26
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y49_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y49_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(2),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DQSCONFIG_X89_Y56_N26
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y56_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y56_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(1),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DQSCONFIG_X89_Y63_N26
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\ : cyclonev_dqs_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	postamblephaseinvert => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	dqshalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	enadqsenablephasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout\,
	dqsbusoutdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus\,
	postamblephasesetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus\,
	octdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus\,
	dqsenablegatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus\,
	dqsenableungatingdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y63_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\);

-- Location: LFIFO_X89_Y63_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\ : cyclonev_lfifo
-- pragma translate_off
GENERIC MAP (
	oct_lfifo_enable => -1)
-- pragma translate_on
PORT MAP (
	rdataen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\,
	rdataenfull => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl\(0),
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	rdlatency => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_RDLATENCY_bus\,
	rdatavalid => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid\,
	rden => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden\,
	octlfifo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\);

-- Location: DDIOOUT_X89_Y42_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y42_N14
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y42_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y42_N20
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(3),
	wrclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y42_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y42_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y42_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y42_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y42_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y42_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y42_N23
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: DDIOOUT_X89_Y49_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y49_N14
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y49_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y49_N20
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(2),
	wrclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y49_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y49_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y49_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y49_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y49_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y49_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y49_N23
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: DDIOOUT_X89_Y56_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y56_N14
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y56_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y56_N20
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(1),
	wrclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y56_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y56_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y56_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y56_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y56_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y56_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y56_N23
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: DDIOOUT_X89_Y63_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\);

-- Location: DDIOOUT_X89_Y63_N14
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\);

-- Location: CLKPHASESELECT_X89_Y63_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "pst_0p",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\);

-- Location: VFIFO_X89_Y63_N20
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\ : cyclonev_vfifo
PORT MAP (
	incwrptr => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr\,
	qvldin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr\,
	rdclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	rstn => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble\(0),
	wrclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	qvldreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\);

-- Location: CLKPHASESELECT_X89_Y63_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "dynamic",
	phase_setting => 0,
	physical_clock_source => "pst",
	use_dqs_input => "false",
	use_phasectrlin => "true")
-- pragma translate_on
PORT MAP (
	phaseinvertctrl => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert\(0),
	phasectrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_PHASECTRLIN_bus\,
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\);

-- Location: DQSENABLECTRL_X89_Y63_N16
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\ : cyclonev_dqs_enable_ctrl
-- pragma translate_off
GENERIC MAP (
	add_phase_transfer_reg => "dynamic",
	delay_dqs_enable => "one_and_half_cycle")
-- pragma translate_on
PORT MAP (
	dqsenablein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed\,
	zerophaseclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock\,
	enaphasetransferreg => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg\(0),
	levelingclk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock\,
	dqsenableout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\);

-- Location: DELAYCHAIN_X89_Y63_N17
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\);

-- Location: DELAYCHAIN_X89_Y63_N18
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\);

-- Location: DQSDELAYCHAIN_X89_Y63_N21
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\ : cyclonev_dqs_delay_chain
-- pragma translate_off
GENERIC MAP (
	dqs_ctrl_latches_enable => "false",
	dqs_delay_chain_bypass => "true",
	dqs_delay_chain_test_mode => "off",
	dqs_input_frequency => "0",
	dqs_phase_shift => 0,
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	dqsin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin\,
	dqsenable => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int\,
	dqsdisablen => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain_DELAYCTRLIN_bus\,
	dqsbusout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\);

-- Location: DELAYCHAIN_X89_Y63_N22
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout\);

-- Location: DDIOOUT_X89_Y63_N23
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr\);

-- Location: IOCONFIG_X89_Y42_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y42_N85
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(15),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(13),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y42_N86
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(14),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(12),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: LEVELINGDELAYCHAIN_X89_Y42_N113
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dq",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y42_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y42_N87
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y42_N89
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: IOIBUF_X89_Y80_N55
\HPS_DDR3_RZQ_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HPS_DDR3_RZQ_i,
	o => \HPS_DDR3_RZQ_i~input_o\);

-- Location: TERMINATION_X89_Y34_N3
\System|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\ : cyclonev_termination
PORT MAP (
	rzqin => \HPS_DDR3_RZQ_i~input_o\,
	clkusrdftout => \System|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT\,
	serdataout => \System|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\(0));

-- Location: TERMINATIONLOGIC_X89_Y42_N115
\HPS_DDR3_DM_o[2]~_s2p_logic_blk\ : cyclonev_termination_logic
PORT MAP (
	serdata => \System|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\(0),
	parallelterminationcontrol => \HPS_DDR3_DM_o[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\,
	seriesterminationcontrol => \HPS_DDR3_DM_o[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\);

-- Location: IOCONFIG_X89_Y49_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y49_N85
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(11),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(9),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y49_N86
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(10),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(8),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y49_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y49_N87
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y49_N89
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: IOCONFIG_X89_Y56_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y56_N85
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(5),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y56_N86
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(6),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: LEVELINGDELAYCHAIN_X89_Y69_N5
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\ : cyclonev_leveling_delay_chain
-- pragma translate_off
GENERIC MAP (
	physical_clock_source => "dq",
	sim_buffer_delay_increment => 10,
	sim_buffer_intrinsic_delay => 175)
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus\);

-- Location: CLKPHASESELECT_X89_Y56_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y56_N87
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y56_N89
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: TERMINATIONLOGIC_X89_Y69_N7
\HPS_DDR3_DM_o[0]~_s2p_logic_blk\ : cyclonev_termination_logic
PORT MAP (
	serdata => \System|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout\(0),
	parallelterminationcontrol => \HPS_DDR3_DM_o[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus\,
	seriesterminationcontrol => \HPS_DDR3_DM_o[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus\);

-- Location: IOCONFIG_X89_Y63_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	outputhalfratebypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DDIOOUT_X89_Y63_N85
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y63_N86
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y63_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dq",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\);

-- Location: DDIOOUTCELL_X89_Y63_N87
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\);

-- Location: DELAYCHAIN_X89_Y63_N89
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out\);

-- Location: CLKPHASESELECT_X89_Y71_N4
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "false",
	phase_setting => 0,
	physical_clock_source => "dqs",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0));

-- Location: DDIOOUTCELL_X89_Y73_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0),
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0),
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout\(0));

-- Location: PSEUDODIFFOUT_X89_Y73_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout\(0),
	oein => GND,
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o\(0),
	obar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar\(0),
	oeout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout\(0),
	oebout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout\(0));

-- Location: DDIOOUT_X89_Y66_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y66_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y66_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y66_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y66_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y66_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y66_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y63_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y63_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y63_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y66_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(5),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y66_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(6),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y66_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y66_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y66_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y66_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y66_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y66_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(11),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(9),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y66_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(10),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(8),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y66_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y66_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y66_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y66_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y66_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y65_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(15),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(13),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y65_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(14),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(12),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y65_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y65_N66
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y65_N58
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y65_N59
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y65_N61
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y64_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(19),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(17),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y64_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(18),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(16),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y64_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y64_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y64_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(9),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(8),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y64_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y64_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y64_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(23),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(21),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y64_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(22),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(20),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y64_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y64_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y64_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(11),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(10),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y64_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y64_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y64_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(27),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(25),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y64_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(26),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(24),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y64_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y64_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y64_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(13),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(12),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y64_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y64_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y63_N102
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(31),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(29),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y63_N103
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(30),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(28),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y63_N104
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y63_N106
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y63_N98
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(15),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(14),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y63_N99
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y63_N101
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y59_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(39),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(37),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y59_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(38),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(36),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y59_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y59_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y59_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(19),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(18),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y59_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y59_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y56_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y56_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y56_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y59_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(43),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(41),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y59_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(42),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(40),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y59_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y59_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y59_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(21),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(20),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y59_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y59_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y59_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(47),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(45),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y59_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(46),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(44),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y59_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y59_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y59_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(23),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(22),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y59_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y59_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y58_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(51),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(49),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y58_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(50),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(48),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y58_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y58_N66
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y58_N58
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(25),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(24),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y58_N59
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y58_N61
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y57_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(55),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(53),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(54),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(52),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y57_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y57_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y57_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(27),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(26),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y57_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y57_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y57_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(59),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(57),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(58),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(56),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y57_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y57_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y57_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(29),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(28),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y57_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y57_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y57_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(63),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(61),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(62),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(60),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y57_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y57_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y57_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(31),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(30),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y57_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y57_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y56_N102
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(67),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(65),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y56_N103
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(66),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(64),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y56_N104
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y56_N106
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y56_N98
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(33),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(32),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y56_N99
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y56_N101
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y52_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(75),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(73),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y52_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(74),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(72),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y52_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y52_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y52_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(37),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(36),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y52_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y52_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y49_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y49_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y49_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y52_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(79),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(77),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y52_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(78),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(76),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y52_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y52_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y52_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(39),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(38),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y52_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y52_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y52_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(83),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(81),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y52_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(82),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(80),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y52_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y52_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y52_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(41),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(40),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y52_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y52_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y51_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(87),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(85),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y51_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(86),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(84),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y51_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y51_N66
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y51_N58
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(43),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(42),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y51_N59
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y51_N61
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y50_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(91),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(89),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y50_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(90),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(88),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y50_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y50_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y50_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(45),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(44),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y50_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y50_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y50_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(95),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(93),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y50_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(94),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(92),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y50_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y50_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y50_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(47),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(46),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y50_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y50_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y50_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(99),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(97),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y50_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(98),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(96),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y50_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y50_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y50_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(49),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(48),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y50_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y50_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y49_N102
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(103),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(101),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y49_N103
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(102),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(100),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y49_N104
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y49_N106
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y49_N98
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(51),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(50),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y49_N99
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y49_N101
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y45_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(111),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(109),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y45_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(110),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(108),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y45_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y45_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out\);

-- Location: DDIOOUT_X89_Y45_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(55),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(54),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\);

-- Location: DDIOOECELL_X89_Y45_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y45_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y42_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\);

-- Location: DDIOOECELL_X89_Y42_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\ : cyclonev_ddio_oe
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	disable_second_level_register => "true",
	power_up => "low",
	sync_mode => "none")
-- pragma translate_on
PORT MAP (
	oe => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct\,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	octreadcontrol => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\);

-- Location: DELAYCHAIN_X89_Y42_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\);

-- Location: DDIOOUT_X89_Y45_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(115),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(113),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y45_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(114),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(112),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y45_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y45_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out\);

-- Location: DDIOOUT_X89_Y45_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(57),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(56),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\);

-- Location: DDIOOECELL_X89_Y45_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y45_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y45_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(119),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(117),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y45_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(118),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(116),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y45_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y45_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out\);

-- Location: DDIOOUT_X89_Y45_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(59),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(58),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\);

-- Location: DDIOOECELL_X89_Y45_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y45_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y44_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(123),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(121),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y44_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(122),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(120),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y44_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y44_N66
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out\);

-- Location: DDIOOUT_X89_Y44_N58
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(61),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(60),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\);

-- Location: DDIOOECELL_X89_Y44_N59
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y44_N61
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y43_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(127),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(125),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y43_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(126),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(124),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y43_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y43_N32
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out\);

-- Location: DDIOOUT_X89_Y43_N24
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(63),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(62),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\);

-- Location: DDIOOECELL_X89_Y43_N25
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y43_N27
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y43_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(131),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(129),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y43_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(130),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(128),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y43_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y43_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out\);

-- Location: DDIOOUT_X89_Y43_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(65),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(64),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\);

-- Location: DDIOOECELL_X89_Y43_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y43_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y43_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(135),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(133),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y43_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(134),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(132),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y43_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y43_N49
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out\);

-- Location: DDIOOUT_X89_Y43_N41
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(67),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(66),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\);

-- Location: DDIOOECELL_X89_Y43_N42
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y43_N44
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y42_N102
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(139),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(137),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y42_N103
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(138),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout\(136),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y42_N104
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\);

-- Location: DELAYCHAIN_X89_Y42_N106
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out\);

-- Location: DDIOOUT_X89_Y42_N98
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(69),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqoe\(68),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\);

-- Location: DDIOOECELL_X89_Y42_N99
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y42_N101
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1\);

-- Location: DDIOOUT_X89_Y65_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y65_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y65_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y63_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y65_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y65_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(1),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y65_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y65_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y65_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: DDIOOUT_X89_Y58_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(5),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y58_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(6),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y58_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y56_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y58_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y58_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(2),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y58_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y58_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y58_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: DDIOOUT_X89_Y51_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(11),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(9),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y51_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(10),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(8),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y51_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y49_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y51_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y51_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(5),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y51_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y51_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y51_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: DDIOOUT_X89_Y44_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(15),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(13),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\);

-- Location: DDIOOUT_X89_Y44_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(14),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout\(12),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\);

-- Location: DDIOOUTCELL_X89_Y44_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	ena => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\);

-- Location: IOCONFIG_X89_Y42_N35
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\ : cyclonev_io_config
PORT MAP (
	datain => GND,
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	ena => GND,
	update => GND,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout\,
	outputenabledelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus\,
	outputregdelaysetting => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus\);

-- Location: DELAYCHAIN_X89_Y44_N15
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\);

-- Location: DDIOOUT_X89_Y44_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ALT_INV_phy_ddio_dqs_oe\(6),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock\,
	ena => VCC,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\);

-- Location: DDIOOECELL_X89_Y44_N8
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock\,
	d => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\);

-- Location: DELAYCHAIN_X89_Y44_N10
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\ : cyclonev_delay_chain
-- pragma translate_off
GENERIC MAP (
	sim_falling_delay_increment => 10,
	sim_intrinsic_falling_delay => 0,
	sim_intrinsic_rising_delay => 0,
	sim_rising_delay_increment => 10)
-- pragma translate_on
PORT MAP (
	datain => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q\,
	delayctrlin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1_DELAYCTRLIN_bus\,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\);

-- Location: PSEUDODIFFOUT_X89_Y44_N6
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\ : cyclonev_pseudo_diff_out
PORT MAP (
	i => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2\,
	oein => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe\,
	dtcin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct\,
	o => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os\,
	obar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar\,
	oeout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe\,
	oebout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar\,
	dtc => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc\,
	dtcbar => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar\);

-- Location: IOIBUF_X78_Y81_N8
\System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_LED_io,
	o => \System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input_o\);

-- Location: IOIBUF_X78_Y81_N5
\System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => HPS_KEY_io,
	o => \System|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input_o\);

-- Location: HPSPERIPHERALGPIO_X87_Y74_N111
\System|hps_0|hps_io|border|gpio_inst\ : cyclonev_hps_peripheral_gpio
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	gpio1_porta_i => \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_I_bus\,
	gpio1_porta_o => \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_O_bus\,
	gpio1_porta_oe => \System|hps_0|hps_io|border|gpio_inst_GPIO1_PORTA_OE_bus\,
	loanio0_i => \System|hps_0|hps_io|border|gpio_inst_LOANIO0_I_bus\);

-- Location: DDIOOUT_X89_Y71_N85
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y71_N86
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y71_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y71_N87
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y71_N102
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(5),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y71_N103
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(6),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y71_N104
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(1));

-- Location: DDIOOUT_X89_Y72_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(11),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(9),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(10),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(8),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(2));

-- Location: DDIOOUT_X89_Y72_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(15),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(13),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(14),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(12),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(3));

-- Location: DDIOOUT_X89_Y72_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(19),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(17),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(18),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(16),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(4));

-- Location: DDIOOUT_X89_Y72_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(23),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(21),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y72_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(22),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(20),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y72_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(5));

-- Location: DDIOOUT_X89_Y73_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(27),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(25),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo\);

-- Location: DDIOOUT_X89_Y73_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(26),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(24),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y73_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(6));

-- Location: DDIOOUT_X89_Y73_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(31),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(29),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo\);

-- Location: DDIOOUT_X89_Y73_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(30),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(28),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y73_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(7));

-- Location: DDIOOUT_X89_Y78_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(35),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(33),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(34),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(32),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y77_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y78_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(8));

-- Location: DDIOOUT_X89_Y78_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(39),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(37),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(38),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(36),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y78_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(9));

-- Location: DDIOOUT_X89_Y78_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(43),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(41),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(42),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(40),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y78_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(10));

-- Location: DDIOOUT_X89_Y78_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(47),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(45),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo\);

-- Location: DDIOOUT_X89_Y78_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(46),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(44),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y78_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(11));

-- Location: DDIOOUT_X89_Y79_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(51),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(49),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo\);

-- Location: DDIOOUT_X89_Y79_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(50),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(48),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y79_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(12));

-- Location: DDIOOUT_X89_Y79_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(55),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(53),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo\);

-- Location: DDIOOUT_X89_Y79_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(54),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(52),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y79_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(13));

-- Location: DDIOOUT_X89_Y80_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(59),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(57),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo\);

-- Location: DDIOOUT_X89_Y80_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(58),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address\(56),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y80_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout\(14));

-- Location: DDIOOUT_X89_Y74_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y74_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y74_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y74_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(7),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(5),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y74_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(6),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(4),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y74_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(1));

-- Location: DDIOOUT_X89_Y74_N28
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(11),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(9),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y74_N29
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(10),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank\(8),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y74_N30
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout\(2));

-- Location: DDIOOUT_X89_Y77_N85
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo\);

-- Location: DDIOOUT_X89_Y77_N86
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y77_N87
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(4));

-- Location: DDIOOUT_X89_Y57_N62
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo\);

-- Location: DDIOOUT_X89_Y57_N63
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y56_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y57_N64
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(1));

-- Location: DDIOOUT_X89_Y79_N11
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y79_N12
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y79_N13
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y65_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo\);

-- Location: DDIOOUT_X89_Y65_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y63_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y65_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(2));

-- Location: DDIOOUT_X89_Y77_N102
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo\);

-- Location: DDIOOUT_X89_Y77_N103
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y77_N104
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(3));

-- Location: DDIOOUT_X89_Y51_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo\);

-- Location: DDIOOUT_X89_Y51_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi\);

-- Location: CLKPHASESELECT_X89_Y49_N7
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\ : cyclonev_clk_phase_select
-- pragma translate_off
GENERIC MAP (
	invert_phase => "true",
	phase_setting => 0,
	physical_clock_source => "add_cmd",
	use_dqs_input => "false",
	use_phasectrlin => "false")
-- pragma translate_on
PORT MAP (
	clkin => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd_CLKIN_bus\,
	clkout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\);

-- Location: DDIOOUTCELL_X89_Y51_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout\(0));

-- Location: DDIOOUT_X89_Y80_N45
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(3),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(1),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo\);

-- Location: DDIOOUT_X89_Y80_N46
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "true",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(2),
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n\(0),
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk\,
	hrbypass => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi\);

-- Location: DDIOOUTCELL_X89_Y80_N47
\System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\ : cyclonev_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	half_rate_mode => "false",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo\,
	datainhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi\,
	clkhi => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	clklo => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	muxsel => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \System|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout\(5));

-- Location: HPSINTERFACECLOCKSRESETS_X52_Y78_N111
\System|hps_0|fpga_interfaces|clocks_resets\ : cyclonev_hps_interface_clocks_resets
-- pragma translate_off
GENERIC MAP (
	h2f_user0_clk_freq => 100,
	h2f_user1_clk_freq => 100,
	h2f_user2_clk_freq => 100)
-- pragma translate_on
PORT MAP (
	f2h_cold_rst_req_n => VCC,
	f2h_dbg_rst_req_n => VCC,
	f2h_pending_rst_ack => VCC,
	f2h_warm_rst_req_n => VCC,
	h2f_cold_rst_n => \System|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n\);

-- Location: HPSINTERFACEDBGAPB_X52_Y80_N111
\System|hps_0|fpga_interfaces|debug_apb\ : cyclonev_hps_interface_dbg_apb
-- pragma translate_off
GENERIC MAP (
	dummy_param => 256)
-- pragma translate_on
PORT MAP (
	p_clk_en => GND,
	dbg_apb_disable => GND,
	p_addr_31 => \System|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31\);

-- Location: HPSINTERFACETPIUTRACE_X52_Y39_N111
\System|hps_0|fpga_interfaces|tpiu\ : cyclonev_hps_interface_tpiu_trace
PORT MAP (
	traceclk_ctl => VCC,
	trace_data => \System|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus\);

-- Location: HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111
\System|hps_0|fpga_interfaces|boot_from_fpga\ : cyclonev_hps_interface_boot_from_fpga
PORT MAP (
	boot_from_fpga_on_failure => GND,
	boot_from_fpga_ready => GND,
	bsel_en => GND,
	csel_en => GND,
	bsel => \System|hps_0|fpga_interfaces|boot_from_fpga_BSEL_bus\,
	csel => \System|hps_0|fpga_interfaces|boot_from_fpga_CSEL_bus\,
	fake_dout => \System|hps_0|fpga_interfaces|boot_from_fpga~fake_dout\);

-- Location: HPSINTERFACEFPGA2HPS_X52_Y45_N111
\System|hps_0|fpga_interfaces|fpga2hps\ : cyclonev_hps_interface_fpga2hps
-- pragma translate_off
GENERIC MAP (
	data_width => 32)
-- pragma translate_on
PORT MAP (
	port_size_config => \System|hps_0|fpga_interfaces|fpga2hps_PORT_SIZE_CONFIG_bus\,
	arready => \System|hps_0|fpga_interfaces|fpga2hps~arready\);

-- Location: HPSINTERFACEHPS2FPGA_X52_Y47_N111
\System|hps_0|fpga_interfaces|hps2fpga\ : cyclonev_hps_interface_hps2fpga
-- pragma translate_off
GENERIC MAP (
	data_width => 32)
-- pragma translate_on
PORT MAP (
	port_size_config => \System|hps_0|fpga_interfaces|hps2fpga_PORT_SIZE_CONFIG_bus\,
	araddr => \System|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus\);

-- Location: HPSINTERFACEFPGA2SDRAM_X52_Y53_N111
\System|hps_0|fpga_interfaces|f2sdram\ : cyclonev_hps_interface_fpga2sdram
PORT MAP (
	cfg_axi_mm_select => \System|hps_0|fpga_interfaces|f2sdram_CFG_AXI_MM_SELECT_bus\,
	cfg_cport_rfifo_map => \System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_RFIFO_MAP_bus\,
	cfg_cport_type => \System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_TYPE_bus\,
	cfg_cport_wfifo_map => \System|hps_0|fpga_interfaces|f2sdram_CFG_CPORT_WFIFO_MAP_bus\,
	cfg_port_width => \System|hps_0|fpga_interfaces|f2sdram_CFG_PORT_WIDTH_bus\,
	cfg_rfifo_cport_map => \System|hps_0|fpga_interfaces|f2sdram_CFG_RFIFO_CPORT_MAP_bus\,
	cfg_wfifo_cport_map => \System|hps_0|fpga_interfaces|f2sdram_CFG_WFIFO_CPORT_MAP_bus\,
	bonding_out_1 => \System|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus\);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50_i,
	o => \CLOCK_50_i~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\CLOCK2_50_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50_i,
	o => \CLOCK2_50_i~input_o\);

-- Location: IOIBUF_X89_Y25_N4
\CLOCK3_50_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50_i,
	o => \CLOCK3_50_i~input_o\);

-- Location: IOIBUF_X32_Y81_N1
\CLOCK4_50_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK4_50_i,
	o => \CLOCK4_50_i~input_o\);

-- Location: IOIBUF_X20_Y0_N52
\ADC_DOUT_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_DOUT_i,
	o => \ADC_DOUT_i~input_o\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT_i,
	o => \AUD_ADCDAT_i~input_o\);

-- Location: IOIBUF_X89_Y21_N21
\IRDA_RXD_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRDA_RXD_i,
	o => \IRDA_RXD_i~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\KEY_i[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY_i(0),
	o => \KEY_i[0]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY_i[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY_i(1),
	o => \KEY_i[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY_i[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY_i(2),
	o => \KEY_i[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY_i[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY_i(3),
	o => \KEY_i[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW_i[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(0),
	o => \SW_i[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW_i[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(1),
	o => \SW_i[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW_i[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(2),
	o => \SW_i[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW_i[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(3),
	o => \SW_i[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW_i[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(4),
	o => \SW_i[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW_i[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(5),
	o => \SW_i[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW_i[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(6),
	o => \SW_i[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW_i[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(7),
	o => \SW_i[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW_i[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(8),
	o => \SW_i[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW_i[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW_i(9),
	o => \SW_i[9]~input_o\);

-- Location: IOIBUF_X40_Y81_N1
\TD_CLK27_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27_i,
	o => \TD_CLK27_i~input_o\);

-- Location: IOIBUF_X12_Y81_N35
\TD_DATA_i[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(0),
	o => \TD_DATA_i[0]~input_o\);

-- Location: IOIBUF_X16_Y81_N52
\TD_DATA_i[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(1),
	o => \TD_DATA_i[1]~input_o\);

-- Location: IOIBUF_X8_Y81_N52
\TD_DATA_i[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(2),
	o => \TD_DATA_i[2]~input_o\);

-- Location: IOIBUF_X16_Y81_N35
\TD_DATA_i[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(3),
	o => \TD_DATA_i[3]~input_o\);

-- Location: IOIBUF_X6_Y81_N52
\TD_DATA_i[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(4),
	o => \TD_DATA_i[4]~input_o\);

-- Location: IOIBUF_X6_Y81_N35
\TD_DATA_i[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(5),
	o => \TD_DATA_i[5]~input_o\);

-- Location: IOIBUF_X12_Y81_N52
\TD_DATA_i[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(6),
	o => \TD_DATA_i[6]~input_o\);

-- Location: IOIBUF_X14_Y81_N52
\TD_DATA_i[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA_i(7),
	o => \TD_DATA_i[7]~input_o\);

-- Location: IOIBUF_X26_Y81_N92
\TD_HS_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_HS_i,
	o => \TD_HS_i~input_o\);

-- Location: IOIBUF_X24_Y81_N52
\TD_VS_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_VS_i,
	o => \TD_VS_i~input_o\);

-- Location: IOIBUF_X8_Y81_N18
\AUD_ADCLRCK_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_ADCLRCK_io,
	o => \AUD_ADCLRCK_io~input_o\);

-- Location: IOIBUF_X24_Y81_N1
\AUD_DACLRCK_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_DACLRCK_io,
	o => \AUD_DACLRCK_io~input_o\);

-- Location: IOIBUF_X16_Y81_N18
\AUD_BCLK_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_BCLK_io,
	o => \AUD_BCLK_io~input_o\);

-- Location: IOIBUF_X24_Y0_N52
\DRAM_DQ_io[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(0),
	o => \DRAM_DQ_io[0]~input_o\);

-- Location: IOIBUF_X26_Y0_N92
\DRAM_DQ_io[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(1),
	o => \DRAM_DQ_io[1]~input_o\);

-- Location: IOIBUF_X28_Y0_N35
\DRAM_DQ_io[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(2),
	o => \DRAM_DQ_io[2]~input_o\);

-- Location: IOIBUF_X28_Y0_N52
\DRAM_DQ_io[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(3),
	o => \DRAM_DQ_io[3]~input_o\);

-- Location: IOIBUF_X30_Y0_N52
\DRAM_DQ_io[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(4),
	o => \DRAM_DQ_io[4]~input_o\);

-- Location: IOIBUF_X18_Y0_N75
\DRAM_DQ_io[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(5),
	o => \DRAM_DQ_io[5]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\DRAM_DQ_io[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(6),
	o => \DRAM_DQ_io[6]~input_o\);

-- Location: IOIBUF_X34_Y0_N41
\DRAM_DQ_io[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(7),
	o => \DRAM_DQ_io[7]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\DRAM_DQ_io[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(8),
	o => \DRAM_DQ_io[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N92
\DRAM_DQ_io[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(9),
	o => \DRAM_DQ_io[9]~input_o\);

-- Location: IOIBUF_X30_Y0_N35
\DRAM_DQ_io[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(10),
	o => \DRAM_DQ_io[10]~input_o\);

-- Location: IOIBUF_X18_Y0_N92
\DRAM_DQ_io[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(11),
	o => \DRAM_DQ_io[11]~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\DRAM_DQ_io[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(12),
	o => \DRAM_DQ_io[12]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\DRAM_DQ_io[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(13),
	o => \DRAM_DQ_io[13]~input_o\);

-- Location: IOIBUF_X26_Y0_N75
\DRAM_DQ_io[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(14),
	o => \DRAM_DQ_io[14]~input_o\);

-- Location: IOIBUF_X24_Y0_N35
\DRAM_DQ_io[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ_io(15),
	o => \DRAM_DQ_io[15]~input_o\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FPGA_I2C_SDAT_io,
	o => \FPGA_I2C_SDAT_io~input_o\);

-- Location: IOIBUF_X64_Y0_N1
\GPIO_0_io[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(0),
	o => \GPIO_0_io[0]~input_o\);

-- Location: IOIBUF_X68_Y0_N1
\GPIO_0_io[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(1),
	o => \GPIO_0_io[1]~input_o\);

-- Location: IOIBUF_X64_Y0_N18
\GPIO_0_io[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(2),
	o => \GPIO_0_io[2]~input_o\);

-- Location: IOIBUF_X72_Y0_N1
\GPIO_0_io[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(3),
	o => \GPIO_0_io[3]~input_o\);

-- Location: IOIBUF_X54_Y0_N52
\GPIO_0_io[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(4),
	o => \GPIO_0_io[4]~input_o\);

-- Location: IOIBUF_X58_Y0_N58
\GPIO_0_io[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(5),
	o => \GPIO_0_io[5]~input_o\);

-- Location: IOIBUF_X60_Y0_N52
\GPIO_0_io[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(6),
	o => \GPIO_0_io[6]~input_o\);

-- Location: IOIBUF_X60_Y0_N35
\GPIO_0_io[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(7),
	o => \GPIO_0_io[7]~input_o\);

-- Location: IOIBUF_X58_Y0_N41
\GPIO_0_io[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(8),
	o => \GPIO_0_io[8]~input_o\);

-- Location: IOIBUF_X54_Y0_N35
\GPIO_0_io[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(9),
	o => \GPIO_0_io[9]~input_o\);

-- Location: IOIBUF_X56_Y0_N52
\GPIO_0_io[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(10),
	o => \GPIO_0_io[10]~input_o\);

-- Location: IOIBUF_X56_Y0_N35
\GPIO_0_io[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(11),
	o => \GPIO_0_io[11]~input_o\);

-- Location: IOIBUF_X50_Y0_N75
\GPIO_0_io[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(12),
	o => \GPIO_0_io[12]~input_o\);

-- Location: IOIBUF_X52_Y0_N35
\GPIO_0_io[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(13),
	o => \GPIO_0_io[13]~input_o\);

-- Location: IOIBUF_X52_Y0_N52
\GPIO_0_io[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(14),
	o => \GPIO_0_io[14]~input_o\);

-- Location: IOIBUF_X50_Y0_N92
\GPIO_0_io[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(15),
	o => \GPIO_0_io[15]~input_o\);

-- Location: IOIBUF_X68_Y0_N18
\GPIO_0_io[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(16),
	o => \GPIO_0_io[16]~input_o\);

-- Location: IOIBUF_X72_Y0_N18
\GPIO_0_io[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(17),
	o => \GPIO_0_io[17]~input_o\);

-- Location: IOIBUF_X50_Y0_N41
\GPIO_0_io[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(18),
	o => \GPIO_0_io[18]~input_o\);

-- Location: IOIBUF_X76_Y0_N1
\GPIO_0_io[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(19),
	o => \GPIO_0_io[19]~input_o\);

-- Location: IOIBUF_X58_Y0_N92
\GPIO_0_io[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(20),
	o => \GPIO_0_io[20]~input_o\);

-- Location: IOIBUF_X62_Y0_N35
\GPIO_0_io[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(21),
	o => \GPIO_0_io[21]~input_o\);

-- Location: IOIBUF_X54_Y0_N18
\GPIO_0_io[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(22),
	o => \GPIO_0_io[22]~input_o\);

-- Location: IOIBUF_X68_Y0_N35
\GPIO_0_io[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(23),
	o => \GPIO_0_io[23]~input_o\);

-- Location: IOIBUF_X76_Y0_N18
\GPIO_0_io[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(24),
	o => \GPIO_0_io[24]~input_o\);

-- Location: IOIBUF_X82_Y0_N41
\GPIO_0_io[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(25),
	o => \GPIO_0_io[25]~input_o\);

-- Location: IOIBUF_X66_Y0_N41
\GPIO_0_io[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(26),
	o => \GPIO_0_io[26]~input_o\);

-- Location: IOIBUF_X66_Y0_N58
\GPIO_0_io[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(27),
	o => \GPIO_0_io[27]~input_o\);

-- Location: IOIBUF_X70_Y0_N1
\GPIO_0_io[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(28),
	o => \GPIO_0_io[28]~input_o\);

-- Location: IOIBUF_X70_Y0_N18
\GPIO_0_io[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(29),
	o => \GPIO_0_io[29]~input_o\);

-- Location: IOIBUF_X62_Y0_N1
\GPIO_0_io[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(30),
	o => \GPIO_0_io[30]~input_o\);

-- Location: IOIBUF_X54_Y0_N1
\GPIO_0_io[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(31),
	o => \GPIO_0_io[31]~input_o\);

-- Location: IOIBUF_X50_Y0_N58
\GPIO_0_io[32]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(32),
	o => \GPIO_0_io[32]~input_o\);

-- Location: IOIBUF_X62_Y0_N18
\GPIO_0_io[33]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(33),
	o => \GPIO_0_io[33]~input_o\);

-- Location: IOIBUF_X58_Y0_N75
\GPIO_0_io[34]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(34),
	o => \GPIO_0_io[34]~input_o\);

-- Location: IOIBUF_X62_Y0_N52
\GPIO_0_io[35]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0_io(35),
	o => \GPIO_0_io[35]~input_o\);

-- Location: IOIBUF_X56_Y0_N18
\GPIO_1_io[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(0),
	o => \GPIO_1_io[0]~input_o\);

-- Location: IOIBUF_X88_Y0_N2
\GPIO_1_io[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(1),
	o => \GPIO_1_io[1]~input_o\);

-- Location: IOIBUF_X88_Y0_N19
\GPIO_1_io[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(2),
	o => \GPIO_1_io[2]~input_o\);

-- Location: IOIBUF_X86_Y0_N18
\GPIO_1_io[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(3),
	o => \GPIO_1_io[3]~input_o\);

-- Location: IOIBUF_X88_Y0_N36
\GPIO_1_io[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(4),
	o => \GPIO_1_io[4]~input_o\);

-- Location: IOIBUF_X78_Y0_N18
\GPIO_1_io[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(5),
	o => \GPIO_1_io[5]~input_o\);

-- Location: IOIBUF_X88_Y0_N53
\GPIO_1_io[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(6),
	o => \GPIO_1_io[6]~input_o\);

-- Location: IOIBUF_X86_Y0_N35
\GPIO_1_io[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(7),
	o => \GPIO_1_io[7]~input_o\);

-- Location: IOIBUF_X86_Y0_N52
\GPIO_1_io[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(8),
	o => \GPIO_1_io[8]~input_o\);

-- Location: IOIBUF_X78_Y0_N35
\GPIO_1_io[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(9),
	o => \GPIO_1_io[9]~input_o\);

-- Location: IOIBUF_X84_Y0_N35
\GPIO_1_io[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(10),
	o => \GPIO_1_io[10]~input_o\);

-- Location: IOIBUF_X64_Y0_N52
\GPIO_1_io[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(11),
	o => \GPIO_1_io[11]~input_o\);

-- Location: IOIBUF_X84_Y0_N52
\GPIO_1_io[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(12),
	o => \GPIO_1_io[12]~input_o\);

-- Location: IOIBUF_X80_Y0_N35
\GPIO_1_io[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(13),
	o => \GPIO_1_io[13]~input_o\);

-- Location: IOIBUF_X82_Y0_N92
\GPIO_1_io[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(14),
	o => \GPIO_1_io[14]~input_o\);

-- Location: IOIBUF_X82_Y0_N75
\GPIO_1_io[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(15),
	o => \GPIO_1_io[15]~input_o\);

-- Location: IOIBUF_X80_Y0_N52
\GPIO_1_io[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(16),
	o => \GPIO_1_io[16]~input_o\);

-- Location: IOIBUF_X76_Y0_N35
\GPIO_1_io[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(17),
	o => \GPIO_1_io[17]~input_o\);

-- Location: IOIBUF_X76_Y0_N52
\GPIO_1_io[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(18),
	o => \GPIO_1_io[18]~input_o\);

-- Location: IOIBUF_X78_Y0_N52
\GPIO_1_io[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(19),
	o => \GPIO_1_io[19]~input_o\);

-- Location: IOIBUF_X74_Y0_N92
\GPIO_1_io[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(20),
	o => \GPIO_1_io[20]~input_o\);

-- Location: IOIBUF_X74_Y0_N75
\GPIO_1_io[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(21),
	o => \GPIO_1_io[21]~input_o\);

-- Location: IOIBUF_X72_Y0_N52
\GPIO_1_io[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(22),
	o => \GPIO_1_io[22]~input_o\);

-- Location: IOIBUF_X64_Y0_N35
\GPIO_1_io[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(23),
	o => \GPIO_1_io[23]~input_o\);

-- Location: IOIBUF_X72_Y0_N35
\GPIO_1_io[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(24),
	o => \GPIO_1_io[24]~input_o\);

-- Location: IOIBUF_X70_Y0_N35
\GPIO_1_io[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(25),
	o => \GPIO_1_io[25]~input_o\);

-- Location: IOIBUF_X68_Y0_N52
\GPIO_1_io[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(26),
	o => \GPIO_1_io[26]~input_o\);

-- Location: IOIBUF_X70_Y0_N52
\GPIO_1_io[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(27),
	o => \GPIO_1_io[27]~input_o\);

-- Location: IOIBUF_X66_Y0_N92
\GPIO_1_io[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(28),
	o => \GPIO_1_io[28]~input_o\);

-- Location: IOIBUF_X66_Y0_N75
\GPIO_1_io[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(29),
	o => \GPIO_1_io[29]~input_o\);

-- Location: IOIBUF_X74_Y0_N58
\GPIO_1_io[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(30),
	o => \GPIO_1_io[30]~input_o\);

-- Location: IOIBUF_X74_Y0_N41
\GPIO_1_io[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(31),
	o => \GPIO_1_io[31]~input_o\);

-- Location: IOIBUF_X78_Y0_N1
\GPIO_1_io[32]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(32),
	o => \GPIO_1_io[32]~input_o\);

-- Location: IOIBUF_X82_Y0_N58
\GPIO_1_io[33]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(33),
	o => \GPIO_1_io[33]~input_o\);

-- Location: IOIBUF_X84_Y0_N18
\GPIO_1_io[34]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(34),
	o => \GPIO_1_io[34]~input_o\);

-- Location: IOIBUF_X86_Y0_N1
\GPIO_1_io[35]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1_io(35),
	o => \GPIO_1_io[35]~input_o\);

-- Location: IOIBUF_X6_Y0_N1
\PS2_CLK_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK_io,
	o => \PS2_CLK_io~input_o\);

-- Location: IOIBUF_X6_Y0_N18
\PS2_DAT_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT_io,
	o => \PS2_DAT_io~input_o\);

-- Location: IOIBUF_X2_Y0_N75
\PS2_CLK2_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK2_io,
	o => \PS2_CLK2_io~input_o\);

-- Location: IOIBUF_X2_Y0_N92
\PS2_DAT2_io~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT2_io,
	o => \PS2_DAT2_io~input_o\);

-- Location: LABCELL_X1_Y1_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


