Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 17 15:26:06 2022
| Host         : elias-xps159570 running 64-bit EndeavourOS Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file layout_wrapper_timing_summary_routed.rpt -pb layout_wrapper_timing_summary_routed.pb -rpx layout_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : layout_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.575        0.000                      0                   24        0.244        0.000                      0                   24        1.750        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.575        0.000                      0                   24        0.244        0.000                      0                   24        1.750        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     2.890 r  layout_i/testModule_0/inst/regSelect_reg[0]/Q
                         net (fo=4, routed)           1.778     4.667    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/A0
    SLICE_X112Y124       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     4.791 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.000     4.791    layout_i/wrmModule_0/inst/data_out0[0]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[0]/C
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       FDRE (Setup_fdre_C_D)        0.079    10.366    layout_i/wrmModule_0/inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.561ns (23.987%)  route 1.778ns (76.013%))
  Logic Levels:           1  (RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     2.890 r  layout_i/testModule_0/inst/regSelect_reg[0]/Q
                         net (fo=4, routed)           1.778     4.667    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/A0
    SLICE_X112Y124       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105     4.772 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/O
                         net (fo=1, routed)           0.000     4.772    layout_i/wrmModule_0/inst/data_out0[3]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[3]/C
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       FDRE (Setup_fdre_C_D)        0.079    10.366    layout_i/wrmModule_0/inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.456ns (20.414%)  route 1.778ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     2.890 r  layout_i/testModule_0/inst/regSelect_reg[0]/Q
                         net (fo=4, routed)           1.778     4.667    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/A0
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    10.347    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.456ns (20.414%)  route 1.778ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     2.890 r  layout_i/testModule_0/inst/regSelect_reg[0]/Q
                         net (fo=4, routed)           1.778     4.667    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/A0
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    10.347    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.456ns (20.414%)  route 1.778ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     2.890 r  layout_i/testModule_0/inst/regSelect_reg[0]/Q
                         net (fo=4, routed)           1.778     4.667    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/A0
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    10.347    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.456ns (20.414%)  route 1.778ns (79.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     2.890 r  layout_i/testModule_0/inst/regSelect_reg[0]/Q
                         net (fo=4, routed)           1.778     4.667    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/A0
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060    10.347    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.908ns (43.353%)  route 1.186ns (56.647%))
  Logic Levels:           1  (RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.419     2.853 r  layout_i/testModule_0/inst/regSelect_reg[1]/Q
                         net (fo=4, routed)           1.186     4.039    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/A1
    SLICE_X112Y124       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.489     4.528 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.000     4.528    layout_i/wrmModule_0/inst/data_out0[1]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[1]/C
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       FDRE (Setup_fdre_C_D)        0.077    10.364    layout_i/wrmModule_0/inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.900ns (43.136%)  route 1.186ns (56.864%))
  Logic Levels:           1  (RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.419     2.853 r  layout_i/testModule_0/inst/regSelect_reg[1]/Q
                         net (fo=4, routed)           1.186     4.039    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/A1
    SLICE_X112Y124       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.481     4.520 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000     4.520    layout_i/wrmModule_0/inst/data_out0[2]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[2]/C
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       FDRE (Setup_fdre_C_D)        0.081    10.368    layout_i/wrmModule_0/inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.419ns (26.100%)  route 1.186ns (73.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.419     2.853 r  layout_i/testModule_0/inst/regSelect_reg[1]/Q
                         net (fo=4, routed)           1.186     4.039    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/A1
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       RAMS64E (Setup_rams64e_CLK_ADR1)
                                                     -0.114    10.173    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 layout_i/testModule_0/inst/regSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.419ns (26.100%)  route 1.186ns (73.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.983     2.434    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.419     2.853 r  layout_i/testModule_0/inst/regSelect_reg[1]/Q
                         net (fo=4, routed)           1.186     4.039    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/A1
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.820    10.200    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.122    10.322    
                         clock uncertainty           -0.035    10.287    
    SLICE_X112Y124       RAMS64E (Setup_rams64e_CLK_ADR1)
                                                     -0.114    10.173    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 layout_i/testModule_0/inst/WE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.916%)  route 0.147ns (51.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.436     0.655    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.796 r  layout_i/testModule_0/inst/WE_reg/Q
                         net (fo=5, routed)           0.147     0.943    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/WE
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.219     0.651    
    SLICE_X112Y124       RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.048     0.699    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 layout_i/testModule_0/inst/WE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.916%)  route 0.147ns (51.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.436     0.655    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.796 r  layout_i/testModule_0/inst/WE_reg/Q
                         net (fo=5, routed)           0.147     0.943    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/WE
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.219     0.651    
    SLICE_X112Y124       RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.048     0.699    layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 layout_i/testModule_0/inst/WE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.916%)  route 0.147ns (51.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.436     0.655    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.796 r  layout_i/testModule_0/inst/WE_reg/Q
                         net (fo=5, routed)           0.147     0.943    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/WE
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.219     0.651    
    SLICE_X112Y124       RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.048     0.699    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 layout_i/testModule_0/inst/WE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.916%)  route 0.147ns (51.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.436     0.655    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.796 r  layout_i/testModule_0/inst/WE_reg/Q
                         net (fo=5, routed)           0.147     0.943    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/WE
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.219     0.651    
    SLICE_X112Y124       RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.048     0.699    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 layout_i/wrmModule_0/inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/ledOutput_0/inst/LED0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  layout_i/wrmModule_0/inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.172     0.958    layout_i/ledOutput_0/inst/LED_IN[0]
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED0_reg/C
                         clock pessimism             -0.235     0.635    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.070     0.705    layout_i/ledOutput_0/inst/LED0_reg
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.008 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/O
                         net (fo=1, routed)           0.000     1.008    layout_i/wrmModule_0/inst/data_out0[3]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[3]/C
                         clock pessimism             -0.248     0.622    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.121     0.743    layout_i/wrmModule_0/inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.010 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000     1.010    layout_i/wrmModule_0/inst/data_out0[2]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[2]/C
                         clock pessimism             -0.248     0.622    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.121     0.743    layout_i/wrmModule_0/inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/wrmModule_0/inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/WCLK
    SLICE_X112Y124       RAMS64E                                      r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       RAMS64E (Prop_rams64e_CLK_O)
                                                      0.393     1.015 r  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.000     1.015    layout_i/wrmModule_0/inst/data_out0[0]
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[0]/C
                         clock pessimism             -0.248     0.622    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.121     0.743    layout_i/wrmModule_0/inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 layout_i/wrmModule_0/inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/ledOutput_0/inst/LED1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.209%)  route 0.199ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  layout_i/wrmModule_0/inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.199     0.984    layout_i/ledOutput_0/inst/LED_IN[1]
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED1_reg/C
                         clock pessimism             -0.235     0.635    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.066     0.701    layout_i/ledOutput_0/inst/LED1_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 layout_i/wrmModule_0/inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            layout_i/ledOutput_0/inst/LED3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.286%)  route 0.264ns (61.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/wrmModule_0/inst/clk
    SLICE_X112Y124       FDRE                                         r  layout_i/wrmModule_0/inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  layout_i/wrmModule_0/inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.264     1.050    layout_i/ledOutput_0/inst/LED_IN[3]
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.463     0.869    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED3_reg/C
                         clock pessimism             -0.235     0.635    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.072     0.707    layout_i/ledOutput_0/inst/LED3_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED0_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED3_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y125  layout_i/testModule_0/inst/WE_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y125  layout_i/testModule_0/inst/regSelect_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X113Y125  layout_i/testModule_0/inst/regSelect_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X112Y124  layout_i/wrmModule_0/inst/data_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X112Y124  layout_i/wrmModule_0/inst/data_out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X112Y124  layout_i/wrmModule_0/inst/data_out_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         3.000       1.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.000       2.500      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED0_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.000       2.500      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED0_reg/C
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X112Y124  layout_i/wrmModule_0/inst/ROM_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED0_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X113Y124  layout_i/ledOutput_0/inst/LED0_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.986ns (56.753%)  route 3.037ns (43.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.936     2.386    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     2.842 r  layout_i/ledOutput_0/inst/LED0_reg/Q
                         net (fo=1, routed)           3.037     5.880    LED0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.410 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     9.410    LED0
    R14                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.013ns (59.282%)  route 2.757ns (40.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.936     2.386    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     2.842 r  layout_i/ledOutput_0/inst/LED1_reg/Q
                         net (fo=1, routed)           2.757     5.599    LED1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557     9.156 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     9.156    LED1
    P14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 4.037ns (62.533%)  route 2.419ns (37.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.936     2.386    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     2.842 r  layout_i/ledOutput_0/inst/LED3_reg/Q
                         net (fo=1, routed)           2.419     5.261    LED3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581     8.842 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     8.842    LED3
    M14                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 4.028ns (63.887%)  route 2.277ns (36.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.936     2.386    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     2.842 r  layout_i/ledOutput_0/inst/LED2_reg/Q
                         net (fo=1, routed)           2.277     5.120    LED2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.692 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     8.692    LED2
    N16                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.414ns (70.519%)  route 0.591ns (29.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  layout_i/ledOutput_0/inst/LED2_reg/Q
                         net (fo=1, routed)           0.591     1.354    LED2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.627 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     2.627    LED2
    N16                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.422ns (68.411%)  route 0.657ns (31.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  layout_i/ledOutput_0/inst/LED3_reg/Q
                         net (fo=1, routed)           0.657     1.419    LED3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.701 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     2.701    LED3
    M14                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.399ns (63.689%)  route 0.798ns (36.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  layout_i/ledOutput_0/inst/LED1_reg/Q
                         net (fo=1, routed)           0.798     1.560    LED1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.818 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     2.818    LED1
    P14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layout_i/ledOutput_0/inst/LED0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.372ns (60.295%)  route 0.903ns (39.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.403     0.622    layout_i/ledOutput_0/inst/clk
    SLICE_X113Y124       FDRE                                         r  layout_i/ledOutput_0/inst/LED0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  layout_i/ledOutput_0/inst/LED0_reg/Q
                         net (fo=1, routed)           0.903     1.666    LED0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.897 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     2.897    LED0
    R14                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            layout_i/testModule_0/inst/regSelect_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.450ns  (logic 1.615ns (46.817%)  route 1.835ns (53.183%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  BTN_IBUF[0]_inst/O
                         net (fo=3, routed)           1.835     3.298    layout_i/testModule_0/inst/BTN[0]
    SLICE_X113Y125       LUT4 (Prop_lut4_I1_O)        0.152     3.450 r  layout_i/testModule_0/inst/regSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     3.450    layout_i/testModule_0/inst/regSelect[1]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.864     2.244    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            layout_i/testModule_0/inst/regSelect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.422ns  (logic 1.587ns (46.382%)  route 1.835ns (53.618%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  BTN_IBUF[0]_inst/O
                         net (fo=3, routed)           1.835     3.298    layout_i/testModule_0/inst/BTN[0]
    SLICE_X113Y125       LUT4 (Prop_lut4_I3_O)        0.124     3.422 r  layout_i/testModule_0/inst/regSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     3.422    layout_i/testModule_0/inst/regSelect[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.864     2.244    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            layout_i/testModule_0/inst/WE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.588ns (47.420%)  route 1.761ns (52.580%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[1]_inst/O
                         net (fo=3, routed)           1.761     3.225    layout_i/testModule_0/inst/BTN[1]
    SLICE_X113Y125       LUT4 (Prop_lut4_I3_O)        0.124     3.349 r  layout_i/testModule_0/inst/WE__0/O
                         net (fo=1, routed)           0.000     3.349    layout_i/testModule_0/inst/WE__0_n_0
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.864     2.244    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            layout_i/testModule_0/inst/regSelect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.326ns (43.599%)  route 0.421ns (56.401%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           0.421     0.702    layout_i/testModule_0/inst/BTN[2]
    SLICE_X113Y125       LUT4 (Prop_lut4_I1_O)        0.045     0.747 r  layout_i/testModule_0/inst/regSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.747    layout_i/testModule_0/inst/regSelect[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.902    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[0]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            layout_i/testModule_0/inst/regSelect_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.330ns (43.900%)  route 0.421ns (56.100%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           0.421     0.702    layout_i/testModule_0/inst/BTN[2]
    SLICE_X113Y125       LUT4 (Prop_lut4_I2_O)        0.049     0.751 r  layout_i/testModule_0/inst/regSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.751    layout_i/testModule_0/inst/regSelect[1]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.902    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/regSelect_reg[1]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            layout_i/testModule_0/inst/WE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.326ns (40.761%)  route 0.473ns (59.239%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           0.473     0.754    layout_i/testModule_0/inst/BTN[2]
    SLICE_X113Y125       LUT4 (Prop_lut4_I1_O)        0.045     0.799 r  layout_i/testModule_0/inst/WE__0/O
                         net (fo=1, routed)           0.000     0.799    layout_i/testModule_0/inst/WE__0_n_0
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.902    layout_i/testModule_0/inst/clk
    SLICE_X113Y125       FDRE                                         r  layout_i/testModule_0/inst/WE_reg/C





