# compile vhdl design source files
vhdl xil_defaultlib  "../../../tysjosh.srcs/sources_1/new/two_bit_comp2.vhd"
vhdl xil_defaultlib  "../../../tysjosh.srcs/sim_1/new/comparator_testbench3.vhd"

# Do not sort compile order
nosort
