<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1098" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1098{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1098{left:450px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3_1098{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1098{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1098{left:96px;bottom:1038px;}
#t6_1098{left:124px;bottom:1038px;letter-spacing:0.09px;word-spacing:3.85px;}
#t7_1098{left:310px;bottom:1038px;letter-spacing:0.16px;word-spacing:3.86px;}
#t8_1098{left:393px;bottom:1040px;}
#t9_1098{left:398px;bottom:1038px;letter-spacing:0.13px;word-spacing:3.76px;}
#ta_1098{left:124px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_1098{left:96px;bottom:740px;letter-spacing:0.12px;}
#tc_1098{left:157px;bottom:740px;letter-spacing:0.15px;word-spacing:0.05px;}
#td_1098{left:96px;bottom:705px;letter-spacing:0.12px;word-spacing:-0.51px;}
#te_1098{left:96px;bottom:684px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tf_1098{left:96px;bottom:662px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tg_1098{left:96px;bottom:641px;letter-spacing:0.12px;word-spacing:-0.48px;}
#th_1098{left:96px;bottom:620px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ti_1098{left:96px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_1098{left:96px;bottom:563px;letter-spacing:0.1px;word-spacing:-0.66px;}
#tk_1098{left:96px;bottom:542px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tl_1098{left:96px;bottom:520px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tm_1098{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.31px;}
#tn_1098{left:276px;bottom:499px;}
#to_1098{left:283px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tp_1098{left:96px;bottom:464px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tq_1098{left:218px;bottom:464px;letter-spacing:-0.02px;word-spacing:-0.3px;}
#tr_1098{left:317px;bottom:464px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_1098{left:96px;bottom:442px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tt_1098{left:96px;bottom:421px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_1098{left:413px;bottom:421px;}
#tv_1098{left:419px;bottom:421px;letter-spacing:0.13px;}
#tw_1098{left:230px;bottom:196px;letter-spacing:0.18px;word-spacing:0.45px;}
#tx_1098{left:311px;bottom:196px;}
#ty_1098{left:317px;bottom:196px;letter-spacing:0.18px;}
#tz_1098{left:361px;bottom:196px;letter-spacing:0.11px;word-spacing:0.05px;}
#t10_1098{left:96px;bottom:149px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t11_1098{left:337px;bottom:984px;letter-spacing:0.12px;}
#t12_1098{left:519px;bottom:984px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t13_1098{left:258px;bottom:959px;letter-spacing:0.11px;word-spacing:0.02px;}
#t14_1098{left:560px;bottom:959px;letter-spacing:0.13px;}
#t15_1098{left:258px;bottom:935px;letter-spacing:0.11px;word-spacing:0.02px;}
#t16_1098{left:560px;bottom:935px;letter-spacing:0.13px;}
#t17_1098{left:258px;bottom:910px;letter-spacing:0.11px;word-spacing:0.02px;}
#t18_1098{left:560px;bottom:910px;letter-spacing:0.13px;}
#t19_1098{left:258px;bottom:886px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1a_1098{left:556px;bottom:886px;letter-spacing:0.13px;}
#t1b_1098{left:258px;bottom:861px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1c_1098{left:553px;bottom:861px;letter-spacing:0.14px;}
#t1d_1098{left:258px;bottom:837px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1e_1098{left:553px;bottom:837px;letter-spacing:0.14px;}
#t1f_1098{left:258px;bottom:813px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1g_1098{left:553px;bottom:813px;letter-spacing:0.14px;}
#t1h_1098{left:258px;bottom:788px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1i_1098{left:553px;bottom:788px;letter-spacing:0.14px;}
#t1j_1098{left:101px;bottom:388px;letter-spacing:-0.13px;}
#t1k_1098{left:638px;bottom:388px;}
#t1l_1098{left:661px;bottom:388px;}
#t1m_1098{left:731px;bottom:388px;}
#t1n_1098{left:754px;bottom:388px;}
#t1o_1098{left:824px;bottom:388px;}
#t1p_1098{left:349px;bottom:354px;letter-spacing:-0.13px;}
#t1q_1098{left:691px;bottom:354px;letter-spacing:-0.21px;}
#t1r_1098{left:780px;bottom:354px;letter-spacing:-0.15px;}
#t1s_1098{left:96px;bottom:293px;letter-spacing:-0.12px;}
#t1t_1098{left:142px;bottom:293px;letter-spacing:-0.15px;}
#t1u_1098{left:219px;bottom:293px;letter-spacing:-0.12px;}
#t1v_1098{left:463px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1w_1098{left:96px;bottom:273px;letter-spacing:-0.13px;}
#t1x_1098{left:142px;bottom:273px;letter-spacing:-0.13px;}
#t1y_1098{left:463px;bottom:273px;letter-spacing:-0.2px;}
#t1z_1098{left:96px;bottom:254px;letter-spacing:-0.14px;}
#t20_1098{left:142px;bottom:254px;letter-spacing:-0.11px;}
#t21_1098{left:219px;bottom:254px;letter-spacing:-0.2px;word-spacing:0.15px;}
#t22_1098{left:463px;bottom:254px;letter-spacing:-0.14px;}
#t23_1098{left:96px;bottom:234px;letter-spacing:-0.14px;}
#t24_1098{left:142px;bottom:234px;letter-spacing:-0.15px;}
#t25_1098{left:219px;bottom:234px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t26_1098{left:463px;bottom:234px;letter-spacing:-0.14px;}
#t27_1098{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1098{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1098{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1098{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_1098{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_1098{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1098{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1098{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1098{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s9_1098{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.sa_1098{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_1098{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sc_1098{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sd_1098{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.se_1098{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1098" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1098Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1098" style="-webkit-user-select: none;"><object width="935" height="1210" data="1098/1098.svg" type="image/svg+xml" id="pdf1098" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1098" class="t s1_1098">643 </span><span id="t2_1098" class="t s2_1098">Advanced Programmable Interrupt Controller (APIC) </span>
<span id="t3_1098" class="t s1_1098">AMD64 Technology </span><span id="t4_1098" class="t s1_1098">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1098" class="t s3_1098">• </span><span id="t6_1098" class="t s4_1098">Trigger Mode bits (TM)</span><span id="t7_1098" class="t s5_1098">—Bits 255</span><span id="t8_1098" class="t s6_1098">:</span><span id="t9_1098" class="t s5_1098">16. These bits provide a bit per interrupt to indicate the </span>
<span id="ta_1098" class="t s5_1098">assertion mode of each interrupt. Interrupts are mapped as follows: </span>
<span id="tb_1098" class="t s7_1098">16.6.4 </span><span id="tc_1098" class="t s7_1098">Selecting and Handling Interrupts </span>
<span id="td_1098" class="t s5_1098">Interrupts are selected by the local APIC for delivery to the CPU core interrupt handler on a priority </span>
<span id="te_1098" class="t s5_1098">determined by the interrupt vector number. Of the 15 priority levels, 15 is the highest and 1 is the </span>
<span id="tf_1098" class="t s5_1098">lowest. The priority level for an interrupt is equal to the interrupt vector number divided by 16, </span>
<span id="tg_1098" class="t s5_1098">rounded down to the nearest integer, with vectors 0Fh–00h reserved. Therefore, interrupt vectors 79h </span>
<span id="th_1098" class="t s5_1098">and 70h have the same priority level. The high-order hex digit indicates the priority level while the </span>
<span id="ti_1098" class="t s5_1098">low-order hex digit indicates the priority within the same priority level. </span>
<span id="tj_1098" class="t s5_1098">Two registers are used to determine the priority threshold for selecting interrupts to be delivered to the </span>
<span id="tk_1098" class="t s5_1098">CPU core, the Task Priority Register (TPR) and the Processor Priority Register (PPR). Software uses </span>
<span id="tl_1098" class="t s5_1098">the TPR to set a priority threshold for interrupts to the CPU core, allowing the OS to block specific </span>
<span id="tm_1098" class="t s5_1098">interrupts. See Figure 16</span><span id="tn_1098" class="t s8_1098">-</span><span id="to_1098" class="t s5_1098">26 on page 643 for more details on the TPR. </span>
<span id="tp_1098" class="t s5_1098">The value in the </span><span id="tq_1098" class="t s4_1098">Task Priority </span><span id="tr_1098" class="t s5_1098">field is set by software to set a threshold priority at which the processor </span>
<span id="ts_1098" class="t s5_1098">is to be interrupted. The value varies from 0 (all interrupts are allowed) to 15 (all interrupts with fixed </span>
<span id="tt_1098" class="t s5_1098">delivery mode are inhibited). See Figure 16</span><span id="tu_1098" class="t s8_1098">-</span><span id="tv_1098" class="t s5_1098">26. </span>
<span id="tw_1098" class="t s7_1098">Figure 16</span><span id="tx_1098" class="t s9_1098">-</span><span id="ty_1098" class="t s7_1098">26. </span><span id="tz_1098" class="t s7_1098">Task Priority Register (APIC Offset 80h) </span>
<span id="t10_1098" class="t s5_1098">The fields within the Task Priority register are as follows: </span>
<span id="t11_1098" class="t sa_1098">Register </span><span id="t12_1098" class="t sa_1098">Interrupt Number </span>
<span id="t13_1098" class="t sb_1098">TMR (APIC offset 180h) </span><span id="t14_1098" class="t sb_1098">31–16 </span>
<span id="t15_1098" class="t sb_1098">TMR (APIC offset 190h) </span><span id="t16_1098" class="t sb_1098">63–32 </span>
<span id="t17_1098" class="t sb_1098">TMR (APIC offset 1A0h) </span><span id="t18_1098" class="t sb_1098">95–64 </span>
<span id="t19_1098" class="t sb_1098">TMR (APIC offset 1B0h) </span><span id="t1a_1098" class="t sb_1098">127–96 </span>
<span id="t1b_1098" class="t sb_1098">TMR (APIC offset 1C0h) </span><span id="t1c_1098" class="t sb_1098">159–128 </span>
<span id="t1d_1098" class="t sb_1098">TMR (APIC offset 1D0h) </span><span id="t1e_1098" class="t sb_1098">191–160 </span>
<span id="t1f_1098" class="t sb_1098">TMR (APIC offset 1E0h) </span><span id="t1g_1098" class="t sb_1098">223–192 </span>
<span id="t1h_1098" class="t sb_1098">TMR (APIC offset 1F0h) </span><span id="t1i_1098" class="t sb_1098">255–224 </span>
<span id="t1j_1098" class="t sc_1098">31 </span><span id="t1k_1098" class="t sc_1098">8 </span><span id="t1l_1098" class="t sc_1098">7 </span><span id="t1m_1098" class="t sc_1098">4 </span><span id="t1n_1098" class="t sc_1098">3 </span><span id="t1o_1098" class="t sc_1098">0 </span>
<span id="t1p_1098" class="t sc_1098">Reserved </span><span id="t1q_1098" class="t sc_1098">TP </span><span id="t1r_1098" class="t sc_1098">TPS </span>
<span id="t1s_1098" class="t sd_1098">Bits </span><span id="t1t_1098" class="t sd_1098">Mnemonic </span><span id="t1u_1098" class="t sd_1098">Description </span><span id="t1v_1098" class="t sd_1098">Access type </span>
<span id="t1w_1098" class="t sc_1098">31:8 </span><span id="t1x_1098" class="t sc_1098">Reserved </span><span id="t1y_1098" class="t sc_1098">MBZ </span>
<span id="t1z_1098" class="t sc_1098">7:4 </span><span id="t20_1098" class="t sc_1098">TP </span><span id="t21_1098" class="t sc_1098">Task Priority </span><span id="t22_1098" class="t sc_1098">R/W </span>
<span id="t23_1098" class="t sc_1098">3:0 </span><span id="t24_1098" class="t sc_1098">TPS </span><span id="t25_1098" class="t sc_1098">Task Priority Sub-class </span><span id="t26_1098" class="t sc_1098">R/W </span>
<span id="t27_1098" class="t se_1098">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
