
*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 393.926 ; gain = 96.141
INFO: [Synth 8-638] synthesizing module 'data_ram' [d:/vivado/MiniMIPS32_SyS/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (9#1) [d:/vivado/MiniMIPS32_SyS/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 602.441 ; gain = 304.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 602.441 ; gain = 304.656
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 684.414 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 684.414 ; gain = 386.629
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 684.414 ; gain = 386.629
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 684.414 ; gain = 386.629
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 684.414 ; gain = 386.629
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 684.414 ; gain = 386.629
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 710.660 ; gain = 412.875
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 710.660 ; gain = 412.875
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 721.805 ; gain = 424.020
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 721.805 ; gain = 424.020
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 733.328 ; gain = 443.629
