// Seed: 1209725250
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_14 = 0;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_3;
endmodule
module module_1 #(
    parameter id_22 = 32'd87
) (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output wand id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    output tri id_13,
    output uwire id_14,
    input wor id_15,
    output tri0 id_16,
    input tri id_17,
    input tri id_18,
    input wor id_19,
    output wand id_20,
    input supply1 id_21,
    output tri1 _id_22
);
  logic [1 : id_22] id_24 = -1;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24
  );
endmodule
