{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705651054824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705651054829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 10:57:34 2024 " "Processing started: Fri Jan 19 10:57:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705651054829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651054829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651054829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705651055331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705651055331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mips.v(181) " "Verilog HDL information at Mips.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705651067757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_32Bit " "Found entity 1: Add_32Bit" {  } { { "src/Add_32Bit.v" "" { Text "C:/mipsAhmet/src/Add_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_control " "Found entity 1: Alu_control" {  } { { "src/Alu_control.v" "" { Text "C:/mipsAhmet/src/Alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/Alu.v" "" { Text "C:/mipsAhmet/src/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32Bit " "Found entity 1: And_32Bit" {  } { { "src/And_32Bit.v" "" { Text "C:/mipsAhmet/src/And_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bus_for_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bus_for_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_for_jump " "Found entity 1: Bus_for_jump" {  } { { "src/Bus_for_jump.v" "" { Text "C:/mipsAhmet/src/Bus_for_jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_for_jr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_for_jr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_for_Jr " "Found entity 1: Control_for_Jr" {  } { { "src/Control_for_Jr.v" "" { Text "C:/mipsAhmet/src/Control_for_Jr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_4bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_4bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_4Bit_CLA " "Found entity 1: FullAdder_4Bit_CLA" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/mipsAhmet/src/FullAdder_4Bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_16bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_16bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_16Bit_CLA " "Found entity 1: FullAdder_16Bit_CLA" {  } { { "src/FullAdder_16Bit_CLA.v" "" { Text "C:/mipsAhmet/src/FullAdder_16Bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_32Bit " "Found entity 1: FullAdder_32Bit" {  } { { "src/FullAdder_32Bit.v" "" { Text "C:/mipsAhmet/src/FullAdder_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_block " "Found entity 1: Instruction_block" {  } { { "src/Instruction_block.v" "" { Text "C:/mipsAhmet/src/Instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lessthan_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lessthan_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan_32Bit " "Found entity 1: LessThan_32Bit" {  } { { "src/LessThan_32Bit.v" "" { Text "C:/mipsAhmet/src/LessThan_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_block " "Found entity 1: Memory_block" {  } { { "src/Memory_block.v" "" { Text "C:/mipsAhmet/src/Memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1_5byte.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1_5byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5byte " "Found entity 1: Mux2x1_5byte" {  } { { "src/Mux2x1_5byte.v" "" { Text "C:/mipsAhmet/src/Mux2x1_5byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/Mux2x1.v" "" { Text "C:/mipsAhmet/src/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Found entity 1: Mux8x1" {  } { { "src/Mux8x1.v" "" { Text "C:/mipsAhmet/src/Mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor_32Bit " "Found entity 1: Nor_32Bit" {  } { { "src/Nor_32Bit.v" "" { Text "C:/mipsAhmet/src/Nor_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32Bit " "Found entity 1: Or_32Bit" {  } { { "src/Or_32Bit.v" "" { Text "C:/mipsAhmet/src/Or_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_block " "Found entity 1: Register_block" {  } { { "src/Register_block.v" "" { Text "C:/mipsAhmet/src/Register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_2 " "Found entity 1: Shift_left_2" {  } { { "src/Shift_left_2.v" "" { Text "C:/mipsAhmet/src/Shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651067992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651067992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_extend " "Found entity 1: Sign_extend" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651068024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651068024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/substract_32bit.v 2 2 " "Found 2 design units, including 2 entities, in source file src/substract_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Substract_32Bit " "Found entity 1: Substract_32Bit" {  } { { "src/Substract_32Bit.v" "" { Text "C:/mipsAhmet/src/Substract_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651068055 ""} { "Info" "ISGN_ENTITY_NAME" "2 Inverter " "Found entity 2: Inverter" {  } { { "src/Substract_32Bit.v" "" { Text "C:/mipsAhmet/src/Substract_32Bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651068055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651068055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_32Bit " "Found entity 1: Xor_32Bit" {  } { { "src/Xor_32Bit.v" "" { Text "C:/mipsAhmet/src/Xor_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651068086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651068086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips_tb " "Found entity 1: Mips_tb" {  } { { "src/Mips_tb.v" "" { Text "C:/mipsAhmet/src/Mips_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705651068102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651068102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ Mips.v(117) " "Verilog HDL Implicit Net warning at Mips.v(117): created implicit net for \"_\"" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorResult Mips.v(135) " "Verilog HDL Implicit Net warning at Mips.v(135): created implicit net for \"xorResult\"" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andResult Mips.v(137) " "Verilog HDL Implicit Net warning at Mips.v(137): created implicit net for \"andResult\"" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isJR Mips.v(164) " "Verilog HDL Implicit Net warning at Mips.v(164): created implicit net for \"isJR\"" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op0_not Control_unit.v(14) " "Verilog HDL Implicit Net warning at Control_unit.v(14): created implicit net for \"op0_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op1_not Control_unit.v(15) " "Verilog HDL Implicit Net warning at Control_unit.v(15): created implicit net for \"op1_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op2_not Control_unit.v(16) " "Verilog HDL Implicit Net warning at Control_unit.v(16): created implicit net for \"op2_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op3_not Control_unit.v(17) " "Verilog HDL Implicit Net warning at Control_unit.v(17): created implicit net for \"op3_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op4_not Control_unit.v(18) " "Verilog HDL Implicit Net warning at Control_unit.v(18): created implicit net for \"op4_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op5_not Control_unit.v(19) " "Verilog HDL Implicit Net warning at Control_unit.v(19): created implicit net for \"op5_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isRtype Control_unit.v(21) " "Verilog HDL Implicit Net warning at Control_unit.v(21): created implicit net for \"isRtype\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isSlti Control_unit.v(22) " "Verilog HDL Implicit Net warning at Control_unit.v(22): created implicit net for \"isSlti\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isAddi Control_unit.v(23) " "Verilog HDL Implicit Net warning at Control_unit.v(23): created implicit net for \"isAddi\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isOri Control_unit.v(24) " "Verilog HDL Implicit Net warning at Control_unit.v(24): created implicit net for \"isOri\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluOpTwoV Control_unit.v(26) " "Verilog HDL Implicit Net warning at Control_unit.v(26): created implicit net for \"aluOpTwoV\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultFromFirst Control_unit.v(27) " "Verilog HDL Implicit Net warning at Control_unit.v(27): created implicit net for \"resultFromFirst\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSLI Control_unit.v(30) " "Verilog HDL Implicit Net warning at Control_unit.v(30): created implicit net for \"notSLI\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultFromSecond Control_unit.v(31) " "Verilog HDL Implicit Net warning at Control_unit.v(31): created implicit net for \"resultFromSecond\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluOpZeroX Control_unit.v(34) " "Verilog HDL Implicit Net warning at Control_unit.v(34): created implicit net for \"aluOpZeroX\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor1_result Control_unit.v(53) " "Verilog HDL Implicit Net warning at Control_unit.v(53): created implicit net for \"nor1_result\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_move Control_unit.v(54) " "Verilog HDL Implicit Net warning at Control_unit.v(54): created implicit net for \"is_move\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_move_not Control_unit.v(56) " "Verilog HDL Implicit Net warning at Control_unit.v(56): created implicit net for \"is_move_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and14_result Control_unit.v(59) " "Verilog HDL Implicit Net warning at Control_unit.v(59): created implicit net for \"and14_result\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_not Control_unit.v(64) " "Verilog HDL Implicit Net warning at Control_unit.v(64): created implicit net for \"branch_not\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notRtype Control_unit.v(67) " "Verilog HDL Implicit Net warning at Control_unit.v(67): created implicit net for \"notRtype\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUsrcResult Control_unit.v(68) " "Verilog HDL Implicit Net warning at Control_unit.v(68): created implicit net for \"ALUsrcResult\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4_result Control_unit.v(72) " "Verilog HDL Implicit Net warning at Control_unit.v(72): created implicit net for \"and4_result\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5_result Control_unit.v(73) " "Verilog HDL Implicit Net warning at Control_unit.v(73): created implicit net for \"and5_result\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6_result Control_unit.v(74) " "Verilog HDL Implicit Net warning at Control_unit.v(74): created implicit net for \"and6_result\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor3_result Control_unit.v(84) " "Verilog HDL Implicit Net warning at Control_unit.v(84): created implicit net for \"xor3_result\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notRegWrite Control_unit.v(88) " "Verilog HDL Implicit Net warning at Control_unit.v(88): created implicit net for \"notRegWrite\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWriteRes Control_unit.v(89) " "Verilog HDL Implicit Net warning at Control_unit.v(89): created implicit net for \"regWriteRes\"" {  } { { "src/Control_unit.v" "" { Text "C:/mipsAhmet/src/Control_unit.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout FullAdder_4Bit_CLA.v(71) " "Verilog HDL Implicit Net warning at FullAdder_4Bit_CLA.v(71): created implicit net for \"Cout\"" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/mipsAhmet/src/FullAdder_4Bit_CLA.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705651068296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registers Mips.v(28) " "Verilog HDL or VHDL warning at Mips.v(28): object \"registers\" assigned a value but never read" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705651068296 "|Mips"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Mips.v(188) " "Verilog HDL warning at Mips.v(188): ignoring unsupported system task" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 188 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705651068327 "|Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_block Instruction_block:instBlock " "Elaborating entity \"Instruction_block\" for hierarchy \"Instruction_block:instBlock\"" {  } { { "src/Mips.v" "instBlock" { Text "C:/mipsAhmet/src/Mips.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068390 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 Instruction_block.v(9) " "Verilog HDL warning at Instruction_block.v(9): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "src/Instruction_block.v" "" { Text "C:/mipsAhmet/src/Instruction_block.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705651068405 "|Mips|Instruction_block:instBlock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 Instruction_block.v(6) " "Net \"instruction_memory.data_a\" at Instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "src/Instruction_block.v" "" { Text "C:/mipsAhmet/src/Instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705651068405 "|Mips|Instruction_block:instBlock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 Instruction_block.v(6) " "Net \"instruction_memory.waddr_a\" at Instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "src/Instruction_block.v" "" { Text "C:/mipsAhmet/src/Instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705651068405 "|Mips|Instruction_block:instBlock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 Instruction_block.v(6) " "Net \"instruction_memory.we_a\" at Instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "src/Instruction_block.v" "" { Text "C:/mipsAhmet/src/Instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705651068405 "|Mips|Instruction_block:instBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:ctrlUnit " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:ctrlUnit\"" {  } { { "src/Mips.v" "ctrlUnit" { Text "C:/mipsAhmet/src/Mips.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5byte Mux2x1_5byte:muxRegDst " "Elaborating entity \"Mux2x1_5byte\" for hierarchy \"Mux2x1_5byte:muxRegDst\"" {  } { { "src/Mips.v" "muxRegDst" { Text "C:/mipsAhmet/src/Mips.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_block Register_block:regBlock " "Elaborating entity \"Register_block\" for hierarchy \"Register_block:regBlock\"" {  } { { "src/Mips.v" "regBlock" { Text "C:/mipsAhmet/src/Mips.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068455 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Register_block.v(48) " "Verilog HDL warning at Register_block.v(48): ignoring unsupported system task" {  } { { "src/Register_block.v" "" { Text "C:/mipsAhmet/src/Register_block.v" 48 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705651068455 "|Mips|Register_block:regBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extend Sign_extend:signExt " "Elaborating entity \"Sign_extend\" for hierarchy \"Sign_extend:signExt\"" {  } { { "src/Mips.v" "signExt" { Text "C:/mipsAhmet/src/Mips.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(7) " "Verilog HDL warning at Sign_extend.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(8) " "Verilog HDL warning at Sign_extend.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(9) " "Verilog HDL warning at Sign_extend.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(10) " "Verilog HDL warning at Sign_extend.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(11) " "Verilog HDL warning at Sign_extend.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(12) " "Verilog HDL warning at Sign_extend.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(13) " "Verilog HDL warning at Sign_extend.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(14) " "Verilog HDL warning at Sign_extend.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(15) " "Verilog HDL warning at Sign_extend.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(16) " "Verilog HDL warning at Sign_extend.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(17) " "Verilog HDL warning at Sign_extend.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(18) " "Verilog HDL warning at Sign_extend.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(19) " "Verilog HDL warning at Sign_extend.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(20) " "Verilog HDL warning at Sign_extend.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(21) " "Verilog HDL warning at Sign_extend.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(22) " "Verilog HDL warning at Sign_extend.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sign_extend.v(23) " "Verilog HDL warning at Sign_extend.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "src/Sign_extend.v" "" { Text "C:/mipsAhmet/src/Sign_extend.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068484 "|Mips|Sign_extend:signExt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_control Alu_control:aluCtrl " "Elaborating entity \"Alu_control\" for hierarchy \"Alu_control:aluCtrl\"" {  } { { "src/Mips.v" "aluCtrl" { Text "C:/mipsAhmet/src/Mips.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:muxALUSrc " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:muxALUSrc\"" {  } { { "src/Mips.v" "muxALUSrc" { Text "C:/mipsAhmet/src/Mips.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:aluUnit " "Elaborating entity \"Alu\" for hierarchy \"Alu:aluUnit\"" {  } { { "src/Mips.v" "aluUnit" { Text "C:/mipsAhmet/src/Mips.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32Bit Alu:aluUnit\|And_32Bit:and1 " "Elaborating entity \"And_32Bit\" for hierarchy \"Alu:aluUnit\|And_32Bit:and1\"" {  } { { "src/Alu.v" "and1" { Text "C:/mipsAhmet/src/Alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32Bit Alu:aluUnit\|Or_32Bit:or1 " "Elaborating entity \"Or_32Bit\" for hierarchy \"Alu:aluUnit\|Or_32Bit:or1\"" {  } { { "src/Alu.v" "or1" { Text "C:/mipsAhmet/src/Alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor_32Bit Alu:aluUnit\|Xor_32Bit:xor1 " "Elaborating entity \"Xor_32Bit\" for hierarchy \"Alu:aluUnit\|Xor_32Bit:xor1\"" {  } { { "src/Alu.v" "xor1" { Text "C:/mipsAhmet/src/Alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor_32Bit Alu:aluUnit\|Nor_32Bit:nor1 " "Elaborating entity \"Nor_32Bit\" for hierarchy \"Alu:aluUnit\|Nor_32Bit:nor1\"" {  } { { "src/Alu.v" "nor1" { Text "C:/mipsAhmet/src/Alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan_32Bit Alu:aluUnit\|LessThan_32Bit:lt1 " "Elaborating entity \"LessThan_32Bit\" for hierarchy \"Alu:aluUnit\|LessThan_32Bit:lt1\"" {  } { { "src/Alu.v" "lt1" { Text "C:/mipsAhmet/src/Alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068609 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 LessThan_32Bit.v(12) " "Verilog HDL warning at LessThan_32Bit.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "src/LessThan_32Bit.v" "" { Text "C:/mipsAhmet/src/LessThan_32Bit.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068609 "|Mips|Alu:aluUnit|LessThan_32Bit:lt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substract_32Bit Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub " "Elaborating entity \"Substract_32Bit\" for hierarchy \"Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\"" {  } { { "src/LessThan_32Bit.v" "sub" { Text "C:/mipsAhmet/src/LessThan_32Bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|Inverter:inv " "Elaborating entity \"Inverter\" for hierarchy \"Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|Inverter:inv\"" {  } { { "src/Substract_32Bit.v" "inv" { Text "C:/mipsAhmet/src/Substract_32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_32Bit Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa " "Elaborating entity \"FullAdder_32Bit\" for hierarchy \"Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\"" {  } { { "src/Substract_32Bit.v" "fa" { Text "C:/mipsAhmet/src/Substract_32Bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068640 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 FullAdder_32Bit.v(8) " "Verilog HDL warning at FullAdder_32Bit.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "src/FullAdder_32Bit.v" "" { Text "C:/mipsAhmet/src/FullAdder_32Bit.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068640 "|Mips|Alu:aluUnit|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_16Bit_CLA Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0 " "Elaborating entity \"FullAdder_16Bit_CLA\" for hierarchy \"Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\"" {  } { { "src/FullAdder_32Bit.v" "u0" { Text "C:/mipsAhmet/src/FullAdder_32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_4Bit_CLA Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\|FullAdder_4Bit_CLA:u0 " "Elaborating entity \"FullAdder_4Bit_CLA\" for hierarchy \"Alu:aluUnit\|LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\|FullAdder_4Bit_CLA:u0\"" {  } { { "src/FullAdder_16Bit_CLA.v" "u0" { Text "C:/mipsAhmet/src/FullAdder_16Bit_CLA.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068657 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 FullAdder_4Bit_CLA.v(24) " "Verilog HDL warning at FullAdder_4Bit_CLA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/mipsAhmet/src/FullAdder_4Bit_CLA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705651068657 "|Mips|Alu:aluUnit|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0|FullAdder_4Bit_CLA:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1 Alu:aluUnit\|Mux8x1:mux8x1 " "Elaborating entity \"Mux8x1\" for hierarchy \"Alu:aluUnit\|Mux8x1:mux8x1\"" {  } { { "src/Alu.v" "mux8x1" { Text "C:/mipsAhmet/src/Alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_block Memory_block:memBlock " "Elaborating entity \"Memory_block\" for hierarchy \"Memory_block:memBlock\"" {  } { { "src/Mips.v" "memBlock" { Text "C:/mipsAhmet/src/Mips.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068735 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Memory_block.v(63) " "Verilog HDL warning at Memory_block.v(63): ignoring unsupported system task" {  } { { "src/Memory_block.v" "" { Text "C:/mipsAhmet/src/Memory_block.v" 63 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705651068735 "|Mips|Memory_block:memBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left_2 Shift_left_2:shiftLeft2 " "Elaborating entity \"Shift_left_2\" for hierarchy \"Shift_left_2:shiftLeft2\"" {  } { { "src/Mips.v" "shiftLeft2" { Text "C:/mipsAhmet/src/Mips.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_for_jump Bus_for_jump:bfJump " "Elaborating entity \"Bus_for_jump\" for hierarchy \"Bus_for_jump:bfJump\"" {  } { { "src/Mips.v" "bfJump" { Text "C:/mipsAhmet/src/Mips.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_for_Jr Control_for_Jr:crJr " "Elaborating entity \"Control_for_Jr\" for hierarchy \"Control_for_Jr:crJr\"" {  } { { "src/Mips.v" "crJr" { Text "C:/mipsAhmet/src/Mips.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651068798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[31\] " "Net \"Alu:aluUnit\|lt_result\[31\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[31\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[30\] " "Net \"Alu:aluUnit\|lt_result\[30\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[30\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[29\] " "Net \"Alu:aluUnit\|lt_result\[29\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[29\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[28\] " "Net \"Alu:aluUnit\|lt_result\[28\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[28\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[27\] " "Net \"Alu:aluUnit\|lt_result\[27\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[27\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[26\] " "Net \"Alu:aluUnit\|lt_result\[26\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[26\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[25\] " "Net \"Alu:aluUnit\|lt_result\[25\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[25\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[24\] " "Net \"Alu:aluUnit\|lt_result\[24\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[24\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[23\] " "Net \"Alu:aluUnit\|lt_result\[23\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[23\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[22\] " "Net \"Alu:aluUnit\|lt_result\[22\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[22\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[21\] " "Net \"Alu:aluUnit\|lt_result\[21\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[21\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[20\] " "Net \"Alu:aluUnit\|lt_result\[20\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[20\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[19\] " "Net \"Alu:aluUnit\|lt_result\[19\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[19\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[18\] " "Net \"Alu:aluUnit\|lt_result\[18\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[18\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[17\] " "Net \"Alu:aluUnit\|lt_result\[17\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[17\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[16\] " "Net \"Alu:aluUnit\|lt_result\[16\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[16\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[15\] " "Net \"Alu:aluUnit\|lt_result\[15\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[15\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[14\] " "Net \"Alu:aluUnit\|lt_result\[14\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[14\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[13\] " "Net \"Alu:aluUnit\|lt_result\[13\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[13\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[12\] " "Net \"Alu:aluUnit\|lt_result\[12\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[12\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[11\] " "Net \"Alu:aluUnit\|lt_result\[11\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[11\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[10\] " "Net \"Alu:aluUnit\|lt_result\[10\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[10\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[9\] " "Net \"Alu:aluUnit\|lt_result\[9\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[9\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[8\] " "Net \"Alu:aluUnit\|lt_result\[8\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[8\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[7\] " "Net \"Alu:aluUnit\|lt_result\[7\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[7\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[6\] " "Net \"Alu:aluUnit\|lt_result\[6\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[6\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[5\] " "Net \"Alu:aluUnit\|lt_result\[5\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[5\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[4\] " "Net \"Alu:aluUnit\|lt_result\[4\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[4\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[3\] " "Net \"Alu:aluUnit\|lt_result\[3\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[3\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[2\] " "Net \"Alu:aluUnit\|lt_result\[2\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[2\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Alu:aluUnit\|lt_result\[1\] " "Net \"Alu:aluUnit\|lt_result\[1\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[1\]" { Text "C:/mipsAhmet/src/Alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1705651068923 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1705651068923 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705651069472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/mipsAhmet/output_files/Mips.map.smsg " "Generated suppressed messages file C:/mipsAhmet/output_files/Mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651069598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705651069849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705651069849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "src/Mips.v" "" { Text "C:/mipsAhmet/src/Mips.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705651070059 "|Mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705651070059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705651070059 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705651070059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705651070059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705651070084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 10:57:50 2024 " "Processing ended: Fri Jan 19 10:57:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705651070084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705651070084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705651070084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705651070084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705651071956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705651071963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 10:57:50 2024 " "Processing started: Fri Jan 19 10:57:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705651071963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705651071963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705651071963 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705651072192 ""}
{ "Info" "0" "" "Project  = Mips" {  } {  } 0 0 "Project  = Mips" 0 0 "Fitter" 0 0 1705651072192 ""}
{ "Info" "0" "" "Revision = Mips" {  } {  } 0 0 "Revision = Mips" 0 0 "Fitter" 0 0 1705651072192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705651072401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705651072401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mips 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705651072401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705651072464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705651072464 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705651073076 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705651073166 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705651073876 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1705651074158 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1705651084362 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705651084393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705651084425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705651084425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705651084425 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705651084425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705651084425 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705651084425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705651084440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705651084440 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705651084440 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705651084440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mips.sdc " "Synopsys Design Constraints File file not found: 'Mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705651091321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705651091337 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1705651091384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705651092691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705651093194 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705651093612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705651093612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705651094899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/mipsAhmet/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705651101286 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705651101286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705651101474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705651101474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705651101474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705651101474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705651103896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705651103927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705651104259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705651104259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705651104891 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705651106308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/mipsAhmet/output_files/Mips.fit.smsg " "Generated suppressed messages file C:/mipsAhmet/output_files/Mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705651106575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6642 " "Peak virtual memory: 6642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705651107108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 10:58:27 2024 " "Processing ended: Fri Jan 19 10:58:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705651107108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705651107108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705651107108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705651107108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705651108464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705651108464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 10:58:28 2024 " "Processing started: Fri Jan 19 10:58:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705651108464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705651108464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705651108464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705651109264 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705651119128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705651119709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 10:58:39 2024 " "Processing ended: Fri Jan 19 10:58:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705651119709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705651119709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705651119709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705651119709 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705651120561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705651121541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705651121541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 10:58:40 2024 " "Processing started: Fri Jan 19 10:58:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705651121541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705651121541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mips -c Mips " "Command: quartus_sta Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705651121541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705651121713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705651122503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705651122503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705651122549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705651122549 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mips.sdc " "Synopsys Design Constraints File file not found: 'Mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705651123181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705651123181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705651123181 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705651123181 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705651123181 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705651123181 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705651123181 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1705651123193 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705651123193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651123193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651123209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651123209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651123209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651123225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651123225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705651123225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705651123281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705651124286 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705651124364 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705651124364 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705651124364 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705651124364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651124380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651124383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651124383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651124383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651124396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651124396 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705651124396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705651124631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705651125055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705651125087 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705651125087 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705651125087 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705651125087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125102 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705651125102 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705651125244 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705651125244 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705651125244 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705651125244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705651125259 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705651125715 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705651125715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5125 " "Peak virtual memory: 5125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705651125762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 10:58:45 2024 " "Processing ended: Fri Jan 19 10:58:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705651125762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705651125762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705651125762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705651125762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705651126928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705651126928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 10:58:46 2024 " "Processing started: Fri Jan 19 10:58:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705651126928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705651126928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705651126928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705651128167 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1705651128215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Mips.vo C:/mipsAhmet/simulation/modelsim/ simulation " "Generated file Mips.vo in folder \"C:/mipsAhmet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705651128297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705651128360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 10:58:48 2024 " "Processing ended: Fri Jan 19 10:58:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705651128360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705651128360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705651128360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705651128360 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705651128988 ""}
