// Seed: 71176962
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input  wire id_2
);
  assign {id_2 == 1'd0, -1, ~id_2, -1'b0} = 1'h0;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    inout wand id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    input supply1 id_8,
    output uwire id_9,
    output supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    output wor id_15,
    input wire id_16,
    input tri1 id_17,
    input uwire id_18,
    input wor id_19,
    input uwire id_20,
    output wire id_21,
    output wand id_22,
    output tri0 id_23
    , id_26,
    output supply1 id_24
);
  assign id_15 = -1 == 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5
  );
  logic id_27;
  assign id_7 = 1;
endmodule
