{"vcs1":{"timestamp_begin":1680123293.918681702, "rt":0.29, "ut":0.11, "st":0.05}}
{"vcselab":{"timestamp_begin":1680123294.222348546, "rt":0.25, "ut":0.11, "st":0.05}}
{"link":{"timestamp_begin":1680123294.488440826, "rt":0.13, "ut":0.03, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680123293.799763411}
{"VCS_COMP_START_TIME": 1680123293.799763411}
{"VCS_COMP_END_TIME": 1680123294.644190883}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv"}
{"vcs1": {"peak_mem": 337576}}
{"stitch_vcselab": {"peak_mem": 222596}}
