Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 24 17:12:48 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.063        0.000                      0                 3733        0.010        0.000                      0                 3733        3.000        0.000                       0                  1523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_20mhz         28.492        0.000                      0                 3631        0.057        0.000                      0                 3631       24.500        0.000                       0                  1481  
  s_clk_7_37mhz      132.708        0.000                      0                   69        0.178        0.000                      0                   69       67.320        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 48.168        0.000                      0                    2        0.060        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.288        0.000                      0                    2        0.449        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.687        0.000                      0                    7        0.010        0.000                      0                    7  
s_clk_20mhz            wiz_20mhz_virt_out           5.063        0.000                      0                   22       33.076        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       39.425        0.000                      0                    1       85.231        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             40.556        0.000                      0                    3        3.106        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       28.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.338ns  (logic 6.607ns (30.964%)  route 14.731ns (69.036%))
  Logic Levels:           21  (CARRY4=8 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    s_clk_20mhz_BUFG
    SLICE_X12Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.518     6.771 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=17, routed)          1.952     8.723    s_txt_zaxis_s16[0]
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.124     8.847 r  u_pmod_cls_custom_driver_i_406/O
                         net (fo=1, routed)           0.473     9.320    u_pmod_cls_custom_driver_i_406_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.900 r  u_pmod_cls_custom_driver_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.900    u_pmod_cls_custom_driver_i_159_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.139 r  u_pmod_cls_custom_driver_i_713/O[2]
                         net (fo=14, routed)          1.904    12.043    s_txt_zaxis_u160[7]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.330    12.373 r  u_pmod_cls_custom_driver_i_786/O
                         net (fo=17, routed)          1.131    13.504    s_txt_zaxis_u16[7]
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.326    13.830 r  u_pmod_cls_custom_driver_i_776/O
                         net (fo=2, routed)           0.747    14.578    u_pmod_cls_custom_driver_i_776_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.702 r  u_pmod_cls_custom_driver_i_780/O
                         net (fo=1, routed)           0.000    14.702    u_pmod_cls_custom_driver_i_780_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  u_pmod_cls_custom_driver_i_374/CO[3]
                         net (fo=1, routed)           0.000    15.252    u_pmod_cls_custom_driver_i_374_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  u_pmod_cls_custom_driver_i_148/CO[3]
                         net (fo=1, routed)           0.000    15.366    u_pmod_cls_custom_driver_i_148_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.700 f  u_pmod_cls_custom_driver_i_359/O[1]
                         net (fo=17, routed)          1.507    17.207    u_pmod_cls_custom_driver_i_359_n_6
    SLICE_X13Y91         LUT3 (Prop_lut3_I1_O)        0.303    17.510 r  u_pmod_cls_custom_driver_i_767/O
                         net (fo=2, routed)           0.671    18.180    u_pmod_cls_custom_driver_i_767_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.706 r  u_pmod_cls_custom_driver_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.706    u_pmod_cls_custom_driver_i_368_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.928 r  u_pmod_cls_custom_driver_i_147/O[0]
                         net (fo=3, routed)           0.610    19.538    u_pmod_cls_custom_driver_i_147_n_7
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.299    19.837 r  u_pmod_cls_custom_driver_i_365/O
                         net (fo=1, routed)           0.539    20.376    u_pmod_cls_custom_driver_i_365_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    20.864 f  u_pmod_cls_custom_driver_i_146/CO[1]
                         net (fo=5, routed)           0.479    21.343    u_pmod_cls_custom_driver_i_146_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.332    21.675 r  u_pmod_cls_custom_driver_i_752/O
                         net (fo=3, routed)           0.817    22.492    u_pmod_cls_custom_driver_i_752_n_0
    SLICE_X14Y94         LUT5 (Prop_lut5_I4_O)        0.148    22.640 r  u_pmod_cls_custom_driver_i_740/O
                         net (fo=1, routed)           1.052    23.691    u_pmod_cls_custom_driver_i_740_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.328    24.019 r  u_pmod_cls_custom_driver_i_356/O
                         net (fo=4, routed)           0.815    24.834    u_pmod_cls_custom_driver_i_356_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I1_O)        0.146    24.980 f  u_pmod_cls_custom_driver_i_361/O
                         net (fo=1, routed)           0.452    25.433    u_pmod_cls_custom_driver_i_361_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.328    25.761 r  u_pmod_cls_custom_driver_i_143/O
                         net (fo=3, routed)           0.838    26.599    u_pmod_cls_custom_driver_i_143_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I4_O)        0.124    26.723 r  u_pmod_cls_custom_driver_i_44/O
                         net (fo=1, routed)           0.744    27.466    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[91]
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124    27.590 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[91]_i_1/O
                         net (fo=1, routed)           0.000    27.590    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[91]
    SLICE_X10Y81         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.517    55.904    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y81         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.077    56.082    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]
  -------------------------------------------------------------------
                         required time                         56.082    
                         arrival time                         -27.590    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.724ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.100ns  (logic 7.208ns (34.162%)  route 13.892ns (65.838%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT3=2 LUT4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 55.900 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    s_clk_20mhz_BUFG
    SLICE_X9Y69          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     6.709 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=17, routed)          1.182     7.890    s_txt_temp_s16[0]
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     8.014 r  u_pmod_cls_custom_driver_i_475/O
                         net (fo=1, routed)           0.330     8.344    u_pmod_cls_custom_driver_i_475_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.939 r  u_pmod_cls_custom_driver_i_186/CO[3]
                         net (fo=1, routed)           0.000     8.939    u_pmod_cls_custom_driver_i_186_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  u_pmod_cls_custom_driver_i_831/CO[3]
                         net (fo=1, routed)           0.000     9.056    u_pmod_cls_custom_driver_i_831_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.275 r  u_pmod_cls_custom_driver_i_421/O[0]
                         net (fo=12, routed)          1.006    10.281    s_txt_temp_u160[9]
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.295    10.576 r  u_pmod_cls_custom_driver_i_1294/O
                         net (fo=1, routed)           0.000    10.576    u_pmod_cls_custom_driver_i_1294_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.108 r  u_pmod_cls_custom_driver_i_899/CO[3]
                         net (fo=1, routed)           0.009    11.117    u_pmod_cls_custom_driver_i_899_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.339 r  u_pmod_cls_custom_driver_i_910/O[0]
                         net (fo=3, routed)           0.720    12.059    u_pmod_cls_custom_driver_i_910_n_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.299    12.358 r  u_pmod_cls_custom_driver_i_901/O
                         net (fo=2, routed)           0.574    12.932    u_pmod_cls_custom_driver_i_901_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  u_pmod_cls_custom_driver_i_454/O
                         net (fo=2, routed)           0.726    13.782    u_pmod_cls_custom_driver_i_454_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124    13.906 r  u_pmod_cls_custom_driver_i_458/O
                         net (fo=1, routed)           0.000    13.906    u_pmod_cls_custom_driver_i_458_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.154 r  u_pmod_cls_custom_driver_i_176/O[3]
                         net (fo=11, routed)          1.321    15.475    u_pmod_cls_custom_driver_i_176_n_4
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.306    15.781 r  u_pmod_cls_custom_driver_i_883/O
                         net (fo=2, routed)           0.868    16.649    u_pmod_cls_custom_driver_i_883_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    16.773 r  u_pmod_cls_custom_driver_i_887/O
                         net (fo=1, routed)           0.000    16.773    u_pmod_cls_custom_driver_i_887_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.379 r  u_pmod_cls_custom_driver_i_447/O[3]
                         net (fo=3, routed)           0.603    17.981    u_pmod_cls_custom_driver_i_447_n_4
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.306    18.287 r  u_pmod_cls_custom_driver_i_870/O
                         net (fo=1, routed)           0.632    18.920    u_pmod_cls_custom_driver_i_870_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.305 r  u_pmod_cls_custom_driver_i_442/CO[3]
                         net (fo=1, routed)           0.000    19.305    u_pmod_cls_custom_driver_i_442_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.462 f  u_pmod_cls_custom_driver_i_174/CO[1]
                         net (fo=5, routed)           0.605    20.066    u_pmod_cls_custom_driver_i_174_n_2
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.329    20.395 r  u_pmod_cls_custom_driver_i_440/O
                         net (fo=9, routed)           0.674    21.069    u_pmod_cls_custom_driver_i_440_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.116    21.185 r  u_pmod_cls_custom_driver_i_1249/O
                         net (fo=2, routed)           0.455    21.640    u_pmod_cls_custom_driver_i_1249_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.328    21.968 r  u_pmod_cls_custom_driver_i_864/O
                         net (fo=4, routed)           0.822    22.790    u_pmod_cls_custom_driver_i_864_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.152    22.942 f  u_pmod_cls_custom_driver_i_866/O
                         net (fo=1, routed)           0.652    23.594    u_pmod_cls_custom_driver_i_866_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.326    23.920 r  u_pmod_cls_custom_driver_i_439/O
                         net (fo=3, routed)           0.517    24.437    u_pmod_cls_custom_driver_i_439_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124    24.561 f  u_pmod_cls_custom_driver_i_437/O
                         net (fo=2, routed)           0.631    25.191    u_pmod_cls_custom_driver_i_437_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.124    25.315 r  u_pmod_cls_custom_driver_i_173/O
                         net (fo=2, routed)           0.469    25.784    u_pmod_cls_custom_driver_i_173_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.118    25.902 r  u_pmod_cls_custom_driver_i_62/O
                         net (fo=1, routed)           1.098    27.000    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[41]
    SLICE_X9Y80          LUT4 (Prop_lut4_I1_O)        0.352    27.352 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[41]_i_1/O
                         net (fo=1, routed)           0.000    27.352    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[41]
    SLICE_X9Y80          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.513    55.900    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y80          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/C
                         clock pessimism              0.311    56.211    
                         clock uncertainty           -0.210    56.001    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.075    56.076    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]
  -------------------------------------------------------------------
                         required time                         56.076    
                         arrival time                         -27.352    
  -------------------------------------------------------------------
                         slack                                 28.724    

Slack (MET) :             29.010ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.781ns  (logic 6.607ns (31.793%)  route 14.174ns (68.207%))
  Logic Levels:           21  (CARRY4=8 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 55.914 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    s_clk_20mhz_BUFG
    SLICE_X12Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.518     6.771 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=17, routed)          1.952     8.723    s_txt_zaxis_s16[0]
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.124     8.847 r  u_pmod_cls_custom_driver_i_406/O
                         net (fo=1, routed)           0.473     9.320    u_pmod_cls_custom_driver_i_406_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.900 r  u_pmod_cls_custom_driver_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.900    u_pmod_cls_custom_driver_i_159_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.139 r  u_pmod_cls_custom_driver_i_713/O[2]
                         net (fo=14, routed)          1.904    12.043    s_txt_zaxis_u160[7]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.330    12.373 r  u_pmod_cls_custom_driver_i_786/O
                         net (fo=17, routed)          1.131    13.504    s_txt_zaxis_u16[7]
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.326    13.830 r  u_pmod_cls_custom_driver_i_776/O
                         net (fo=2, routed)           0.747    14.578    u_pmod_cls_custom_driver_i_776_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.702 r  u_pmod_cls_custom_driver_i_780/O
                         net (fo=1, routed)           0.000    14.702    u_pmod_cls_custom_driver_i_780_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  u_pmod_cls_custom_driver_i_374/CO[3]
                         net (fo=1, routed)           0.000    15.252    u_pmod_cls_custom_driver_i_374_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  u_pmod_cls_custom_driver_i_148/CO[3]
                         net (fo=1, routed)           0.000    15.366    u_pmod_cls_custom_driver_i_148_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.700 f  u_pmod_cls_custom_driver_i_359/O[1]
                         net (fo=17, routed)          1.507    17.207    u_pmod_cls_custom_driver_i_359_n_6
    SLICE_X13Y91         LUT3 (Prop_lut3_I1_O)        0.303    17.510 r  u_pmod_cls_custom_driver_i_767/O
                         net (fo=2, routed)           0.671    18.180    u_pmod_cls_custom_driver_i_767_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.706 r  u_pmod_cls_custom_driver_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.706    u_pmod_cls_custom_driver_i_368_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.928 r  u_pmod_cls_custom_driver_i_147/O[0]
                         net (fo=3, routed)           0.610    19.538    u_pmod_cls_custom_driver_i_147_n_7
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.299    19.837 r  u_pmod_cls_custom_driver_i_365/O
                         net (fo=1, routed)           0.539    20.376    u_pmod_cls_custom_driver_i_365_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    20.864 f  u_pmod_cls_custom_driver_i_146/CO[1]
                         net (fo=5, routed)           0.479    21.343    u_pmod_cls_custom_driver_i_146_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.332    21.675 r  u_pmod_cls_custom_driver_i_752/O
                         net (fo=3, routed)           0.817    22.492    u_pmod_cls_custom_driver_i_752_n_0
    SLICE_X14Y94         LUT5 (Prop_lut5_I4_O)        0.148    22.640 r  u_pmod_cls_custom_driver_i_740/O
                         net (fo=1, routed)           1.052    23.691    u_pmod_cls_custom_driver_i_740_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.328    24.019 r  u_pmod_cls_custom_driver_i_356/O
                         net (fo=4, routed)           0.815    24.834    u_pmod_cls_custom_driver_i_356_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I1_O)        0.146    24.980 f  u_pmod_cls_custom_driver_i_361/O
                         net (fo=1, routed)           0.452    25.433    u_pmod_cls_custom_driver_i_361_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.328    25.761 r  u_pmod_cls_custom_driver_i_143/O
                         net (fo=3, routed)           0.454    26.215    u_pmod_cls_custom_driver_i_143_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.339 r  u_pmod_cls_custom_driver_i_46/O
                         net (fo=1, routed)           0.571    26.910    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[89]
    SLICE_X11Y93         LUT4 (Prop_lut4_I1_O)        0.124    27.034 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[89]_i_1/O
                         net (fo=1, routed)           0.000    27.034    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[89]
    SLICE_X11Y93         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.527    55.914    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y93         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/C
                         clock pessimism              0.311    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.029    56.044    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -27.034    
  -------------------------------------------------------------------
                         slack                                 29.010    

Slack (MET) :             29.123ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.668ns  (logic 6.607ns (31.967%)  route 14.061ns (68.033%))
  Logic Levels:           21  (CARRY4=8 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 55.914 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    s_clk_20mhz_BUFG
    SLICE_X12Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.518     6.771 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=17, routed)          1.952     8.723    s_txt_zaxis_s16[0]
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.124     8.847 r  u_pmod_cls_custom_driver_i_406/O
                         net (fo=1, routed)           0.473     9.320    u_pmod_cls_custom_driver_i_406_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.900 r  u_pmod_cls_custom_driver_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.900    u_pmod_cls_custom_driver_i_159_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.139 r  u_pmod_cls_custom_driver_i_713/O[2]
                         net (fo=14, routed)          1.904    12.043    s_txt_zaxis_u160[7]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.330    12.373 r  u_pmod_cls_custom_driver_i_786/O
                         net (fo=17, routed)          1.131    13.504    s_txt_zaxis_u16[7]
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.326    13.830 r  u_pmod_cls_custom_driver_i_776/O
                         net (fo=2, routed)           0.747    14.578    u_pmod_cls_custom_driver_i_776_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.702 r  u_pmod_cls_custom_driver_i_780/O
                         net (fo=1, routed)           0.000    14.702    u_pmod_cls_custom_driver_i_780_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.252 r  u_pmod_cls_custom_driver_i_374/CO[3]
                         net (fo=1, routed)           0.000    15.252    u_pmod_cls_custom_driver_i_374_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  u_pmod_cls_custom_driver_i_148/CO[3]
                         net (fo=1, routed)           0.000    15.366    u_pmod_cls_custom_driver_i_148_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.700 f  u_pmod_cls_custom_driver_i_359/O[1]
                         net (fo=17, routed)          1.507    17.207    u_pmod_cls_custom_driver_i_359_n_6
    SLICE_X13Y91         LUT3 (Prop_lut3_I1_O)        0.303    17.510 r  u_pmod_cls_custom_driver_i_767/O
                         net (fo=2, routed)           0.671    18.180    u_pmod_cls_custom_driver_i_767_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.706 r  u_pmod_cls_custom_driver_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.706    u_pmod_cls_custom_driver_i_368_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.928 r  u_pmod_cls_custom_driver_i_147/O[0]
                         net (fo=3, routed)           0.610    19.538    u_pmod_cls_custom_driver_i_147_n_7
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.299    19.837 r  u_pmod_cls_custom_driver_i_365/O
                         net (fo=1, routed)           0.539    20.376    u_pmod_cls_custom_driver_i_365_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    20.864 f  u_pmod_cls_custom_driver_i_146/CO[1]
                         net (fo=5, routed)           0.479    21.343    u_pmod_cls_custom_driver_i_146_n_2
    SLICE_X13Y92         LUT6 (Prop_lut6_I2_O)        0.332    21.675 r  u_pmod_cls_custom_driver_i_752/O
                         net (fo=3, routed)           0.817    22.492    u_pmod_cls_custom_driver_i_752_n_0
    SLICE_X14Y94         LUT5 (Prop_lut5_I4_O)        0.148    22.640 r  u_pmod_cls_custom_driver_i_740/O
                         net (fo=1, routed)           1.052    23.691    u_pmod_cls_custom_driver_i_740_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.328    24.019 r  u_pmod_cls_custom_driver_i_356/O
                         net (fo=4, routed)           0.815    24.834    u_pmod_cls_custom_driver_i_356_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I1_O)        0.146    24.980 f  u_pmod_cls_custom_driver_i_361/O
                         net (fo=1, routed)           0.452    25.433    u_pmod_cls_custom_driver_i_361_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.328    25.761 r  u_pmod_cls_custom_driver_i_143/O
                         net (fo=3, routed)           0.450    26.211    u_pmod_cls_custom_driver_i_143_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.335 r  u_pmod_cls_custom_driver_i_45/O
                         net (fo=1, routed)           0.462    26.797    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[90]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124    26.921 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[90]_i_1/O
                         net (fo=1, routed)           0.000    26.921    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[90]
    SLICE_X11Y94         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.527    55.914    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y94         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/C
                         clock pessimism              0.311    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029    56.044    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -26.921    
  -------------------------------------------------------------------
                         slack                                 29.123    

Slack (MET) :             29.213ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.566ns  (logic 6.986ns (33.969%)  route 13.580ns (66.031%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 55.901 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    s_clk_20mhz_BUFG
    SLICE_X9Y69          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     6.709 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=17, routed)          1.182     7.890    s_txt_temp_s16[0]
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     8.014 r  u_pmod_cls_custom_driver_i_475/O
                         net (fo=1, routed)           0.330     8.344    u_pmod_cls_custom_driver_i_475_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.939 r  u_pmod_cls_custom_driver_i_186/CO[3]
                         net (fo=1, routed)           0.000     8.939    u_pmod_cls_custom_driver_i_186_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  u_pmod_cls_custom_driver_i_831/CO[3]
                         net (fo=1, routed)           0.000     9.056    u_pmod_cls_custom_driver_i_831_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.275 r  u_pmod_cls_custom_driver_i_421/O[0]
                         net (fo=12, routed)          1.006    10.281    s_txt_temp_u160[9]
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.295    10.576 r  u_pmod_cls_custom_driver_i_1294/O
                         net (fo=1, routed)           0.000    10.576    u_pmod_cls_custom_driver_i_1294_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.108 r  u_pmod_cls_custom_driver_i_899/CO[3]
                         net (fo=1, routed)           0.009    11.117    u_pmod_cls_custom_driver_i_899_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.339 r  u_pmod_cls_custom_driver_i_910/O[0]
                         net (fo=3, routed)           0.720    12.059    u_pmod_cls_custom_driver_i_910_n_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.299    12.358 r  u_pmod_cls_custom_driver_i_901/O
                         net (fo=2, routed)           0.574    12.932    u_pmod_cls_custom_driver_i_901_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  u_pmod_cls_custom_driver_i_454/O
                         net (fo=2, routed)           0.726    13.782    u_pmod_cls_custom_driver_i_454_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.124    13.906 r  u_pmod_cls_custom_driver_i_458/O
                         net (fo=1, routed)           0.000    13.906    u_pmod_cls_custom_driver_i_458_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.154 r  u_pmod_cls_custom_driver_i_176/O[3]
                         net (fo=11, routed)          1.321    15.475    u_pmod_cls_custom_driver_i_176_n_4
    SLICE_X1Y78          LUT3 (Prop_lut3_I0_O)        0.306    15.781 r  u_pmod_cls_custom_driver_i_883/O
                         net (fo=2, routed)           0.868    16.649    u_pmod_cls_custom_driver_i_883_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    16.773 r  u_pmod_cls_custom_driver_i_887/O
                         net (fo=1, routed)           0.000    16.773    u_pmod_cls_custom_driver_i_887_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.379 r  u_pmod_cls_custom_driver_i_447/O[3]
                         net (fo=3, routed)           0.603    17.981    u_pmod_cls_custom_driver_i_447_n_4
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.306    18.287 r  u_pmod_cls_custom_driver_i_870/O
                         net (fo=1, routed)           0.632    18.920    u_pmod_cls_custom_driver_i_870_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.305 r  u_pmod_cls_custom_driver_i_442/CO[3]
                         net (fo=1, routed)           0.000    19.305    u_pmod_cls_custom_driver_i_442_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.462 f  u_pmod_cls_custom_driver_i_174/CO[1]
                         net (fo=5, routed)           0.605    20.066    u_pmod_cls_custom_driver_i_174_n_2
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.329    20.395 r  u_pmod_cls_custom_driver_i_440/O
                         net (fo=9, routed)           0.674    21.069    u_pmod_cls_custom_driver_i_440_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.116    21.185 r  u_pmod_cls_custom_driver_i_1249/O
                         net (fo=2, routed)           0.455    21.640    u_pmod_cls_custom_driver_i_1249_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.328    21.968 r  u_pmod_cls_custom_driver_i_864/O
                         net (fo=4, routed)           0.822    22.790    u_pmod_cls_custom_driver_i_864_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.152    22.942 f  u_pmod_cls_custom_driver_i_866/O
                         net (fo=1, routed)           0.652    23.594    u_pmod_cls_custom_driver_i_866_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.326    23.920 r  u_pmod_cls_custom_driver_i_439/O
                         net (fo=3, routed)           0.617    24.537    u_pmod_cls_custom_driver_i_439_n_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I0_O)        0.124    24.661 r  u_pmod_cls_custom_driver_i_436/O
                         net (fo=2, routed)           0.818    25.479    u_pmod_cls_custom_driver_i_436_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.124    25.603 r  u_pmod_cls_custom_driver_i_169/O
                         net (fo=1, routed)           0.664    26.267    u_pmod_cls_custom_driver_i_169_n_0
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.124    26.391 r  u_pmod_cls_custom_driver_i_60/O
                         net (fo=1, routed)           0.304    26.695    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[43]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.124    26.819 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[43]_i_1/O
                         net (fo=1, routed)           0.000    26.819    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[43]
    SLICE_X9Y81          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.514    55.901    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y81          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/C
                         clock pessimism              0.311    56.212    
                         clock uncertainty           -0.210    56.002    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.029    56.031    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                         -26.819    
  -------------------------------------------------------------------
                         slack                                 29.213    

Slack (MET) :             29.259ns  (required time - arrival time)
  Source:                 s_ld2_green_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.524ns  (logic 9.242ns (45.030%)  route 11.282ns (54.970%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.628     6.247    s_clk_20mhz_BUFG
    SLICE_X58Y90         FDRE                                         r  s_ld2_green_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.518     6.765 r  s_ld2_green_value_reg[0]/Q
                         net (fo=8, routed)           0.932     7.696    u_led_pwm_driver/i_color_led_green_value[2][7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[6]_P[1])
                                                      3.656    11.352 r  u_led_pwm_driver/p_0_out__5/P[1]
                         net (fo=7, routed)           1.668    13.021    u_led_pwm_driver/p_0_out__5_n_104
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.153    13.174 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_22/O
                         net (fo=2, routed)           0.708    13.881    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_22_n_0
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.331    14.212 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_24/O
                         net (fo=1, routed)           0.000    14.212    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_24_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.588 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.588    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.705 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.705    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_3_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.020 f  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_2/O[3]
                         net (fo=14, routed)          1.854    16.875    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_2_n_4
    SLICE_X64Y89         LUT1 (Prop_lut1_I0_O)        0.307    17.182 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_177/O
                         net (fo=1, routed)           0.000    17.182    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_177_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.580 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_150/CO[3]
                         net (fo=1, routed)           0.000    17.580    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_150_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.694 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_149/CO[3]
                         net (fo=1, routed)           0.000    17.694    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_149_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.808 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.808    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_127_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.922 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_95/CO[3]
                         net (fo=1, routed)           0.000    17.922    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_95_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.161 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_63/O[2]
                         net (fo=3, routed)           1.178    19.338    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_63_n_5
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.302    19.640 f  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_66/O
                         net (fo=2, routed)           1.486    21.126    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_66_n_0
    SLICE_X59Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.250 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_31/O
                         net (fo=2, routed)           0.643    21.894    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_31_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124    22.018 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_35/O
                         net (fo=1, routed)           0.000    22.018    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_35_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.550 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.550    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_12_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.772 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_5/O[0]
                         net (fo=3, routed)           0.892    23.664    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_5_n_7
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.299    23.963 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_23/O
                         net (fo=1, routed)           0.000    23.963    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_23_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.364 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.364    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_7_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.521 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_4/CO[1]
                         net (fo=19, routed)          1.921    26.442    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_4_n_2
    SLICE_X67Y91         LUT5 (Prop_lut5_I1_O)        0.329    26.771 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][4]_i_1/O
                         net (fo=1, routed)           0.000    26.771    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][4]_i_1_n_0
    SLICE_X67Y91         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.511    55.898    u_led_pwm_driver/i_clk
    SLICE_X67Y91         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][4]/C
                         clock pessimism              0.311    56.209    
                         clock uncertainty           -0.210    55.999    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)        0.031    56.030    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][4]
  -------------------------------------------------------------------
                         required time                         56.030    
                         arrival time                         -26.771    
  -------------------------------------------------------------------
                         slack                                 29.259    

Slack (MET) :             29.303ns  (required time - arrival time)
  Source:                 s_ld3_green_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.392ns  (logic 9.518ns (46.676%)  route 10.874ns (53.324%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 55.887 - 50.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.707     6.326    s_clk_20mhz_BUFG
    SLICE_X78Y78         FDRE                                         r  s_ld3_green_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y78         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  s_ld3_green_value_reg[0]/Q
                         net (fo=8, routed)           1.238     8.082    u_led_pwm_driver/i_color_led_green_value[3][7]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      3.656    11.738 r  u_led_pwm_driver/p_0_out__6/P[17]
                         net (fo=11, routed)          1.552    13.290    u_led_pwm_driver/p_0_out__6_n_88
    SLICE_X72Y76         LUT3 (Prop_lut3_I2_O)        0.154    13.444 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_22/O
                         net (fo=2, routed)           0.690    14.134    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_22_n_0
    SLICE_X72Y76         LUT4 (Prop_lut4_I3_O)        0.327    14.461 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_24/O
                         net (fo=1, routed)           0.000    14.461    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_24_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.862 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.862    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_12_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.976 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.976    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_3_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.090 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.090    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_2_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.204 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.204    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][6]_i_2_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.318    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][10]_i_2_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.652 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][14]_i_2/O[1]
                         net (fo=13, routed)          1.753    17.405    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][14]_i_2_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I1_O)        0.303    17.708 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_134/O
                         net (fo=1, routed)           0.000    17.708    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_134_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.314 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_95/O[3]
                         net (fo=3, routed)           1.173    19.486    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_95_n_4
    SLICE_X69Y83         LUT3 (Prop_lut3_I2_O)        0.306    19.792 f  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_96/O
                         net (fo=2, routed)           0.973    20.765    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_96_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.889 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_55/O
                         net (fo=2, routed)           1.000    21.889    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_55_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.013 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_59/O
                         net (fo=1, routed)           0.000    22.013    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_59_n_0
    SLICE_X71Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.563 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.563    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_27_n_0
    SLICE_X71Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.897 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_12/O[1]
                         net (fo=3, routed)           0.808    23.705    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_12_n_6
    SLICE_X70Y81         LUT4 (Prop_lut4_I1_O)        0.303    24.008 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_25/O
                         net (fo=1, routed)           0.000    24.008    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_25_n_0
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.541 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.541    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_7_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.698 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_4/CO[1]
                         net (fo=19, routed)          1.688    26.386    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_4_n_2
    SLICE_X67Y78         LUT5 (Prop_lut5_I1_O)        0.332    26.718 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][0]_i_1/O
                         net (fo=1, routed)           0.000    26.718    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][0]_i_1_n_0
    SLICE_X67Y78         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.500    55.887    u_led_pwm_driver/i_clk
    SLICE_X67Y78         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][0]/C
                         clock pessimism              0.311    56.198    
                         clock uncertainty           -0.210    55.988    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.032    56.020    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][0]
  -------------------------------------------------------------------
                         required time                         56.020    
                         arrival time                         -26.718    
  -------------------------------------------------------------------
                         slack                                 29.303    

Slack (MET) :             29.304ns  (required time - arrival time)
  Source:                 s_ld2_green_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.481ns  (logic 9.242ns (45.125%)  route 11.239ns (54.875%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.628     6.247    s_clk_20mhz_BUFG
    SLICE_X58Y90         FDRE                                         r  s_ld2_green_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.518     6.765 r  s_ld2_green_value_reg[0]/Q
                         net (fo=8, routed)           0.932     7.696    u_led_pwm_driver/i_color_led_green_value[2][7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[6]_P[1])
                                                      3.656    11.352 r  u_led_pwm_driver/p_0_out__5/P[1]
                         net (fo=7, routed)           1.668    13.021    u_led_pwm_driver/p_0_out__5_n_104
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.153    13.174 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_22/O
                         net (fo=2, routed)           0.708    13.881    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_22_n_0
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.331    14.212 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_24/O
                         net (fo=1, routed)           0.000    14.212    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][2]_i_24_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.588 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.588    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_12_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.705 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.705    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_3_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.020 f  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_2/O[3]
                         net (fo=14, routed)          1.854    16.875    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][2]_i_2_n_4
    SLICE_X64Y89         LUT1 (Prop_lut1_I0_O)        0.307    17.182 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_177/O
                         net (fo=1, routed)           0.000    17.182    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_177_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.580 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_150/CO[3]
                         net (fo=1, routed)           0.000    17.580    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_150_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.694 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_149/CO[3]
                         net (fo=1, routed)           0.000    17.694    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_149_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.808 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_127/CO[3]
                         net (fo=1, routed)           0.000    17.808    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_127_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.922 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_95/CO[3]
                         net (fo=1, routed)           0.000    17.922    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_95_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.161 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_63/O[2]
                         net (fo=3, routed)           1.178    19.338    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_63_n_5
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.302    19.640 f  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_66/O
                         net (fo=2, routed)           1.486    21.126    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_66_n_0
    SLICE_X59Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.250 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_31/O
                         net (fo=2, routed)           0.643    21.894    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_31_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124    22.018 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_35/O
                         net (fo=1, routed)           0.000    22.018    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_35_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.550 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.550    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_12_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.772 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_5/O[0]
                         net (fo=3, routed)           0.892    23.664    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_5_n_7
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.299    23.963 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_23/O
                         net (fo=1, routed)           0.000    23.963    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_23_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.364 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.364    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_7_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.521 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_4/CO[1]
                         net (fo=19, routed)          1.878    26.398    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][18]_i_4_n_2
    SLICE_X67Y91         LUT5 (Prop_lut5_I1_O)        0.329    26.727 r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][6]_i_1/O
                         net (fo=1, routed)           0.000    26.727    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][6]_i_1_n_0
    SLICE_X67Y91         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.511    55.898    u_led_pwm_driver/i_clk
    SLICE_X67Y91         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][6]/C
                         clock pessimism              0.311    56.209    
                         clock uncertainty           -0.210    55.999    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)        0.032    56.031    u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles_reg[2][6]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                         -26.727    
  -------------------------------------------------------------------
                         slack                                 29.304    

Slack (MET) :             29.307ns  (required time - arrival time)
  Source:                 s_ld3_green_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.387ns  (logic 9.518ns (46.687%)  route 10.869ns (53.313%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 55.887 - 50.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.707     6.326    s_clk_20mhz_BUFG
    SLICE_X78Y78         FDRE                                         r  s_ld3_green_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y78         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  s_ld3_green_value_reg[0]/Q
                         net (fo=8, routed)           1.238     8.082    u_led_pwm_driver/i_color_led_green_value[3][7]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      3.656    11.738 r  u_led_pwm_driver/p_0_out__6/P[17]
                         net (fo=11, routed)          1.552    13.290    u_led_pwm_driver/p_0_out__6_n_88
    SLICE_X72Y76         LUT3 (Prop_lut3_I2_O)        0.154    13.444 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_22/O
                         net (fo=2, routed)           0.690    14.134    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_22_n_0
    SLICE_X72Y76         LUT4 (Prop_lut4_I3_O)        0.327    14.461 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_24/O
                         net (fo=1, routed)           0.000    14.461    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][2]_i_24_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.862 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.862    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_12_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.976 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.976    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_3_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.090 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.090    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][2]_i_2_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.204 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.204    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][6]_i_2_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.318    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][10]_i_2_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.652 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][14]_i_2/O[1]
                         net (fo=13, routed)          1.753    17.405    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][14]_i_2_n_6
    SLICE_X68Y78         LUT2 (Prop_lut2_I1_O)        0.303    17.708 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_134/O
                         net (fo=1, routed)           0.000    17.708    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_134_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.314 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_95/O[3]
                         net (fo=3, routed)           1.173    19.486    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_95_n_4
    SLICE_X69Y83         LUT3 (Prop_lut3_I2_O)        0.306    19.792 f  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_96/O
                         net (fo=2, routed)           0.973    20.765    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_96_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.889 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_55/O
                         net (fo=2, routed)           1.000    21.889    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_55_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.013 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_59/O
                         net (fo=1, routed)           0.000    22.013    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_59_n_0
    SLICE_X71Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.563 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.563    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_27_n_0
    SLICE_X71Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.897 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_12/O[1]
                         net (fo=3, routed)           0.808    23.705    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_12_n_6
    SLICE_X70Y81         LUT4 (Prop_lut4_I1_O)        0.303    24.008 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_25/O
                         net (fo=1, routed)           0.000    24.008    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_25_n_0
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.541 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.541    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_7_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.698 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_4/CO[1]
                         net (fo=19, routed)          1.683    26.381    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][18]_i_4_n_2
    SLICE_X67Y78         LUT5 (Prop_lut5_I1_O)        0.332    26.713 r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][3]_i_1/O
                         net (fo=1, routed)           0.000    26.713    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][3]_i_1_n_0
    SLICE_X67Y78         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.500    55.887    u_led_pwm_driver/i_clk
    SLICE_X67Y78         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][3]/C
                         clock pessimism              0.311    56.198    
                         clock uncertainty           -0.210    55.988    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.031    56.019    u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles_reg[3][3]
  -------------------------------------------------------------------
                         required time                         56.019    
                         arrival time                         -26.713    
  -------------------------------------------------------------------
                         slack                                 29.307    

Slack (MET) :             29.331ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.499ns  (logic 7.217ns (35.207%)  route 13.282ns (64.793%))
  Logic Levels:           27  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X11Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     6.710 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=17, routed)          0.799     7.509    s_txt_yaxis_s16[0]
    SLICE_X12Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.633 r  u_pmod_cls_custom_driver_i_326/O
                         net (fo=1, routed)           0.568     8.201    u_pmod_cls_custom_driver_i_326_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.796 r  u_pmod_cls_custom_driver_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.796    u_pmod_cls_custom_driver_i_130_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  u_pmod_cls_custom_driver_i_599/CO[3]
                         net (fo=1, routed)           0.009     8.922    u_pmod_cls_custom_driver_i_599_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.141 r  u_pmod_cls_custom_driver_i_268/O[0]
                         net (fo=13, routed)          1.182    10.322    s_txt_yaxis_u160[9]
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.295    10.617 r  u_pmod_cls_custom_driver_i_1395/O
                         net (fo=1, routed)           0.000    10.617    u_pmod_cls_custom_driver_i_1395_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  u_pmod_cls_custom_driver_i_1089/CO[3]
                         net (fo=1, routed)           0.000    11.167    u_pmod_cls_custom_driver_i_1089_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.389 r  u_pmod_cls_custom_driver_i_667/O[0]
                         net (fo=3, routed)           0.591    11.980    u_pmod_cls_custom_driver_i_667_n_7
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.299    12.279 f  u_pmod_cls_custom_driver_i_1088/O
                         net (fo=2, routed)           0.446    12.725    u_pmod_cls_custom_driver_i_1088_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.849 r  u_pmod_cls_custom_driver_i_658/O
                         net (fo=2, routed)           0.720    13.569    u_pmod_cls_custom_driver_i_658_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.693 r  u_pmod_cls_custom_driver_i_662/O
                         net (fo=1, routed)           0.000    13.693    u_pmod_cls_custom_driver_i_662_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.094 r  u_pmod_cls_custom_driver_i_299/CO[3]
                         net (fo=1, routed)           0.009    14.103    u_pmod_cls_custom_driver_i_299_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.416 r  u_pmod_cls_custom_driver_i_116/O[3]
                         net (fo=15, routed)          1.180    15.597    u_pmod_cls_custom_driver_i_116_n_4
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.306    15.903 r  u_pmod_cls_custom_driver_i_651/O
                         net (fo=2, routed)           0.567    16.469    u_pmod_cls_custom_driver_i_651_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I3_O)        0.124    16.593 r  u_pmod_cls_custom_driver_i_655/O
                         net (fo=1, routed)           0.000    16.593    u_pmod_cls_custom_driver_i_655_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.020 r  u_pmod_cls_custom_driver_i_293/O[1]
                         net (fo=3, routed)           0.562    17.583    u_pmod_cls_custom_driver_i_293_n_6
    SLICE_X13Y80         LUT4 (Prop_lut4_I0_O)        0.306    17.889 r  u_pmod_cls_custom_driver_i_640/O
                         net (fo=1, routed)           0.521    18.409    u_pmod_cls_custom_driver_i_640_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.916 r  u_pmod_cls_custom_driver_i_288/CO[3]
                         net (fo=1, routed)           0.000    18.916    u_pmod_cls_custom_driver_i_288_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.073 f  u_pmod_cls_custom_driver_i_114/CO[1]
                         net (fo=4, routed)           0.765    19.838    u_pmod_cls_custom_driver_i_114_n_2
    SLICE_X12Y81         LUT4 (Prop_lut4_I0_O)        0.329    20.167 r  u_pmod_cls_custom_driver_i_287/O
                         net (fo=6, routed)           0.466    20.633    u_pmod_cls_custom_driver_i_287_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.124    20.757 r  u_pmod_cls_custom_driver_i_1374/O
                         net (fo=5, routed)           0.746    21.503    u_pmod_cls_custom_driver_i_1374_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.627 r  u_pmod_cls_custom_driver_i_1053/O
                         net (fo=1, routed)           1.037    22.664    u_pmod_cls_custom_driver_i_1053_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.788 r  u_pmod_cls_custom_driver_i_636/O
                         net (fo=4, routed)           1.041    23.829    u_pmod_cls_custom_driver_i_636_n_0
    SLICE_X14Y80         LUT3 (Prop_lut3_I1_O)        0.150    23.979 f  u_pmod_cls_custom_driver_i_626/O
                         net (fo=1, routed)           0.165    24.144    u_pmod_cls_custom_driver_i_626_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.328    24.472 r  u_pmod_cls_custom_driver_i_282/O
                         net (fo=3, routed)           0.664    25.136    u_pmod_cls_custom_driver_i_282_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.124    25.260 r  u_pmod_cls_custom_driver_i_110/O
                         net (fo=1, routed)           0.701    25.961    u_pmod_cls_custom_driver_i_110_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.124    26.085 r  u_pmod_cls_custom_driver_i_26/O
                         net (fo=1, routed)           0.543    26.628    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[27]
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124    26.752 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[27]_i_1/O
                         net (fo=1, routed)           0.000    26.752    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[27]
    SLICE_X10Y80         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.516    55.903    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y80         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.079    56.083    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         56.083    
                         arrival time                         -26.752    
  -------------------------------------------------------------------
                         slack                                 29.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.592%)  route 0.240ns (59.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.601     1.865    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     2.029 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[0]/Q
                         net (fo=2, routed)           0.240     2.269    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/DI[0]
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y24         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.213    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.605     1.869    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X3Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[19]/Q
                         net (fo=2, routed)           0.119     2.130    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[19]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.290 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.290    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.344 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.344    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[20]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.872     2.415    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X3Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[20]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.241    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reset_sync_20mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.030%)  route 0.313ns (68.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.564     1.828    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X55Y95         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.969 r  u_reset_sync_20mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.313     2.283    u_reset_sync_20mhz/p_0_in[3]
    SLICE_X49Y90         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.836     2.379    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y90         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.283     2.095    
    SLICE_X49Y90         FDPE (Hold_fdpe_C_D)         0.070     2.165    u_reset_sync_20mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 s_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.355ns (71.099%)  route 0.144ns (28.901%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.605     1.869    s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE                                         r  s_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  s_i_reg[3]/Q
                         net (fo=4, routed)           0.144     2.154    s_i_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.314 r  s_i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.315    s_i_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.369 r  s_i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.369    s_i_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  s_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.872     2.415    s_clk_20mhz_BUFG
    SLICE_X1Y100         FDRE                                         r  s_i_reg[4]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     2.241    s_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 s_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.366ns (71.722%)  route 0.144ns (28.278%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.605     1.869    s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE                                         r  s_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  s_i_reg[3]/Q
                         net (fo=4, routed)           0.144     2.154    s_i_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.314 r  s_i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.315    s_i_reg[0]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.380 r  s_i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.380    s_i_reg[4]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  s_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.872     2.415    s_clk_20mhz_BUFG
    SLICE_X1Y100         FDRE                                         r  s_i_reg[6]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     2.241    s_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602     1.866    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X4Y58          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=2, routed)           0.076     2.084    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt
    SLICE_X4Y58          FDSE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.873     2.416    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X4Y58          FDSE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.549     1.866    
    SLICE_X4Y58          FDSE (Hold_fdse_C_D)         0.075     1.941    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.607     1.871    u_led_pwm_driver/i_clk
    SLICE_X85Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDSE (Prop_fdse_C_Q)         0.141     2.012 f  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][3]/Q
                         net (fo=4, routed)           0.170     2.183    u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][3]
    SLICE_X85Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.228 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count[3][0]_i_3/O
                         net (fo=1, routed)           0.000     2.228    u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count[3][0]_i_3_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.343 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.343    u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][0]_i_2_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.397 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.397    u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][4]_i_1_n_7
    SLICE_X85Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.873     2.416    u_led_pwm_driver/i_clk
    SLICE_X85Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][4]/C
                         clock pessimism             -0.278     2.137    
    SLICE_X85Y100        FDSE (Hold_fdse_C_D)         0.105     2.242    u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.569     1.833    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X12Y67         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164     1.997 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[26]/Q
                         net (fo=1, routed)           0.051     2.048    s_hex_3axis_temp_measurements_final[26]
    SLICE_X13Y67         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.838     2.381    s_clk_20mhz_BUFG
    SLICE_X13Y67         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
                         clock pessimism             -0.534     1.846    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.046     1.892    s_hex_3axis_temp_measurements_display_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.568     1.832    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y68         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[34]/Q
                         net (fo=1, routed)           0.108     2.082    s_hex_3axis_temp_measurements_final[34]
    SLICE_X14Y67         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.838     2.381    s_clk_20mhz_BUFG
    SLICE_X14Y67         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[34]/C
                         clock pessimism             -0.533     1.847    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.076     1.923    s_hex_3axis_temp_measurements_display_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.569     1.833    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y67         FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[46]/Q
                         net (fo=2, routed)           0.109     2.084    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[46]
    SLICE_X12Y67         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.838     2.381    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X12Y67         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[46]/C
                         clock pessimism             -0.533     1.847    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.076     1.923    u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      FSM_onehot_s_tester_pr_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y69      s_hex_3axis_temp_measurements_display_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y71      s_hex_3axis_temp_measurements_display_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y69      s_hex_3axis_temp_measurements_display_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y69      u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y66      u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y71      u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y69      u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X15Y66     u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X15Y66     u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X15Y66     u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y65      FSM_onehot_s_tester_pr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y67      FSM_onehot_s_tester_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y65      FSM_onehot_s_tester_pr_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y67      FSM_onehot_s_tester_pr_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y65      FSM_onehot_s_tester_pr_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X4Y65      FSM_onehot_s_tester_pr_state_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y99      FSM_sequential_s_cls_upd_pr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y99      FSM_sequential_s_cls_upd_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y68      FSM_sequential_s_uartfeed_pr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X5Y68      FSM_sequential_s_uartfeed_pr_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.708ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 1.123ns (41.396%)  route 1.590ns (58.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 141.622 - 135.640 ) 
    Source Clock Delay      (SCD):    6.296ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.678     6.296    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.171 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           1.015     8.186    u_uart_tx_only/EMPTY
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.310 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.575     8.885    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.124     9.009 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.009    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.595   141.622    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.933    
                         clock uncertainty           -0.245   141.688    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029   141.717    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.717    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                132.708    

Slack (MET) :             132.760ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.608ns (31.685%)  route 1.311ns (68.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 141.576 - 135.640 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.715     6.334    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     6.790 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.692     7.481    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X5Y67          LUT3 (Prop_lut3_I0_O)        0.152     7.633 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.619     8.253    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y26         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.550   141.576    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.887    
                         clock uncertainty           -0.245   141.642    
    RAMB18_X0Y26         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.629   141.013    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.013    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                132.760    

Slack (MET) :             133.122ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.766ns (33.593%)  route 1.514ns (66.407%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 141.621 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.518     6.850 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           1.021     7.871    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.124     7.995 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=1, routed)           0.493     8.488    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.124     8.612 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     8.612    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.594   141.621    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.329   141.950    
                         clock uncertainty           -0.245   141.705    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029   141.734    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.734    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                133.122    

Slack (MET) :             133.142ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.852%)  route 1.430ns (71.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.941     7.729    u_uart_tx_only/s_ce_baud_1x
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.124     7.853 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.489     8.342    u_uart_tx_only/s_i_aux
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X5Y66          FDRE (Setup_fdre_C_CE)      -0.205   141.484    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.484    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                133.142    

Slack (MET) :             133.142ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.852%)  route 1.430ns (71.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.941     7.729    u_uart_tx_only/s_ce_baud_1x
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.124     7.853 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.489     8.342    u_uart_tx_only/s_i_aux
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X5Y66          FDRE (Setup_fdre_C_CE)      -0.205   141.484    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.484    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                133.142    

Slack (MET) :             133.154ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.580ns (28.266%)  route 1.472ns (71.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.941     7.729    u_uart_tx_only/s_ce_baud_1x
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.124     7.853 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.531     8.384    u_uart_tx_only/s_i_aux
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.327   141.952    
                         clock uncertainty           -0.245   141.707    
    SLICE_X2Y66          FDRE (Setup_fdre_C_CE)      -0.169   141.538    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.538    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                133.154    

Slack (MET) :             133.154ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.580ns (28.266%)  route 1.472ns (71.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.941     7.729    u_uart_tx_only/s_ce_baud_1x
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.124     7.853 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.531     8.384    u_uart_tx_only/s_i_aux
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.327   141.952    
                         clock uncertainty           -0.245   141.707    
    SLICE_X2Y66          FDRE (Setup_fdre_C_CE)      -0.169   141.538    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.538    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                133.154    

Slack (MET) :             133.171ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.897ns (40.215%)  route 1.334ns (59.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.717     6.336    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     6.814 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.901     7.714    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.295     8.009 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           0.433     8.442    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.566 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     8.566    u_uart_tx_only/so_uart_tx
    SLICE_X3Y66          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y66          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.329   141.954    
                         clock uncertainty           -0.245   141.709    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)        0.029   141.738    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.738    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                133.171    

Slack (MET) :             133.221ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.580ns (30.036%)  route 1.351ns (69.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.973     7.760    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     7.884 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.378     8.263    u_uart_tx_only/s_data_aux
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X4Y66          FDRE (Setup_fdre_C_CE)      -0.205   141.484    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.484    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                133.221    

Slack (MET) :             133.221ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.580ns (30.036%)  route 1.351ns (69.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.713     6.332    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.973     7.760    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     7.884 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.378     8.263    u_uart_tx_only/s_data_aux
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X4Y66          FDRE (Setup_fdre_C_CE)      -0.205   141.484    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.484    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                133.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.073     2.097    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.045     2.142 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.142    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.410    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.536     1.873    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.091     1.964    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.042%)  route 0.348ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y101         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDPE (Prop_fdpe_C_Q)         0.164     2.026 r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.348     2.374    u_reset_sync_7_37mhz/p_0_in[3]
    SLICE_X9Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.846     2.389    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.278     2.110    
    SLICE_X9Y95          FDPE (Hold_fdpe_C_D)         0.070     2.180    u_reset_sync_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.829%)  route 0.135ns (39.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.135     2.159    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.045     2.204 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.204    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.410    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.981    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.772%)  route 0.188ns (50.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.188     2.190    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X3Y66          LUT5 (Prop_lut5_I4_O)        0.045     2.235 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.235    u_uart_tx_only/so_uart_tx
    SLICE_X3Y66          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.413    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y66          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.512     1.900    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.091     1.991    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.575     1.839    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.980 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.170     2.151    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X9Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.846     2.389    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y95          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.549     1.839    
    SLICE_X9Y95          FDPE (Hold_fdpe_C_D)         0.066     1.905    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.179     2.183    u_uart_tx_only/s_i_aux_reg_n_0_[2]
    SLICE_X5Y66          LUT5 (Prop_lut5_I2_O)        0.042     2.225 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.225    u_uart_tx_only/s_i_val[3]
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.410    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.547     1.862    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.107     1.969    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     2.008 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.145    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X2Y69          LUT5 (Prop_lut5_I3_O)        0.103     2.248 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.248    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.410    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.131     1.991    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     2.008 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.145    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.099     2.244 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.244    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.410    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y69          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.981    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.187ns (42.422%)  route 0.254ns (57.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.254     2.256    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X2Y66          LUT3 (Prop_lut3_I0_O)        0.046     2.302 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.302    u_uart_tx_only/s_i_val[1]
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.413    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y66          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.512     1.900    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.131     2.031    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.682%)  route 0.197ns (58.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y84          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDPE (Prop_fdpe_C_Q)         0.141     2.004 r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.197     2.202    u_reset_sync_7_37mhz/p_0_in[8]
    SLICE_X5Y81          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y81          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.533     1.874    
    SLICE_X5Y81          FDPE (Hold_fdpe_C_D)         0.055     1.929    u_reset_sync_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y26     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y101     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y79      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y75      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y72      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y72      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y101     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y101     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y84      u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y69      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y75      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y72      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y79      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y75      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y79      u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y66      u_uart_tx_only/eo_uart_tx_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y66      u_uart_tx_only/s_data_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y66      u_uart_tx_only/s_data_aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y66      u_uart_tx_only/s_data_aux_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y66      u_uart_tx_only/s_data_aux_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y66      u_uart_tx_only/s_data_aux_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       48.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.168ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.124ns (11.547%)  route 0.950ns (88.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 55.989 - 50.000 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.950     7.748    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.872 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.872    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X5Y58          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.602    55.989    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X5Y58          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.221    
                         clock uncertainty           -0.210    56.011    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.029    56.040    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.040    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 48.168    

Slack (MET) :             48.448ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.124ns (15.562%)  route 0.673ns (84.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 55.989 - 50.000 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.673     7.471    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     7.595 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.595    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.602    55.989    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X4Y58          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.221    
                         clock uncertainty           -0.210    56.011    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.031    56.042    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.042    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 48.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.282ns  (logic 0.045ns (15.968%)  route 0.237ns (84.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 102.416 - 100.000 ) 
    Source Clock Delay      (SCD):    2.007ns = ( 102.007 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602   101.866    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141   102.007 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.237   102.244    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.045   102.289 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.289    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.873   102.416    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X4Y58          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.137    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.092   102.229    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.229    
                         arrival time                         102.289    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.384ns  (logic 0.045ns (11.721%)  route 0.339ns (88.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 102.416 - 100.000 ) 
    Source Clock Delay      (SCD):    2.007ns = ( 102.007 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602   101.866    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141   102.007 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.339   102.346    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.045   102.391 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.391    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X5Y58          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.873   102.416    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X5Y58          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.137    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.091   102.228    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.228    
                         arrival time                         102.391    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.288ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.146ns (9.157%)  route 1.448ns (90.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 55.976 - 50.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.813     7.658    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y102         LUT4 (Prop_lut4_I0_O)        0.146     7.804 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.635     8.440    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y102         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.590    55.976    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y102         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.208    
                         clock uncertainty           -0.210    55.998    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)       -0.271    55.727    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.727    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 47.288    

Slack (MET) :             47.524ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.124ns (7.269%)  route 1.582ns (92.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 55.974 - 50.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.582     8.427    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.124     8.551 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.551    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.588    55.974    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X6Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.206    
                         clock uncertainty           -0.210    55.996    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.079    56.075    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.075    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                 47.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.562ns  (logic 0.044ns (7.824%)  route 0.518ns (92.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 802.415 - 800.000 ) 
    Source Clock Delay      (SCD):    2.026ns = ( 802.026 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598   801.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164   802.026 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.289   802.315    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y102         LUT4 (Prop_lut4_I0_O)        0.044   802.359 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.229   802.589    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y102         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.872   802.415    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y102         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.136    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.004   802.140    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.140    
                         arrival time                         802.589    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.696ns  (logic 0.045ns (6.467%)  route 0.651ns (93.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 802.412 - 800.000 ) 
    Source Clock Delay      (SCD):    2.026ns = ( 802.026 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598   801.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164   802.026 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.651   802.677    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045   802.722 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   802.722    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.868   802.412    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X6Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   802.133    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121   802.254    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -802.254    
                         arrival time                         802.722    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.687ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.468ns (28.874%)  route 1.152ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.152    21.619    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.019    51.306    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.306    
                         arrival time                         -21.619    
  -------------------------------------------------------------------
                         slack                                 29.687    

Slack (MET) :             29.855ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.487ns (33.404%)  route 0.970ns (66.596%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.970    21.457    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.014    51.311    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.311    
                         arrival time                         -21.457    
  -------------------------------------------------------------------
                         slack                                 29.855    

Slack (MET) :             29.888ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.465ns (32.667%)  route 0.958ns (67.333%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.958    21.423    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.014    51.311    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.311    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 29.888    

Slack (MET) :             29.888ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.497ns (34.895%)  route 0.928ns (65.105%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.928    21.425    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.425    
  -------------------------------------------------------------------
                         slack                                 29.888    

Slack (MET) :             30.399ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.453ns (49.305%)  route 0.466ns (50.695%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 51.867 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.466    20.919    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.603    51.867    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.867    
                         clock uncertainty           -0.535    51.332    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.014    51.318    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.318    
                         arrival time                         -20.919    
  -------------------------------------------------------------------
                         slack                                 30.399    

Slack (MET) :             30.429ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.480ns (53.923%)  route 0.410ns (46.077%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 51.867 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.410    20.890    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.603    51.867    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.867    
                         clock uncertainty           -0.535    51.332    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.014    51.318    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.318    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 30.429    

Slack (MET) :             30.513ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.455ns (56.413%)  route 0.352ns (43.587%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 51.868 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.352    20.807    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.604    51.868    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.868    
                         clock uncertainty           -0.535    51.333    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.014    51.319    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.319    
                         arrival time                         -20.807    
  -------------------------------------------------------------------
                         slack                                 30.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.429ns (68.644%)  route 0.653ns (31.356%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.653     7.081    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.725     6.344    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.344    
                         clock uncertainty            0.535     6.879    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.192     7.071    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.071    
                         arrival time                           7.081    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.453ns (65.511%)  route 0.765ns (34.489%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.765     7.218    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.724     6.343    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.535     6.878    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.192     7.070    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.070    
                         arrival time                           7.218    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.427ns (61.824%)  route 0.881ns (38.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.881     7.308    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.724     6.343    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.535     6.878    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.196     7.074    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.438ns (46.046%)  route 1.685ns (53.954%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.685     8.124    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.192     7.051    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.051    
                         arrival time                           8.124    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 1.470ns (46.736%)  route 1.676ns (53.264%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.676     8.146    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.192     7.054    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.146    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.460ns (45.407%)  route 1.755ns (54.593%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.755     8.215    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.196     7.055    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           8.215    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.441ns (42.447%)  route 1.954ns (57.553%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.954     8.395    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.180     7.039    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                           8.395    
  -------------------------------------------------------------------
                         slack                                  1.355    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 3.991ns (48.977%)  route 4.157ns (51.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.635     6.254    u_led_pwm_driver/i_clk
    SLICE_X36Y85         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     6.710 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           4.157    10.867    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    14.402 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    14.402    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 3.986ns (51.489%)  route 3.755ns (48.511%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.628     6.247    u_led_pwm_driver/i_clk
    SLICE_X44Y84         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     6.703 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.755    10.458    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.987 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.987    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 4.062ns (53.353%)  route 3.552ns (46.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.623     6.241    u_led_pwm_driver/i_clk
    SLICE_X38Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     6.759 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.552    10.311    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.855 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.855    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 3.992ns (52.913%)  route 3.552ns (47.087%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.624     6.242    u_led_pwm_driver/i_clk
    SLICE_X37Y104        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     6.698 r  u_led_pwm_driver/g_operate_color_red_pwm[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.552    10.251    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.786 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.786    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 4.034ns (54.022%)  route 3.434ns (45.978%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.624     6.243    u_led_pwm_driver/i_clk
    SLICE_X54Y91         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     6.761 r  u_led_pwm_driver/g_operate_color_green_pwm[1].eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.434    10.194    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.711 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.711    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 3.998ns (54.388%)  route 3.353ns (45.612%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.616     6.234    u_led_pwm_driver/i_clk
    SLICE_X48Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     6.690 r  u_led_pwm_driver/g_operate_color_red_pwm[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           3.353    10.043    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.585 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.585    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 4.047ns (55.618%)  route 3.230ns (44.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.609     6.227    u_led_pwm_driver/i_clk
    SLICE_X54Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.518     6.745 r  u_led_pwm_driver/g_operate_color_green_pwm[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.230     9.975    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.504 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.504    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 4.039ns (57.054%)  route 3.041ns (42.946%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X62Y86         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.518     6.764 r  u_led_pwm_driver/g_operate_color_green_pwm[3].eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.041     9.804    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.326 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.326    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 4.033ns (59.194%)  route 2.780ns (40.806%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.633     6.252    u_led_pwm_driver/i_clk
    SLICE_X70Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.518     6.770 r  u_led_pwm_driver/g_operate_color_green_pwm[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           2.780     9.550    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.065 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.065    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.064ns (61.251%)  route 2.571ns (38.749%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.725     6.344    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y98          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518     6.862 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           2.571     9.433    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.979 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    12.979    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.979    
  -------------------------------------------------------------------
                         slack                                  6.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.076ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 1.360ns (77.877%)  route 0.386ns (22.123%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X86Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           0.386     2.393    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.611 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.611    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                 33.076    

Slack (MET) :             33.079ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 1.410ns (80.686%)  route 0.338ns (19.314%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602     1.866    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X5Y58          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.338     2.345    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.614 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.614    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                 33.079    

Slack (MET) :             33.170ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 1.435ns (78.072%)  route 0.403ns (21.928%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.603     1.867    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X6Y56          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.403     2.434    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.705 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.705    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                 33.170    

Slack (MET) :             33.176ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 1.418ns (76.917%)  route 0.426ns (23.083%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X0Y58          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.426     2.434    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.711 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.711    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                 33.176    

Slack (MET) :             33.180ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 1.416ns (79.580%)  route 0.363ns (20.420%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.671     1.936    u_led_pwm_driver/i_clk
    SLICE_X0Y49          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     2.077 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.363     2.440    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.715 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.715    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                 33.180    

Slack (MET) :             33.187ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 1.461ns (78.690%)  route 0.396ns (21.310%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602     1.866    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X5Y58          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.128     1.994 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.396     2.390    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.333     3.722 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                 33.187    

Slack (MET) :             33.201ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 1.374ns (73.665%)  route 0.491ns (26.335%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.607     1.871    u_led_pwm_driver/i_clk
    SLICE_X88Y96         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.164     2.035 r  u_led_pwm_driver/g_operate_color_red_pwm[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.491     2.526    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.736 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.736    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                 33.201    

Slack (MET) :             33.207ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 1.357ns (72.128%)  route 0.525ns (27.872%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X81Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.525     2.526    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.742 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.742    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                 33.207    

Slack (MET) :             33.328ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.399ns (69.924%)  route 0.602ns (30.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.597     1.861    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y103         FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.602     2.627    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.863 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.863    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                 33.328    

Slack (MET) :             33.395ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 1.380ns (66.858%)  route 0.684ns (33.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X80Y90         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.164     2.029 r  u_led_pwm_driver/g_operate_color_red_pwm[3].eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.684     2.714    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.930 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.930    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                 33.395    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       39.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.425ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 3.979ns (50.172%)  route 3.951ns (49.828%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.717     6.336    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y66          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.951    10.743    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.265 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.265    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                 39.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.231ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.364ns (53.305%)  route 1.195ns (46.695%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y66          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.195     3.200    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.423 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.423    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.423    
  -------------------------------------------------------------------
                         slack                                 85.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       40.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.556ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 0.456ns (6.618%)  route 6.434ns (93.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 55.952 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.621     6.240    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y79         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDPE (Prop_fdpe_C_Q)         0.456     6.696 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=767, routed)         6.434    13.130    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.566    55.952    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.263    
                         clock uncertainty           -0.210    56.054    
    RAMB18_X0Y22         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.686    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.686    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                 40.556    

Slack (MET) :             40.955ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.456ns (7.029%)  route 6.031ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.621     6.240    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y79         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDPE (Prop_fdpe_C_Q)         0.456     6.696 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=767, routed)         6.031    12.727    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.562    55.948    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.259    
                         clock uncertainty           -0.210    56.050    
    RAMB18_X0Y24         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.682    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.682    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                 40.955    

Slack (MET) :             41.623ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.456ns (7.830%)  route 5.368ns (92.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 55.953 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.621     6.240    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y79         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDPE (Prop_fdpe_C_Q)         0.456     6.696 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=767, routed)         5.368    12.064    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.567    55.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.264    
                         clock uncertainty           -0.210    56.055    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.687    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.687    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                 41.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.106ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.141ns (5.390%)  route 2.475ns (94.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.557     1.821    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y79         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.962 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=767, routed)         2.475     4.437    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.141ns (4.758%)  route 2.822ns (95.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.557     1.821    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y79         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.962 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=767, routed)         2.822     4.785    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.328    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.629ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.141ns (4.495%)  route 2.996ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.557     1.821    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X49Y79         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.962 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=767, routed)         2.996     4.958    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.888     2.431    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.919    
    RAMB18_X0Y22         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.330    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           4.958    
  -------------------------------------------------------------------
                         slack                                  3.629    





