
USB3_Tests.elf:     file format elf32-littlenios2
USB3_Tests.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x0001fa28 memsz 0x000200c0 flags rwx
    LOAD off    0x00021000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00021000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001bd58  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001df4  8021bf9c  8021bf9c  0001cf9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  8021dd90  8021dd90  0001ed90  2**4
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000698  8021fa48  8021fa48  00020a48  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  802200e0  802200e0  00021000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00021000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00021000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001250  00000000  00000000  00021028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00030845  00000000  00000000  00022278  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000be30  00000000  00000000  00052abd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000100c4  00000000  00000000  0005e8ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000036c8  00000000  00000000  0006e9b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005ec3  00000000  00000000  0007207c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001d8ef  00000000  00000000  00077f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  00095830  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001c90  00000000  00000000  00095870  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0009c035  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  0009c038  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0009c044  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0009c045  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0009c046  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0009c04a  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0009c04e  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  0009c052  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  0009c05d  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  0009c068  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  0009c073  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  0009c084  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     001f5c95  00000000  00000000  0009c0d7  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
8021bf9c l    d  .rodata	00000000 .rodata
8021dd90 l    d  .rwdata	00000000 .rwdata
8021fa48 l    d  .bss	00000000 .bss
802200e0 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../USB3_Tests_bsp//obj/HAL/src/crt0.o
80200278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 simucam_dma.c
00000000 l    df *ABS*	00000000 crc.c
8021caa4 l     O .rodata	00000100 crc8_table
8021cba4 l     O .rodata	00000100 crc8_koop_table
8021cca4 l     O .rodata	00000200 crc16_table
8021cea4 l     O .rodata	00000200 crc16_ccitt_table
8021d0a4 l     O .rodata	00000400 crc32_table
00000000 l    df *ABS*	00000000 ftdi.c
8021fa60 l     O .bss	00000004 viRxBuffHoldContext
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
802045bc l     F .text	00000134 msgdma_write_extended_descriptor
802046f0 l     F .text	0000015c msgdma_construct_extended_descriptor
8020484c l     F .text	00000288 msgdma_descriptor_async_transfer
80204ad4 l     F .text	00000348 msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 hello_world.c
8021fa6c l     O .bss	00000004 viFtdiHoldContext
00000000 l    df *ABS*	00000000 pattern.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
8021dd90 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021d92e l     O .rodata	00000010 zeroes.4389
8021d93e l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
8021d94e l     O .rodata	00000010 zeroes.4404
8020b264 l     F .text	000000bc __sbprintf
8021d95e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8020b474 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8020cfa4 l     F .text	00000008 __fp_unlock
8020cfb8 l     F .text	0000019c __sinit.part.1
8020d154 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
8021e1d4 l     O .rwdata	00000020 lc_ctype_charset
8021e1b4 l     O .rwdata	00000020 lc_message_charset
8021e1f4 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8021d98c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021dac0 l     O .rodata	00000010 blanks.4332
8021dab0 l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
80211814 l     F .text	000000fc __sprint_r.part.0
8021dae0 l     O .rodata	00000010 blanks.4348
8021dad0 l     O .rodata	00000010 zeroes.4349
80212da0 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
80216b20 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
80216c4c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
80216c78 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
80216ee4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
80216fc4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
80217198 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8021fa34 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
802175b8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
802176ec l     F .text	00000034 alt_dev_reg
8021e7e0 l     O .rwdata	00001060 jtag_uart_0
8021f840 l     O .rwdata	000000c4 rs232_uart
8021f910 l     O .rwdata	00000060 dma_DDR_M1
8021f970 l     O .rwdata	00000060 dma_DDR_M2
8021f9d0 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
80217a64 l     F .text	0000020c altera_avalon_jtag_uart_irq
80217c70 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
802182a8 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
80218558 l     F .text	0000009c altera_avalon_uart_irq
802185f4 l     F .text	000000e4 altera_avalon_uart_rxirq
802186d8 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
80218874 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
80218a8c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
80218c74 l     F .text	0000003c alt_get_errno
80218cb0 l     F .text	00000094 alt_msgdma_write_standard_descriptor
80218d44 l     F .text	0000012c alt_msgdma_write_extended_descriptor
80218e70 l     F .text	00000184 alt_msgdma_irq
80218ff4 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
80219080 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
802191d4 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
802194a4 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
80219aec l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
80219b90 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8021ad68 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8021b238 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
8021b378 l     F .text	0000003c alt_get_errno
8021b3b4 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8021fab4 g     O .bss	00000004 alt_instruction_exception_handler
8021ab24 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
8020fa4c g     F .text	00000074 _mprec_log10
80203ef0 g     F .text	00000100 I2C_Read
8020fb38 g     F .text	0000008c __any_on
8021333c g     F .text	00000054 _isatty_r
8021d998 g     O .rodata	00000028 __mprec_tinytens
802170d4 g     F .text	0000007c alt_main
80206c48 g     F .text	000000c0 _puts_r
8021ffe0 g     O .bss	00000100 alt_irq
80213390 g     F .text	00000060 _lseek_r
802039fc g     F .text	0000003c uliFTDInDataLeftInBuffer
80203c48 g     F .text	00000038 vFTDIIrqGlobalEn
80215588 g     F .text	00000088 .hidden __eqdf2
802198cc g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
802200e0 g       *ABS*	00000000 __alt_heap_start
8021fa65 g     O .bss	00000001 SspdConfigControl
80206c0c g     F .text	0000003c printf
802135a8 g     F .text	0000009c _wcrtomb_r
802102c8 g     F .text	0000005c __sseek
8020d2f4 g     F .text	00000010 __sinit
80204ed4 g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
80213450 g     F .text	00000140 __swbuf_r
8020ddbc g     F .text	0000007c _setlocale_r
8021f9fc g     O .rwdata	00000004 LedsPainelControl
8021fae0 g     O .bss	00000100 cDebugBuffer
8020d15c g     F .text	00000068 __sfmoreglue
80217174 g     F .text	00000024 __malloc_unlock
8021fa68 g     O .bss	00000004 iTimeElapsed
80202598 g     F .text	00000078 uliXorshift32
80206104 g     F .text	00000440 .hidden __divsf3
80203c04 g     F .text	00000044 vFTDIIrqRxBuffInit
8021fa70 g     O .bss	00000004 fp
8020e944 g     F .text	0000015c memmove
8020d2dc g     F .text	00000018 _cleanup
8020ebc8 g     F .text	000000a8 _Balloc
8021981c g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
8021fa4c g     O .bss	00000004 pxDmaM1Dev
802039c4 g     F .text	00000038 ucFTDIGetError
80215610 g     F .text	000000dc .hidden __gtdf2
8021b834 g     F .text	00000024 altera_nios2_gen2_irq_init
8020424c g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
802132e0 g     F .text	0000005c _fstat_r
8021fa98 g     O .bss	00000004 errno
80210244 g     F .text	00000008 __seofread
802105d8 g     F .text	0000123c ___svfiprintf_internal_r
8021faa4 g     O .bss	00000004 alt_argv
802279fc g       *ABS*	00000000 _gp
80217588 g     F .text	00000030 usleep
802044d4 g     F .text	00000078 bSetBoardLeds
80203b60 g     F .text	000000a4 vFTDIRxBufferIRQHandler
8021a3b0 g     F .text	00000144 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8021e65c g     O .rwdata	00000180 alt_fd_list
8021af08 g     F .text	00000090 alt_find_dev
80206a94 g     F .text	00000148 memcpy
802036b0 g     F .text	00000074 crc__CRC16CCITTU
8020cfac g     F .text	0000000c _cleanup_r
80216874 g     F .text	000000dc .hidden __floatsidf
8021b2fc g     F .text	0000007c alt_io_redirect
802156ec g     F .text	000000f4 .hidden __ltdf2
80205538 g     F .text	000001c8 vFtdiHandleIrq
802026c4 g     F .text	000000bc bSdmaInitM2Dma
8021bf9c g       *ABS*	00000000 __DTOR_END__
8021a860 g     F .text	000000ac alt_msgdma_start_prefetcher_with_extd_desc_list
8021ab60 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8021aad0 g     F .text	00000054 alt_msgdma_register_callback
80206d08 g     F .text	00000014 puts
8021ba04 g     F .text	0000009c alt_exception_cause_generated_bad_addr
80210128 g     F .text	00000074 __fpclassifyd
8020f9a8 g     F .text	000000a4 __ratio
80212d84 g     F .text	0000001c __vfiprintf_internal
8020324c g     F .text	00000204 bSdmaDmaM2FtdiTransfer
80217e68 g     F .text	0000021c altera_avalon_jtag_uart_read
8021a01c g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
80206bdc g     F .text	00000030 _printf_r
80214338 g     F .text	00000064 .hidden __udivsi3
80216f20 g     F .text	000000a4 isatty
8021fa64 g     O .bss	00000001 LedsBoardControl
8021d9e8 g     O .rodata	000000c8 __mprec_tens
8020de38 g     F .text	0000000c __locale_charset
80206544 g     F .text	000000c8 .hidden __lesf2
80203ff0 g     F .text	00000158 I2C_MultipleRead
8021fa94 g     O .bss	00000004 __malloc_top_pad
8021fa08 g     O .rwdata	00000004 __mb_cur_max
80203cf0 g     F .text	00000038 vFTDIIrqRxBuffLastRdableEn
8020de68 g     F .text	0000000c _localeconv_r
8020efd4 g     F .text	0000003c __i2b
8020d778 g     F .text	000004bc __sfvwrite_r
8021019c g     F .text	00000054 _sbrk_r
80203d60 g     F .text	00000038 vFTDIIrqRxCommErrEn
80203514 g     F .text	0000004c crc__CRC8KOOPU
802133f0 g     F .text	00000060 _read_r
8021ad40 g     F .text	00000028 alt_dcache_flush
8021fa74 g     O .bss	00000004 iTimeStart
8020215c g     F .text	0000043c bDdr2MemoryRandomReadTest
8021fa28 g     O .rwdata	00000004 alt_max_fd
80212fd4 g     F .text	000000f0 _fclose_r
8020cf74 g     F .text	00000030 fflush
8021fa90 g     O .bss	00000004 __malloc_max_sbrked_mem
80216d64 g     F .text	00000180 alt_irq_register
80206820 g     F .text	00000110 .hidden __extendsfdf2
80203d98 g     F .text	00000080 I2C_TestAdress
802143f4 g     F .text	000008ac .hidden __adddf3
802035d8 g     F .text	00000060 crc__CRC16U
8020f750 g     F .text	0000010c __b2d
80219d7c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8021fa54 g     O .bss	00000004 ESdmaFtdiOperation
80213d08 g     F .text	00000538 .hidden __umoddi3
80217000 g     F .text	000000d4 lseek
8021fa00 g     O .rwdata	00000004 _global_impure_ptr
802054f4 g     F .text	00000044 bSSDisplayUpdate
80203a38 g     F .text	000000f4 bFTDIRequestFullImage
8020fbc4 g     F .text	00000564 _realloc_r
802200e0 g       *ABS*	00000000 __bss_end
8021b148 g     F .text	000000f0 alt_iic_isr_register
80217480 g     F .text	00000108 alt_tick
8021a964 g     F .text	0000016c alt_msgdma_init
80213790 g     F .text	00000578 .hidden __udivdi3
8021323c g     F .text	00000024 _fputwc_r
8021d9c0 g     O .rodata	00000028 __mprec_bigtens
8020edb8 g     F .text	00000104 __s2b
80216950 g     F .text	000000a8 .hidden __floatunsidf
8020f490 g     F .text	00000060 __mcmp
802184ac g     F .text	000000ac altera_avalon_uart_init
8021abd8 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
80202be8 g     F .text	00000470 bSdmaDmaM2Transfer
8020d314 g     F .text	00000018 __fp_lock_all
8021b0fc g     F .text	0000004c alt_ic_irq_enabled
80203e18 g     F .text	000000d8 I2C_Write
802173e4 g     F .text	0000009c alt_alarm_stop
8021fa9c g     O .bss	00000004 alt_irq_active
802000fc g     F .exceptions	000000d4 alt_irq_handler
8021e634 g     O .rwdata	00000028 alt_dev_null
802199b4 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
802038f4 g     F .text	00000034 vFTDIStop
80204148 g     F .text	0000008c i2c_start
8021a7b4 g     F .text	000000ac alt_msgdma_start_prefetcher_with_std_desc_list
80216c2c g     F .text	00000020 alt_dcache_flush_all
8020eebc g     F .text	00000068 __hi0bits
802167f4 g     F .text	00000080 .hidden __fixdfsi
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
8021fa20 g     O .rwdata	00000008 alt_dev_list
802175f4 g     F .text	000000f8 write
8021bb68 g     F .text	000000a0 _putc_r
80216cb4 g     F .text	000000b0 fstat
802156ec g     F .text	000000f4 .hidden __ledf2
8020f208 g     F .text	00000140 __pow5mult
80211928 g     F .text	0000145c ___vfiprintf_internal_r
8021fa88 g     O .bss	00000004 __nlocale_changed
8021439c g     F .text	00000058 .hidden __umodsi3
80219dd4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
802200e0 g       *ABS*	00000000 end
80218ac8 g     F .text	000001ac altera_avalon_uart_write
802179a4 g     F .text	000000c0 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8021bf9c g       *ABS*	00000000 __CTOR_LIST__
80240000 g       *ABS*	00000000 __alt_stack_pointer
80201d44 g     F .text	00000418 bDdr2MemoryRandomWriteTest
80218320 g     F .text	0000007c alt_avalon_timer_sc_init
802183fc g     F .text	00000060 altera_avalon_uart_write_fd
80206930 g     F .text	00000064 .hidden __clzsi2
8021845c g     F .text	00000050 altera_avalon_uart_close_fd
80218084 g     F .text	00000224 altera_avalon_jtag_uart_write
8020d304 g     F .text	00000004 __sfp_lock_acquire
8020e860 g     F .text	000000e4 memchr
80209050 g     F .text	000021f8 ___vfprintf_internal_r
80206d1c g     F .text	00000058 _sprintf_r
8020d468 g     F .text	00000310 _free_r
8021b5cc g     F .text	0000022c alt_printf
8020de44 g     F .text	00000010 __locale_mb_cur_max
80205c38 g     F .text	000001d8 vFillCheckMemoryPattern
8021bde8 g     F .text	00000180 __call_exitprocs
80203724 g     F .text	0000007c crc__CRC16CCITT
8021fa84 g     O .bss	00000004 __mlocale_changed
8021fa0c g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	00000038 _start
8021faac g     O .bss	00000004 _alt_tick_rate
8020f348 g     F .text	00000148 __lshift
80203058 g     F .text	000001f4 bSdmaDmaM1FtdiTransfer
80205e68 g     F .text	00000054 vLittleToBigEndianMask
80219874 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8021fab0 g     O .bss	00000004 _alt_nticks
802171d4 g     F .text	000000fc read
80217758 g     F .text	000000e8 alt_sys_init
8020660c g     F .text	00000124 .hidden __floatsisf
80210408 g     F .text	000001d0 __ssprint_r
80200720 g     F .text	00000b74 bDdr2EepromDump
8021bcd0 g     F .text	00000118 __register_exitproc
8020f010 g     F .text	000001f8 __multiply
80217d10 g     F .text	00000068 altera_avalon_jtag_uart_close
8021fab8 g     O .bss	00000028 __malloc_current_mallinfo
8020f85c g     F .text	0000014c __d2b
80217840 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
8021b960 g     F .text	000000a4 alt_get_fd
802169f8 g     F .text	00000128 alt_busy_sleep
80212ebc g     F .text	00000054 _close_r
8020349c g     F .text	00000078 crc__CRC8
80219d24 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8021baec g     F .text	0000007c memcmp
80217900 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
802200e0 g       *ABS*	00000000 __alt_stack_base
8021fa78 g     O .bss	00000004 uliPaylodOffset
80217950 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
80206994 g     F .text	000000cc _fwrite_r
80219e2c g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8020b320 g     F .text	00000154 __swsetup_r
80214ca0 g     F .text	000008e8 .hidden __divdf3
8020d1c4 g     F .text	00000118 __sfp
8020fac0 g     F .text	00000078 __copybits
8021e22c g     O .rwdata	00000408 __malloc_av_
8020d310 g     F .text	00000004 __sinit_lock_release
8021fa48 g     O .bss	00000004 uliInitialState
802041d4 g     F .text	00000078 i2c_stop
802157e0 g     F .text	00000718 .hidden __muldf3
802101f0 g     F .text	00000054 __sread
8021b858 g     F .text	00000108 alt_find_file
8021ada4 g     F .text	000000a4 alt_dev_llist_insert
80217150 g     F .text	00000024 __malloc_lock
80217334 g     F .text	000000b0 sbrk
80206e78 g     F .text	000021d8 ___svfprintf_internal_r
8020cf18 g     F .text	0000005c _fflush_r
80212f10 g     F .text	000000c4 _calloc_r
8021fa48 g       *ABS*	00000000 __bss_start
8020eaa0 g     F .text	00000128 memset
8021a90c g     F .text	00000058 alt_msgdma_open
80205ebc g     F .text	00000248 pattern_createPattern
80205700 g     F .text	00000344 main
8021faa8 g     O .bss	00000004 alt_envp
8021fa8c g     O .bss	00000004 __malloc_max_total_mem
8021a10c g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
802178a0 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
8020437c g     F .text	00000158 i2c_read
80203450 g     F .text	0000004c crc__CRC8U
80213590 g     F .text	00000018 __swbuf
80206544 g     F .text	000000c8 .hidden __ltsf2
80210324 g     F .text	00000008 __sclose
80240000 g       *ABS*	00000000 __alt_heap_limit
802130c4 g     F .text	00000014 fclose
8021fa7c g     O .bss	00000004 bStopRx
8020b674 g     F .text	00001688 _dtoa_r
8021a4f4 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8020e054 g     F .text	0000080c _malloc_r
80203d28 g     F .text	00000038 vFTDIIrqRxBuffLastEmptyEn
80213704 g     F .text	00000030 __ascii_wctomb
8021fa2c g     O .rwdata	00000004 alt_errno
80219f64 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
80204f4c g     F .text	000004e0 POWER_SPI_RW
8020dc34 g     F .text	000000c4 _fwalk
8021bc08 g     F .text	000000c8 putc
80214240 g     F .text	00000084 .hidden __divsi3
8020d344 g     F .text	00000124 _malloc_trim_r
8021bf9c g       *ABS*	00000000 __CTOR_END__
8020027c g     F .text	000004a4 bDdr2EepromTest
8021032c g     F .text	000000dc strcmp
8021bf9c g       *ABS*	00000000 __DTOR_LIST__
80215588 g     F .text	00000088 .hidden __nedf2
80217720 g     F .text	00000038 alt_irq_init
802172d0 g     F .text	00000064 alt_release_fd
8021ab9c g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
80205a44 g     F .text	00000050 vFtdiInitIrq
8020395c g     F .text	00000034 vFTDIClear
80206d74 g     F .text	0000006c sprintf
80203638 g     F .text	00000078 crc__CRC16
8021d7e2 g     O .rodata	00000100 .hidden __clz_tab
802037a0 g     F .text	0000005c crc__CRC32U
8020134c g     F .text	00000538 bDdr2MemoryWriteTest
8021fa80 g     O .bss	00000004 _PathLocale
80204e1c g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
8021baa0 g     F .text	00000014 atexit
80212e5c g     F .text	00000060 _write_r
8020de74 g     F .text	00000018 setlocale
80219ecc g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8021fa04 g     O .rwdata	00000004 _impure_ptr
8021faa0 g     O .bss	00000004 alt_argc
8020ccfc g     F .text	0000021c __sflush_r
8021aea8 g     F .text	00000060 _do_dtors
8020de60 g     F .text	00000008 __locale_cjk_lang
8021fa58 g     O .bss	00000004 ESdmaBufferSide
80200020 g       .exceptions	00000000 alt_irq_entry
80203560 g     F .text	00000078 crc__CRC8KOOP
8020f6ec g     F .text	00000064 __ulp
8020d32c g     F .text	00000018 __fp_unlock_all
80203b2c g     F .text	00000034 vFTDIResetFullImage
8021fa18 g     O .rwdata	00000008 alt_fs_list
80203928 g     F .text	00000034 vFTDIStart
8021fbe0 g     O .bss	00000400 xSZData
80202610 g     F .text	000000b4 bSdmaInitM1Dma
8020de8c g     F .text	0000000c localeconv
80203990 g     F .text	00000034 vFTDIAbort
8021af98 g     F .text	00000050 alt_ic_isr_register
80206a60 g     F .text	00000034 fwrite
802037fc g     F .text	000000f8 crc__CRC32
8021fa48 g       *ABS*	00000000 _edata
8021839c g     F .text	00000060 altera_avalon_uart_read_fd
802200e0 g       *ABS*	00000000 _end
80201294 g     F .text	000000b8 bDdr2SwitchMemory
802130d8 g     F .text	00000164 __fputwc
80217d78 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
8021b070 g     F .text	0000008c alt_ic_irq_disable
80202780 g     F .text	00000468 bSdmaDmaM1Transfer
8021024c g     F .text	0000007c __swrite
8021fa10 g     O .rwdata	00000004 __malloc_trim_threshold
8020de54 g     F .text	0000000c __locale_msgcharset
80204f10 g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
8021bab4 g     F .text	00000038 exit
8020dcf8 g     F .text	000000c4 _fwalk_reent
8021a2a4 g     F .text	0000010c alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
80206730 g     F .text	000000f0 .hidden __floatunsisf
8020f4f0 g     F .text	000001fc __mdiff
802142c4 g     F .text	00000074 .hidden __modsi3
80240000 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
8020d308 g     F .text	00000004 __sfp_lock_release
8020454c g     F .text	00000070 bSetPainelLeds
80219a44 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
80201884 g     F .text	000004c0 bDdr2MemoryReadTest
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
80219924 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
80205a94 g     F .text	000001a4 vProtocolUsbTestAck
80218820 g     F .text	00000054 altera_avalon_uart_close
80205e10 g     F .text	00000058 uliLittleToBigEndianPixel
8021bf68 g     F .text	00000034 _exit
8021ac14 g     F .text	0000012c alt_alarm_start
80203c80 g     F .text	00000038 vFTDIIrqRxBuff0RdableEn
8021fa5c g     O .bss	00000004 ESdmaChBufferId
8020de98 g     F .text	000001bc __smakebuf_r
8021fa40 g     O .rwdata	00000008 alt_msgdma_list
80206de0 g     F .text	00000098 strlen
8021b478 g     F .text	00000154 open
80215610 g     F .text	000000dc .hidden __gedf2
8021b7f8 g     F .text	0000003c alt_putchar
80203cb8 g     F .text	00000038 vFTDIIrqRxBuff1RdableEn
8021fa14 g     O .rwdata	00000004 __wctomb
80211910 g     F .text	00000018 __sprint_r
8021fa50 g     O .bss	00000004 pxDmaM2Dev
8021fa30 g     O .rwdata	00000004 alt_priority_mask
8020542c g     F .text	000000c8 bSSDisplayConfig
8021afe8 g     F .text	00000088 alt_ic_irq_enable
8020b248 g     F .text	0000001c __vfprintf_internal
802188b0 g     F .text	000001dc altera_avalon_uart_read
80213734 g     F .text	0000005c _wctomb_r
80215ef8 g     F .text	000008fc .hidden __subdf3
8020ef24 g     F .text	000000b0 __lo0bits
8021fa38 g     O .rwdata	00000008 alt_alarm_list
8021ae48 g     F .text	00000060 _do_ctors
80213644 g     F .text	000000c0 wcrtomb
80216b5c g     F .text	000000d0 close
80213260 g     F .text	00000080 fputwc
8020d30c g     F .text	00000004 __sinit_lock_acquire
8020ec98 g     F .text	00000120 __multadd
8020ec70 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a008b4 	movhi	r2,32802
80200140:	10bff804 	addi	r2,r2,-32
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a008b4 	movhi	r2,32802
80200158:	10bff804 	addi	r2,r2,-32
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a02e17 	ldw	r2,-32584(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a02e17 	ldw	r2,-32584(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
80200244:	06e00934 	movhi	sp,32804
    ori sp, sp, %lo(__alt_stack_pointer)
80200248:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
8020024c:	06a008b4 	movhi	gp,32802
    ori gp, gp, %lo(_gp)
80200250:	d69e7f14 	ori	gp,gp,31228
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
80200254:	00a00874 	movhi	r2,32801
    ori r2, r2, %lo(__bss_start)
80200258:	10be9214 	ori	r2,r2,64072

    movhi r3, %hi(__bss_end)
8020025c:	00e008b4 	movhi	r3,32802
    ori r3, r3, %lo(__bss_end)
80200260:	18c03814 	ori	r3,r3,224

    beq r2, r3, 1f
80200264:	10c00326 	beq	r2,r3,80200274 <_start+0x30>

0:
    stw zero, (r2)
80200268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8020026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
80200270:	10fffd36 	bltu	r2,r3,80200268 <__reset+0xfa1e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
80200274:	02170d40 	call	802170d4 <alt_main>

80200278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
80200278:	003fff06 	br	80200278 <__reset+0xfa1e0278>

8020027c <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
8020027c:	defff604 	addi	sp,sp,-40
80200280:	dfc00915 	stw	ra,36(sp)
80200284:	df000815 	stw	fp,32(sp)
80200288:	df000804 	addi	fp,sp,32
8020028c:	2005883a 	mov	r2,r4
80200290:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
80200294:	00e008b4 	movhi	r3,32802
80200298:	18feb804 	addi	r3,r3,-1312
8020029c:	00a008b4 	movhi	r2,32802
802002a0:	10afe704 	addi	r2,r2,-16484
802002a4:	1009883a 	mov	r4,r2
802002a8:	00800884 	movi	r2,34
802002ac:	100d883a 	mov	r6,r2
802002b0:	200b883a 	mov	r5,r4
802002b4:	1809883a 	mov	r4,r3
802002b8:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
802002bc:	012008b4 	movhi	r4,32802
802002c0:	213eb804 	addi	r4,r4,-1312
802002c4:	0206c0c0 	call	80206c0c <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802002c8:	00bfe804 	movi	r2,-96
802002cc:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
802002d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802002d4:	e0bfff03 	ldbu	r2,-4(fp)
802002d8:	10000326 	beq	r2,zero,802002e8 <bDdr2EepromTest+0x6c>
802002dc:	10800060 	cmpeqi	r2,r2,1
802002e0:	10000a1e 	bne	r2,zero,8020030c <bDdr2EepromTest+0x90>
802002e4:	00001206 	br	80200330 <bDdr2EepromTest+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802002e8:	00a04034 	movhi	r2,33024
802002ec:	10816c04 	addi	r2,r2,1456
802002f0:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802002f4:	00a04034 	movhi	r2,33024
802002f8:	10817004 	addi	r2,r2,1472
802002fc:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200300:	00800044 	movi	r2,1
80200304:	e0bff915 	stw	r2,-28(fp)
		break;
80200308:	00001906 	br	80200370 <bDdr2EepromTest+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8020030c:	00a04034 	movhi	r2,33024
80200310:	10814804 	addi	r2,r2,1312
80200314:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200318:	00a04034 	movhi	r2,33024
8020031c:	10814c04 	addi	r2,r2,1328
80200320:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200324:	00800044 	movi	r2,1
80200328:	e0bff915 	stw	r2,-28(fp)
		break;
8020032c:	00001006 	br	80200370 <bDdr2EepromTest+0xf4>
	default:
		bSuccess = FALSE;
80200330:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80200334:	00e008b4 	movhi	r3,32802
80200338:	18feb804 	addi	r3,r3,-1312
8020033c:	00a008b4 	movhi	r2,32802
80200340:	10aff004 	addi	r2,r2,-16448
80200344:	1009883a 	mov	r4,r2
80200348:	00800bc4 	movi	r2,47
8020034c:	100d883a 	mov	r6,r2
80200350:	200b883a 	mov	r5,r4
80200354:	1809883a 	mov	r4,r3
80200358:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020035c:	012008b4 	movhi	r4,32802
80200360:	213eb804 	addi	r4,r4,-1312
80200364:	0206c0c0 	call	80206c0c <printf>
		;
#endif
		return bSuccess;
80200368:	e0bff917 	ldw	r2,-28(fp)
8020036c:	0000e706 	br	8020070c <bDdr2EepromTest+0x490>
	}

	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
80200370:	00e008b4 	movhi	r3,32802
80200374:	18feb804 	addi	r3,r3,-1312
80200378:	00a008b4 	movhi	r2,32802
8020037c:	10affc04 	addi	r2,r2,-16400
80200380:	1009883a 	mov	r4,r2
80200384:	008005c4 	movi	r2,23
80200388:	100d883a 	mov	r6,r2
8020038c:	200b883a 	mov	r5,r4
80200390:	1809883a 	mov	r4,r3
80200394:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80200398:	012008b4 	movhi	r4,32802
8020039c:	213eb804 	addi	r4,r4,-1312
802003a0:	0206c0c0 	call	80206c0c <printf>
#endif
	usleep(20 * 1000);
802003a4:	01138804 	movi	r4,20000
802003a8:	02175880 	call	80217588 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003ac:	e03ffc15 	stw	zero,-16(fp)
802003b0:	00002f06 	br	80200470 <bDdr2EepromTest+0x1f4>
		ucControlAddr = iI;
802003b4:	e0bffc17 	ldw	r2,-16(fp)
802003b8:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003bc:	e0bffd03 	ldbu	r2,-12(fp)
802003c0:	10c03fcc 	andi	r3,r2,255
802003c4:	18c0201c 	xori	r3,r3,128
802003c8:	18ffe004 	addi	r3,r3,-128
802003cc:	e13ffd43 	ldbu	r4,-11(fp)
802003d0:	e0bffe04 	addi	r2,fp,-8
802003d4:	d8800015 	stw	r2,0(sp)
802003d8:	200f883a 	mov	r7,r4
802003dc:	180d883a 	mov	r6,r3
802003e0:	e17ffb17 	ldw	r5,-20(fp)
802003e4:	e13ffa17 	ldw	r4,-24(fp)
802003e8:	0203ef00 	call	80203ef0 <I2C_Read>
802003ec:	e0bff915 	stw	r2,-28(fp)
				ucControlAddr, &ucValue);
		if (bSuccess) {
802003f0:	e0bff917 	ldw	r2,-28(fp)
802003f4:	10000e26 	beq	r2,zero,80200430 <bDdr2EepromTest+0x1b4>
#if DEBUG_ON
			sprintf(cDebugBuffer, "EEPROM[%03d]=%02Xh\n", ucControlAddr,
802003f8:	e0bffd43 	ldbu	r2,-11(fp)
802003fc:	e0fffe03 	ldbu	r3,-8(fp)
80200400:	18c03fcc 	andi	r3,r3,255
80200404:	180f883a 	mov	r7,r3
80200408:	100d883a 	mov	r6,r2
8020040c:	016008b4 	movhi	r5,32802
80200410:	29700204 	addi	r5,r5,-16376
80200414:	012008b4 	movhi	r4,32802
80200418:	213eb804 	addi	r4,r4,-1312
8020041c:	0206d740 	call	80206d74 <sprintf>
					ucValue);
			debug(fp, cDebugBuffer);
80200420:	012008b4 	movhi	r4,32802
80200424:	213eb804 	addi	r4,r4,-1312
80200428:	0206c0c0 	call	80206c0c <printf>
8020042c:	00000d06 	br	80200464 <bDdr2EepromTest+0x1e8>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
80200430:	00e008b4 	movhi	r3,32802
80200434:	18feb804 	addi	r3,r3,-1312
80200438:	00a008b4 	movhi	r2,32802
8020043c:	10b00704 	addi	r2,r2,-16356
80200440:	1009883a 	mov	r4,r2
80200444:	008005c4 	movi	r2,23
80200448:	100d883a 	mov	r6,r2
8020044c:	200b883a 	mov	r5,r4
80200450:	1809883a 	mov	r4,r3
80200454:	0206a940 	call	80206a94 <memcpy>
			debug(fp, cDebugBuffer);
80200458:	012008b4 	movhi	r4,32802
8020045c:	213eb804 	addi	r4,r4,-1312
80200460:	0206c0c0 	call	80206c0c <printf>
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200464:	e0bffc17 	ldw	r2,-16(fp)
80200468:	10800044 	addi	r2,r2,1
8020046c:	e0bffc15 	stw	r2,-16(fp)
80200470:	e0bffc17 	ldw	r2,-16(fp)
80200474:	10804008 	cmpgei	r2,r2,256
80200478:	1000021e 	bne	r2,zero,80200484 <bDdr2EepromTest+0x208>
8020047c:	e0bff917 	ldw	r2,-28(fp)
80200480:	103fcc1e 	bne	r2,zero,802003b4 <__reset+0xfa1e03b4>
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
			debug(fp, cDebugBuffer);
#endif
		}
	}
	if (bSuccess) {
80200484:	e0bff917 	ldw	r2,-28(fp)
80200488:	10000e26 	beq	r2,zero,802004c4 <bDdr2EepromTest+0x248>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Completed\n\n");
8020048c:	00e008b4 	movhi	r3,32802
80200490:	18feb804 	addi	r3,r3,-1312
80200494:	00a008b4 	movhi	r2,32802
80200498:	10b00d04 	addi	r2,r2,-16332
8020049c:	1009883a 	mov	r4,r2
802004a0:	00800884 	movi	r2,34
802004a4:	100d883a 	mov	r6,r2
802004a8:	200b883a 	mov	r5,r4
802004ac:	1809883a 	mov	r4,r3
802004b0:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
802004b4:	012008b4 	movhi	r4,32802
802004b8:	213eb804 	addi	r4,r4,-1312
802004bc:	0206c0c0 	call	80206c0c <printf>
802004c0:	00000d06 	br	802004f8 <bDdr2EepromTest+0x27c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Failed\n\n");
802004c4:	00e008b4 	movhi	r3,32802
802004c8:	18feb804 	addi	r3,r3,-1312
802004cc:	00a008b4 	movhi	r2,32802
802004d0:	10b01604 	addi	r2,r2,-16296
802004d4:	1009883a 	mov	r4,r2
802004d8:	008007c4 	movi	r2,31
802004dc:	100d883a 	mov	r6,r2
802004e0:	200b883a 	mov	r5,r4
802004e4:	1809883a 	mov	r4,r3
802004e8:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
802004ec:	012008b4 	movhi	r4,32802
802004f0:	213eb804 	addi	r4,r4,-1312
802004f4:	0206c0c0 	call	80206c0c <printf>
#endif
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
802004f8:	00e008b4 	movhi	r3,32802
802004fc:	18feb804 	addi	r3,r3,-1312
80200500:	00a008b4 	movhi	r2,32802
80200504:	10b01e04 	addi	r2,r2,-16264
80200508:	1009883a 	mov	r4,r2
8020050c:	00800604 	movi	r2,24
80200510:	100d883a 	mov	r6,r2
80200514:	200b883a 	mov	r5,r4
80200518:	1809883a 	mov	r4,r3
8020051c:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80200520:	012008b4 	movhi	r4,32802
80200524:	213eb804 	addi	r4,r4,-1312
80200528:	0206c0c0 	call	80206c0c <printf>
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
8020052c:	00800484 	movi	r2,18
80200530:	e0bffd85 	stb	r2,-10(fp)
80200534:	00bfe004 	movi	r2,-128
80200538:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
8020053c:	01138804 	movi	r4,20000
80200540:	02175880 	call	80217588 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200544:	e0bffd03 	ldbu	r2,-12(fp)
80200548:	10c03fcc 	andi	r3,r2,255
8020054c:	18c0201c 	xori	r3,r3,128
80200550:	18ffe004 	addi	r3,r3,-128
80200554:	e13ffdc3 	ldbu	r4,-9(fp)
80200558:	e0bffd83 	ldbu	r2,-10(fp)
8020055c:	d8800015 	stw	r2,0(sp)
80200560:	200f883a 	mov	r7,r4
80200564:	180d883a 	mov	r6,r3
80200568:	e17ffb17 	ldw	r5,-20(fp)
8020056c:	e13ffa17 	ldw	r4,-24(fp)
80200570:	0203e180 	call	80203e18 <I2C_Write>
80200574:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200578:	e0bff917 	ldw	r2,-28(fp)
8020057c:	10000e1e 	bne	r2,zero,802005b8 <bDdr2EepromTest+0x33c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
80200580:	00e008b4 	movhi	r3,32802
80200584:	18feb804 	addi	r3,r3,-1312
80200588:	00a008b4 	movhi	r2,32802
8020058c:	10b02404 	addi	r2,r2,-16240
80200590:	1009883a 	mov	r4,r2
80200594:	00800604 	movi	r2,24
80200598:	100d883a 	mov	r6,r2
8020059c:	200b883a 	mov	r5,r4
802005a0:	1809883a 	mov	r4,r3
802005a4:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
802005a8:	012008b4 	movhi	r4,32802
802005ac:	213eb804 	addi	r4,r4,-1312
802005b0:	0206c0c0 	call	80206c0c <printf>
802005b4:	00002f06 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802005b8:	e0bffd03 	ldbu	r2,-12(fp)
802005bc:	10c03fcc 	andi	r3,r2,255
802005c0:	18c0201c 	xori	r3,r3,128
802005c4:	18ffe004 	addi	r3,r3,-128
802005c8:	e13ffdc3 	ldbu	r4,-9(fp)
802005cc:	e0bffe44 	addi	r2,fp,-7
802005d0:	d8800015 	stw	r2,0(sp)
802005d4:	200f883a 	mov	r7,r4
802005d8:	180d883a 	mov	r6,r3
802005dc:	e17ffb17 	ldw	r5,-20(fp)
802005e0:	e13ffa17 	ldw	r4,-24(fp)
802005e4:	0203ef00 	call	80203ef0 <I2C_Read>
802005e8:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
802005ec:	e0bff917 	ldw	r2,-28(fp)
802005f0:	10000e1e 	bne	r2,zero,8020062c <bDdr2EepromTest+0x3b0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
802005f4:	00e008b4 	movhi	r3,32802
802005f8:	18feb804 	addi	r3,r3,-1312
802005fc:	00a008b4 	movhi	r2,32802
80200600:	10b02a04 	addi	r2,r2,-16216
80200604:	1009883a 	mov	r4,r2
80200608:	00800884 	movi	r2,34
8020060c:	100d883a 	mov	r6,r2
80200610:	200b883a 	mov	r5,r4
80200614:	1809883a 	mov	r4,r3
80200618:	0206a940 	call	80206a94 <memcpy>
			debug(fp, cDebugBuffer);
8020061c:	012008b4 	movhi	r4,32802
80200620:	213eb804 	addi	r4,r4,-1312
80200624:	0206c0c0 	call	80206c0c <printf>
80200628:	00001206 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
		} else {
			if (ucReadData != ucWriteData) {
8020062c:	e0bffe43 	ldbu	r2,-7(fp)
80200630:	10c03fcc 	andi	r3,r2,255
80200634:	e0bffd83 	ldbu	r2,-10(fp)
80200638:	18800e26 	beq	r3,r2,80200674 <bDdr2EepromTest+0x3f8>
				bSuccess = FALSE;
8020063c:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200640:	e0bffe43 	ldbu	r2,-7(fp)
80200644:	10803fcc 	andi	r2,r2,255
80200648:	e0fffd83 	ldbu	r3,-10(fp)
8020064c:	180f883a 	mov	r7,r3
80200650:	100d883a 	mov	r6,r2
80200654:	016008b4 	movhi	r5,32802
80200658:	29703304 	addi	r5,r5,-16180
8020065c:	012008b4 	movhi	r4,32802
80200660:	213eb804 	addi	r4,r4,-1312
80200664:	0206d740 	call	80206d74 <sprintf>
						"Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n",
						ucReadData, ucWriteData);
				debug(fp, cDebugBuffer);
80200668:	012008b4 	movhi	r4,32802
8020066c:	213eb804 	addi	r4,r4,-1312
80200670:	0206c0c0 	call	80206c0c <printf>
#endif
			}
		}
	}
	if (bSuccess) {
80200674:	e0bff917 	ldw	r2,-28(fp)
80200678:	10000e26 	beq	r2,zero,802006b4 <bDdr2EepromTest+0x438>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Completed\n\n");
8020067c:	00e008b4 	movhi	r3,32802
80200680:	18feb804 	addi	r3,r3,-1312
80200684:	00a008b4 	movhi	r2,32802
80200688:	10b04204 	addi	r2,r2,-16120
8020068c:	1009883a 	mov	r4,r2
80200690:	008008c4 	movi	r2,35
80200694:	100d883a 	mov	r6,r2
80200698:	200b883a 	mov	r5,r4
8020069c:	1809883a 	mov	r4,r3
802006a0:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
802006a4:	012008b4 	movhi	r4,32802
802006a8:	213eb804 	addi	r4,r4,-1312
802006ac:	0206c0c0 	call	80206c0c <printf>
802006b0:	00000d06 	br	802006e8 <bDdr2EepromTest+0x46c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Failed\n\n");
802006b4:	00e008b4 	movhi	r3,32802
802006b8:	18feb804 	addi	r3,r3,-1312
802006bc:	00a008b4 	movhi	r2,32802
802006c0:	10b04b04 	addi	r2,r2,-16084
802006c4:	1009883a 	mov	r4,r2
802006c8:	00800804 	movi	r2,32
802006cc:	100d883a 	mov	r6,r2
802006d0:	200b883a 	mov	r5,r4
802006d4:	1809883a 	mov	r4,r3
802006d8:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
802006dc:	012008b4 	movhi	r4,32802
802006e0:	213eb804 	addi	r4,r4,-1312
802006e4:	0206c0c0 	call	80206c0c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
802006e8:	00a008b4 	movhi	r2,32802
802006ec:	10beb804 	addi	r2,r2,-1312
802006f0:	00c00284 	movi	r3,10
802006f4:	10c00005 	stb	r3,0(r2)
802006f8:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
802006fc:	012008b4 	movhi	r4,32802
80200700:	213eb804 	addi	r4,r4,-1312
80200704:	0206c0c0 	call	80206c0c <printf>
#endif

	return bSuccess;
80200708:	e0bff917 	ldw	r2,-28(fp)
}
8020070c:	e037883a 	mov	sp,fp
80200710:	dfc00117 	ldw	ra,4(sp)
80200714:	df000017 	ldw	fp,0(sp)
80200718:	dec00204 	addi	sp,sp,8
8020071c:	f800283a 	ret

80200720 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
80200720:	deffb704 	addi	sp,sp,-292
80200724:	dfc04815 	stw	ra,288(sp)
80200728:	df004715 	stw	fp,284(sp)
8020072c:	df004704 	addi	fp,sp,284
80200730:	2005883a 	mov	r2,r4
80200734:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
80200738:	00e008b4 	movhi	r3,32802
8020073c:	18feb804 	addi	r3,r3,-1312
80200740:	00a008b4 	movhi	r2,32802
80200744:	10b05304 	addi	r2,r2,-16052
80200748:	1009883a 	mov	r4,r2
8020074c:	00800884 	movi	r2,34
80200750:	100d883a 	mov	r6,r2
80200754:	200b883a 	mov	r5,r4
80200758:	1809883a 	mov	r4,r3
8020075c:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80200760:	012008b4 	movhi	r4,32802
80200764:	213eb804 	addi	r4,r4,-1312
80200768:	0206c0c0 	call	80206c0c <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
8020076c:	00bfe804 	movi	r2,-96
80200770:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
80200774:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200778:	e0bfff03 	ldbu	r2,-4(fp)
8020077c:	10000326 	beq	r2,zero,8020078c <bDdr2EepromDump+0x6c>
80200780:	10800060 	cmpeqi	r2,r2,1
80200784:	10000a1e 	bne	r2,zero,802007b0 <bDdr2EepromDump+0x90>
80200788:	00001206 	br	802007d4 <bDdr2EepromDump+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8020078c:	00a04034 	movhi	r2,33024
80200790:	10816c04 	addi	r2,r2,1456
80200794:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200798:	00a04034 	movhi	r2,33024
8020079c:	10817004 	addi	r2,r2,1472
802007a0:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007a4:	00800044 	movi	r2,1
802007a8:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007ac:	00001906 	br	80200814 <bDdr2EepromDump+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802007b0:	00a04034 	movhi	r2,33024
802007b4:	10814804 	addi	r2,r2,1312
802007b8:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
802007bc:	00a04034 	movhi	r2,33024
802007c0:	10814c04 	addi	r2,r2,1328
802007c4:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007c8:	00800044 	movi	r2,1
802007cc:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007d0:	00001006 	br	80200814 <bDdr2EepromDump+0xf4>
	default:
		bSuccess = FALSE;
802007d4:	e03fbe15 	stw	zero,-264(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
802007d8:	00e008b4 	movhi	r3,32802
802007dc:	18feb804 	addi	r3,r3,-1312
802007e0:	00a008b4 	movhi	r2,32802
802007e4:	10b05c04 	addi	r2,r2,-16016
802007e8:	1009883a 	mov	r4,r2
802007ec:	00800bc4 	movi	r2,47
802007f0:	100d883a 	mov	r6,r2
802007f4:	200b883a 	mov	r5,r4
802007f8:	1809883a 	mov	r4,r3
802007fc:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
80200800:	012008b4 	movhi	r4,32802
80200804:	213eb804 	addi	r4,r4,-1312
80200808:	0206c0c0 	call	80206c0c <printf>
		;
#endif
		return bSuccess;
8020080c:	e0bfbe17 	ldw	r2,-264(fp)
80200810:	00029b06 	br	80201280 <bDdr2EepromDump+0xb60>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200814:	e0bfbd03 	ldbu	r2,-268(fp)
80200818:	10c03fcc 	andi	r3,r2,255
8020081c:	18c0201c 	xori	r3,r3,128
80200820:	18ffe004 	addi	r3,r3,-128
80200824:	e13fbf04 	addi	r4,fp,-260
80200828:	00804004 	movi	r2,256
8020082c:	d8800015 	stw	r2,0(sp)
80200830:	200f883a 	mov	r7,r4
80200834:	180d883a 	mov	r6,r3
80200838:	e17fbb17 	ldw	r5,-276(fp)
8020083c:	e13fba17 	ldw	r4,-280(fp)
80200840:	0203ff00 	call	80203ff0 <I2C_MultipleRead>
80200844:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200848:	e0bfbe17 	ldw	r2,-264(fp)
8020084c:	10027626 	beq	r2,zero,80201228 <bDdr2EepromDump+0xb08>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200850:	e03fbc15 	stw	zero,-272(fp)
80200854:	00026e06 	br	80201210 <bDdr2EepromDump+0xaf0>
			if (iI == 0) {
80200858:	e0bfbc17 	ldw	r2,-272(fp)
8020085c:	1000101e 	bne	r2,zero,802008a0 <bDdr2EepromDump+0x180>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
80200860:	e0ffbf04 	addi	r3,fp,-260
80200864:	e0bfbc17 	ldw	r2,-272(fp)
80200868:	1885883a 	add	r2,r3,r2
8020086c:	10800003 	ldbu	r2,0(r2)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
			if (iI == 0) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200870:	10803fcc 	andi	r2,r2,255
80200874:	100f883a 	mov	r7,r2
80200878:	e1bfbc17 	ldw	r6,-272(fp)
8020087c:	016008b4 	movhi	r5,32802
80200880:	29706804 	addi	r5,r5,-15968
80200884:	012008b4 	movhi	r4,32802
80200888:	213eb804 	addi	r4,r4,-1312
8020088c:	0206d740 	call	80206d74 <sprintf>
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
				debug(fp, cDebugBuffer);
80200890:	012008b4 	movhi	r4,32802
80200894:	213eb804 	addi	r4,r4,-1312
80200898:	0206c0c0 	call	80206c0c <printf>
8020089c:	00025906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 1) {
802008a0:	e0bfbc17 	ldw	r2,-272(fp)
802008a4:	10800058 	cmpnei	r2,r2,1
802008a8:	10000e1e 	bne	r2,zero,802008e4 <bDdr2EepromDump+0x1c4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802008ac:	00e008b4 	movhi	r3,32802
802008b0:	18feb804 	addi	r3,r3,-1312
802008b4:	00a008b4 	movhi	r2,32802
802008b8:	10b07404 	addi	r2,r2,-15920
802008bc:	1009883a 	mov	r4,r2
802008c0:	00800c04 	movi	r2,48
802008c4:	100d883a 	mov	r6,r2
802008c8:	200b883a 	mov	r5,r4
802008cc:	1809883a 	mov	r4,r3
802008d0:	0206a940 	call	80206a94 <memcpy>
						"(Total Number of Bytes in SPD Device, Log2(N))\n");
				debug(fp, cDebugBuffer);
802008d4:	012008b4 	movhi	r4,32802
802008d8:	213eb804 	addi	r4,r4,-1312
802008dc:	0206c0c0 	call	80206c0c <printf>
802008e0:	00024806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 2) {
802008e4:	e0bfbc17 	ldw	r2,-272(fp)
802008e8:	10800098 	cmpnei	r2,r2,2
802008ec:	10000e1e 	bne	r2,zero,80200928 <bDdr2EepromDump+0x208>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Basic Memory Type[08h:DDR2])\n");
802008f0:	00e008b4 	movhi	r3,32802
802008f4:	18feb804 	addi	r3,r3,-1312
802008f8:	00a008b4 	movhi	r2,32802
802008fc:	10b08004 	addi	r2,r2,-15872
80200900:	1009883a 	mov	r4,r2
80200904:	008007c4 	movi	r2,31
80200908:	100d883a 	mov	r6,r2
8020090c:	200b883a 	mov	r5,r4
80200910:	1809883a 	mov	r4,r3
80200914:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200918:	012008b4 	movhi	r4,32802
8020091c:	213eb804 	addi	r4,r4,-1312
80200920:	0206c0c0 	call	80206c0c <printf>
80200924:	00023706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 3) {
80200928:	e0bfbc17 	ldw	r2,-272(fp)
8020092c:	108000d8 	cmpnei	r2,r2,3
80200930:	10000e1e 	bne	r2,zero,8020096c <bDdr2EepromDump+0x24c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200934:	00e008b4 	movhi	r3,32802
80200938:	18feb804 	addi	r3,r3,-1312
8020093c:	00a008b4 	movhi	r2,32802
80200940:	10b08804 	addi	r2,r2,-15840
80200944:	1009883a 	mov	r4,r2
80200948:	008009c4 	movi	r2,39
8020094c:	100d883a 	mov	r6,r2
80200950:	200b883a 	mov	r5,r4
80200954:	1809883a 	mov	r4,r3
80200958:	0206a940 	call	80206a94 <memcpy>
						"(Number of Row Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
8020095c:	012008b4 	movhi	r4,32802
80200960:	213eb804 	addi	r4,r4,-1312
80200964:	0206c0c0 	call	80206c0c <printf>
80200968:	00022606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 4) {
8020096c:	e0bfbc17 	ldw	r2,-272(fp)
80200970:	10800118 	cmpnei	r2,r2,4
80200974:	10000e1e 	bne	r2,zero,802009b0 <bDdr2EepromDump+0x290>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200978:	00e008b4 	movhi	r3,32802
8020097c:	18feb804 	addi	r3,r3,-1312
80200980:	00a008b4 	movhi	r2,32802
80200984:	10b09204 	addi	r2,r2,-15800
80200988:	1009883a 	mov	r4,r2
8020098c:	00800a84 	movi	r2,42
80200990:	100d883a 	mov	r6,r2
80200994:	200b883a 	mov	r5,r4
80200998:	1809883a 	mov	r4,r3
8020099c:	0206a940 	call	80206a94 <memcpy>
						"(Number of Column Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
802009a0:	012008b4 	movhi	r4,32802
802009a4:	213eb804 	addi	r4,r4,-1312
802009a8:	0206c0c0 	call	80206c0c <printf>
802009ac:	00021506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 5) {
802009b0:	e0bfbc17 	ldw	r2,-272(fp)
802009b4:	10800158 	cmpnei	r2,r2,5
802009b8:	10000e1e 	bne	r2,zero,802009f4 <bDdr2EepromDump+0x2d4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802009bc:	00e008b4 	movhi	r3,32802
802009c0:	18feb804 	addi	r3,r3,-1312
802009c4:	00a008b4 	movhi	r2,32802
802009c8:	10b09d04 	addi	r2,r2,-15756
802009cc:	1009883a 	mov	r4,r2
802009d0:	00800c04 	movi	r2,48
802009d4:	100d883a 	mov	r6,r2
802009d8:	200b883a 	mov	r5,r4
802009dc:	1809883a 	mov	r4,r3
802009e0:	0206a940 	call	80206a94 <memcpy>
						"(DIMM Height and Module Rank Number[b2b1b0+1])\n");
				debug(fp, cDebugBuffer);
802009e4:	012008b4 	movhi	r4,32802
802009e8:	213eb804 	addi	r4,r4,-1312
802009ec:	0206c0c0 	call	80206c0c <printf>
802009f0:	00020406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 6) {
802009f4:	e0bfbc17 	ldw	r2,-272(fp)
802009f8:	10800198 	cmpnei	r2,r2,6
802009fc:	10000e1e 	bne	r2,zero,80200a38 <bDdr2EepromDump+0x318>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width)\n");
80200a00:	00e008b4 	movhi	r3,32802
80200a04:	18feb804 	addi	r3,r3,-1312
80200a08:	00a008b4 	movhi	r2,32802
80200a0c:	10b0a904 	addi	r2,r2,-15708
80200a10:	1009883a 	mov	r4,r2
80200a14:	00800544 	movi	r2,21
80200a18:	100d883a 	mov	r6,r2
80200a1c:	200b883a 	mov	r5,r4
80200a20:	1809883a 	mov	r4,r3
80200a24:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200a28:	012008b4 	movhi	r4,32802
80200a2c:	213eb804 	addi	r4,r4,-1312
80200a30:	0206c0c0 	call	80206c0c <printf>
80200a34:	0001f306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 7) {
80200a38:	e0bfbc17 	ldw	r2,-272(fp)
80200a3c:	108001d8 	cmpnei	r2,r2,7
80200a40:	10000e1e 	bne	r2,zero,80200a7c <bDdr2EepromDump+0x35c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width, Continued)\n");
80200a44:	00e008b4 	movhi	r3,32802
80200a48:	18feb804 	addi	r3,r3,-1312
80200a4c:	00a008b4 	movhi	r2,32802
80200a50:	10b0af04 	addi	r2,r2,-15684
80200a54:	1009883a 	mov	r4,r2
80200a58:	00800804 	movi	r2,32
80200a5c:	100d883a 	mov	r6,r2
80200a60:	200b883a 	mov	r5,r4
80200a64:	1809883a 	mov	r4,r3
80200a68:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200a6c:	012008b4 	movhi	r4,32802
80200a70:	213eb804 	addi	r4,r4,-1312
80200a74:	0206c0c0 	call	80206c0c <printf>
80200a78:	0001e206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 16) {
80200a7c:	e0bfbc17 	ldw	r2,-272(fp)
80200a80:	10800418 	cmpnei	r2,r2,16
80200a84:	10000e1e 	bne	r2,zero,80200ac0 <bDdr2EepromDump+0x3a0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200a88:	00e008b4 	movhi	r3,32802
80200a8c:	18feb804 	addi	r3,r3,-1312
80200a90:	00a008b4 	movhi	r2,32802
80200a94:	10b0b704 	addi	r2,r2,-15652
80200a98:	1009883a 	mov	r4,r2
80200a9c:	00800d04 	movi	r2,52
80200aa0:	100d883a 	mov	r6,r2
80200aa4:	200b883a 	mov	r5,r4
80200aa8:	1809883a 	mov	r4,r3
80200aac:	0206a940 	call	80206a94 <memcpy>
						"(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
				debug(fp, cDebugBuffer);
80200ab0:	012008b4 	movhi	r4,32802
80200ab4:	213eb804 	addi	r4,r4,-1312
80200ab8:	0206c0c0 	call	80206c0c <printf>
80200abc:	0001d106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 13) {
80200ac0:	e0bfbc17 	ldw	r2,-272(fp)
80200ac4:	10800358 	cmpnei	r2,r2,13
80200ac8:	10000e1e 	bne	r2,zero,80200b04 <bDdr2EepromDump+0x3e4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Primary SDRAM width)\n");
80200acc:	00e008b4 	movhi	r3,32802
80200ad0:	18feb804 	addi	r3,r3,-1312
80200ad4:	00a008b4 	movhi	r2,32802
80200ad8:	10b0c404 	addi	r2,r2,-15600
80200adc:	1009883a 	mov	r4,r2
80200ae0:	008005c4 	movi	r2,23
80200ae4:	100d883a 	mov	r6,r2
80200ae8:	200b883a 	mov	r5,r4
80200aec:	1809883a 	mov	r4,r3
80200af0:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200af4:	012008b4 	movhi	r4,32802
80200af8:	213eb804 	addi	r4,r4,-1312
80200afc:	0206c0c0 	call	80206c0c <printf>
80200b00:	0001c006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 14) {
80200b04:	e0bfbc17 	ldw	r2,-272(fp)
80200b08:	10800398 	cmpnei	r2,r2,14
80200b0c:	10000e1e 	bne	r2,zero,80200b48 <bDdr2EepromDump+0x428>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(ECC SDRAM width)\n");
80200b10:	00e008b4 	movhi	r3,32802
80200b14:	18feb804 	addi	r3,r3,-1312
80200b18:	00a008b4 	movhi	r2,32802
80200b1c:	10b0ca04 	addi	r2,r2,-15576
80200b20:	1009883a 	mov	r4,r2
80200b24:	008004c4 	movi	r2,19
80200b28:	100d883a 	mov	r6,r2
80200b2c:	200b883a 	mov	r5,r4
80200b30:	1809883a 	mov	r4,r3
80200b34:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200b38:	012008b4 	movhi	r4,32802
80200b3c:	213eb804 	addi	r4,r4,-1312
80200b40:	0206c0c0 	call	80206c0c <printf>
80200b44:	0001af06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 17) {
80200b48:	e0bfbc17 	ldw	r2,-272(fp)
80200b4c:	10800458 	cmpnei	r2,r2,17
80200b50:	10000e1e 	bne	r2,zero,80200b8c <bDdr2EepromDump+0x46c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Banks per SDRAM device)\n");
80200b54:	00e008b4 	movhi	r3,32802
80200b58:	18feb804 	addi	r3,r3,-1312
80200b5c:	00a008b4 	movhi	r2,32802
80200b60:	10b0cf04 	addi	r2,r2,-15556
80200b64:	1009883a 	mov	r4,r2
80200b68:	00800684 	movi	r2,26
80200b6c:	100d883a 	mov	r6,r2
80200b70:	200b883a 	mov	r5,r4
80200b74:	1809883a 	mov	r4,r3
80200b78:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200b7c:	012008b4 	movhi	r4,32802
80200b80:	213eb804 	addi	r4,r4,-1312
80200b84:	0206c0c0 	call	80206c0c <printf>
80200b88:	00019e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 18) {
80200b8c:	e0bfbc17 	ldw	r2,-272(fp)
80200b90:	10800498 	cmpnei	r2,r2,18
80200b94:	10000e1e 	bne	r2,zero,80200bd0 <bDdr2EepromDump+0x4b0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200b98:	00e008b4 	movhi	r3,32802
80200b9c:	18feb804 	addi	r3,r3,-1312
80200ba0:	00a008b4 	movhi	r2,32802
80200ba4:	10b0d604 	addi	r2,r2,-15528
80200ba8:	1009883a 	mov	r4,r2
80200bac:	00800d44 	movi	r2,53
80200bb0:	100d883a 	mov	r6,r2
80200bb4:	200b883a 	mov	r5,r4
80200bb8:	1809883a 	mov	r4,r3
80200bbc:	0206a940 	call	80206a94 <memcpy>
						"(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
				debug(fp, cDebugBuffer);
80200bc0:	012008b4 	movhi	r4,32802
80200bc4:	213eb804 	addi	r4,r4,-1312
80200bc8:	0206c0c0 	call	80206c0c <printf>
80200bcc:	00018d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 20) {
80200bd0:	e0bfbc17 	ldw	r2,-272(fp)
80200bd4:	10800518 	cmpnei	r2,r2,20
80200bd8:	10000e1e 	bne	r2,zero,80200c14 <bDdr2EepromDump+0x4f4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200bdc:	00e008b4 	movhi	r3,32802
80200be0:	18feb804 	addi	r3,r3,-1312
80200be4:	00a008b4 	movhi	r2,32802
80200be8:	10b0e404 	addi	r2,r2,-15472
80200bec:	1009883a 	mov	r4,r2
80200bf0:	00801204 	movi	r2,72
80200bf4:	100d883a 	mov	r6,r2
80200bf8:	200b883a 	mov	r5,r4
80200bfc:	1809883a 	mov	r4,r3
80200c00:	0206a940 	call	80206a94 <memcpy>
						"(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
				debug(fp, cDebugBuffer);
80200c04:	012008b4 	movhi	r4,32802
80200c08:	213eb804 	addi	r4,r4,-1312
80200c0c:	0206c0c0 	call	80206c0c <printf>
80200c10:	00017c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 22) {
80200c14:	e0bfbc17 	ldw	r2,-272(fp)
80200c18:	10800598 	cmpnei	r2,r2,22
80200c1c:	10000e1e 	bne	r2,zero,80200c58 <bDdr2EepromDump+0x538>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Memory Chip feature bitmap)\n");
80200c20:	00e008b4 	movhi	r3,32802
80200c24:	18feb804 	addi	r3,r3,-1312
80200c28:	00a008b4 	movhi	r2,32802
80200c2c:	10b0f604 	addi	r2,r2,-15400
80200c30:	1009883a 	mov	r4,r2
80200c34:	00800784 	movi	r2,30
80200c38:	100d883a 	mov	r6,r2
80200c3c:	200b883a 	mov	r5,r4
80200c40:	1809883a 	mov	r4,r3
80200c44:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200c48:	012008b4 	movhi	r4,32802
80200c4c:	213eb804 	addi	r4,r4,-1312
80200c50:	0206c0c0 	call	80206c0c <printf>
80200c54:	00016b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 27) {
80200c58:	e0bfbc17 	ldw	r2,-272(fp)
80200c5c:	108006d8 	cmpnei	r2,r2,27
80200c60:	10000e1e 	bne	r2,zero,80200c9c <bDdr2EepromDump+0x57c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200c64:	00e008b4 	movhi	r3,32802
80200c68:	18feb804 	addi	r3,r3,-1312
80200c6c:	00a008b4 	movhi	r2,32802
80200c70:	10b0fe04 	addi	r2,r2,-15368
80200c74:	1009883a 	mov	r4,r2
80200c78:	00800a04 	movi	r2,40
80200c7c:	100d883a 	mov	r6,r2
80200c80:	200b883a 	mov	r5,r4
80200c84:	1809883a 	mov	r4,r3
80200c88:	0206a940 	call	80206a94 <memcpy>
						"(Minimun row precharge time[tRP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200c8c:	012008b4 	movhi	r4,32802
80200c90:	213eb804 	addi	r4,r4,-1312
80200c94:	0206c0c0 	call	80206c0c <printf>
80200c98:	00015a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 28) {
80200c9c:	e0bfbc17 	ldw	r2,-272(fp)
80200ca0:	10800718 	cmpnei	r2,r2,28
80200ca4:	10000e1e 	bne	r2,zero,80200ce0 <bDdr2EepromDump+0x5c0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ca8:	00e008b4 	movhi	r3,32802
80200cac:	18feb804 	addi	r3,r3,-1312
80200cb0:	00a008b4 	movhi	r2,32802
80200cb4:	10b10804 	addi	r2,r2,-15328
80200cb8:	1009883a 	mov	r4,r2
80200cbc:	00800cc4 	movi	r2,51
80200cc0:	100d883a 	mov	r6,r2
80200cc4:	200b883a 	mov	r5,r4
80200cc8:	1809883a 	mov	r4,r3
80200ccc:	0206a940 	call	80206a94 <memcpy>
						"(Minimun row active-row activce delay[tRRD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200cd0:	012008b4 	movhi	r4,32802
80200cd4:	213eb804 	addi	r4,r4,-1312
80200cd8:	0206c0c0 	call	80206c0c <printf>
80200cdc:	00014906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 29) {
80200ce0:	e0bfbc17 	ldw	r2,-272(fp)
80200ce4:	10800758 	cmpnei	r2,r2,29
80200ce8:	10000e1e 	bne	r2,zero,80200d24 <bDdr2EepromDump+0x604>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200cec:	00e008b4 	movhi	r3,32802
80200cf0:	18feb804 	addi	r3,r3,-1312
80200cf4:	00a008b4 	movhi	r2,32802
80200cf8:	10b11504 	addi	r2,r2,-15276
80200cfc:	1009883a 	mov	r4,r2
80200d00:	008009c4 	movi	r2,39
80200d04:	100d883a 	mov	r6,r2
80200d08:	200b883a 	mov	r5,r4
80200d0c:	1809883a 	mov	r4,r3
80200d10:	0206a940 	call	80206a94 <memcpy>
						"(Minimun RAS to CAS delay[tRCD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200d14:	012008b4 	movhi	r4,32802
80200d18:	213eb804 	addi	r4,r4,-1312
80200d1c:	0206c0c0 	call	80206c0c <printf>
80200d20:	00013806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 30) {
80200d24:	e0bfbc17 	ldw	r2,-272(fp)
80200d28:	10800798 	cmpnei	r2,r2,30
80200d2c:	10000e1e 	bne	r2,zero,80200d68 <bDdr2EepromDump+0x648>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d30:	00e008b4 	movhi	r3,32802
80200d34:	18feb804 	addi	r3,r3,-1312
80200d38:	00a008b4 	movhi	r2,32802
80200d3c:	10b11f04 	addi	r2,r2,-15236
80200d40:	1009883a 	mov	r4,r2
80200d44:	00800b04 	movi	r2,44
80200d48:	100d883a 	mov	r6,r2
80200d4c:	200b883a 	mov	r5,r4
80200d50:	1809883a 	mov	r4,r3
80200d54:	0206a940 	call	80206a94 <memcpy>
						"(Minimun acive to precharge time[tRAS;ns])\n");
				debug(fp, cDebugBuffer);
80200d58:	012008b4 	movhi	r4,32802
80200d5c:	213eb804 	addi	r4,r4,-1312
80200d60:	0206c0c0 	call	80206c0c <printf>
80200d64:	00012706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 31) {
80200d68:	e0bfbc17 	ldw	r2,-272(fp)
80200d6c:	108007d8 	cmpnei	r2,r2,31
80200d70:	10000e1e 	bne	r2,zero,80200dac <bDdr2EepromDump+0x68c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d74:	00e008b4 	movhi	r3,32802
80200d78:	18feb804 	addi	r3,r3,-1312
80200d7c:	00a008b4 	movhi	r2,32802
80200d80:	10b12a04 	addi	r2,r2,-15192
80200d84:	1009883a 	mov	r4,r2
80200d88:	008010c4 	movi	r2,67
80200d8c:	100d883a 	mov	r6,r2
80200d90:	200b883a 	mov	r5,r4
80200d94:	1809883a 	mov	r4,r3
80200d98:	0206a940 	call	80206a94 <memcpy>
						"(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
				debug(fp, cDebugBuffer);
80200d9c:	012008b4 	movhi	r4,32802
80200da0:	213eb804 	addi	r4,r4,-1312
80200da4:	0206c0c0 	call	80206c0c <printf>
80200da8:	00011606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 36) {
80200dac:	e0bfbc17 	ldw	r2,-272(fp)
80200db0:	10800918 	cmpnei	r2,r2,36
80200db4:	10000e1e 	bne	r2,zero,80200df0 <bDdr2EepromDump+0x6d0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200db8:	00e008b4 	movhi	r3,32802
80200dbc:	18feb804 	addi	r3,r3,-1312
80200dc0:	00a008b4 	movhi	r2,32802
80200dc4:	10b13b04 	addi	r2,r2,-15124
80200dc8:	1009883a 	mov	r4,r2
80200dcc:	00800a84 	movi	r2,42
80200dd0:	100d883a 	mov	r6,r2
80200dd4:	200b883a 	mov	r5,r4
80200dd8:	1809883a 	mov	r4,r3
80200ddc:	0206a940 	call	80206a94 <memcpy>
						"(Minimun write receovery time[tWR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200de0:	012008b4 	movhi	r4,32802
80200de4:	213eb804 	addi	r4,r4,-1312
80200de8:	0206c0c0 	call	80206c0c <printf>
80200dec:	00010506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 37) {
80200df0:	e0bfbc17 	ldw	r2,-272(fp)
80200df4:	10800958 	cmpnei	r2,r2,37
80200df8:	10000e1e 	bne	r2,zero,80200e34 <bDdr2EepromDump+0x714>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200dfc:	00e008b4 	movhi	r3,32802
80200e00:	18feb804 	addi	r3,r3,-1312
80200e04:	00a008b4 	movhi	r2,32802
80200e08:	10b14604 	addi	r2,r2,-15080
80200e0c:	1009883a 	mov	r4,r2
80200e10:	00800cc4 	movi	r2,51
80200e14:	100d883a 	mov	r6,r2
80200e18:	200b883a 	mov	r5,r4
80200e1c:	1809883a 	mov	r4,r3
80200e20:	0206a940 	call	80206a94 <memcpy>
						"(Internal write to read command delay[tWTR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e24:	012008b4 	movhi	r4,32802
80200e28:	213eb804 	addi	r4,r4,-1312
80200e2c:	0206c0c0 	call	80206c0c <printf>
80200e30:	0000f406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 38) {
80200e34:	e0bfbc17 	ldw	r2,-272(fp)
80200e38:	10800998 	cmpnei	r2,r2,38
80200e3c:	10000e1e 	bne	r2,zero,80200e78 <bDdr2EepromDump+0x758>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e40:	00e008b4 	movhi	r3,32802
80200e44:	18feb804 	addi	r3,r3,-1312
80200e48:	00a008b4 	movhi	r2,32802
80200e4c:	10b15304 	addi	r2,r2,-15028
80200e50:	1009883a 	mov	r4,r2
80200e54:	00800dc4 	movi	r2,55
80200e58:	100d883a 	mov	r6,r2
80200e5c:	200b883a 	mov	r5,r4
80200e60:	1809883a 	mov	r4,r3
80200e64:	0206a940 	call	80206a94 <memcpy>
						"(Internal read to precharge command delay[tRTP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e68:	012008b4 	movhi	r4,32802
80200e6c:	213eb804 	addi	r4,r4,-1312
80200e70:	0206c0c0 	call	80206c0c <printf>
80200e74:	0000e306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 41) {
80200e78:	e0bfbc17 	ldw	r2,-272(fp)
80200e7c:	10800a58 	cmpnei	r2,r2,41
80200e80:	10000e1e 	bne	r2,zero,80200ebc <bDdr2EepromDump+0x79c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e84:	00e008b4 	movhi	r3,32802
80200e88:	18feb804 	addi	r3,r3,-1312
80200e8c:	00a008b4 	movhi	r2,32802
80200e90:	10b16104 	addi	r2,r2,-14972
80200e94:	1009883a 	mov	r4,r2
80200e98:	00800c84 	movi	r2,50
80200e9c:	100d883a 	mov	r6,r2
80200ea0:	200b883a 	mov	r5,r4
80200ea4:	1809883a 	mov	r4,r3
80200ea8:	0206a940 	call	80206a94 <memcpy>
						"(Minimun activce to active/refresh time[tRC;ns])\n");
				debug(fp, cDebugBuffer);
80200eac:	012008b4 	movhi	r4,32802
80200eb0:	213eb804 	addi	r4,r4,-1312
80200eb4:	0206c0c0 	call	80206c0c <printf>
80200eb8:	0000d206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 42) {
80200ebc:	e0bfbc17 	ldw	r2,-272(fp)
80200ec0:	10800a98 	cmpnei	r2,r2,42
80200ec4:	10000e1e 	bne	r2,zero,80200f00 <bDdr2EepromDump+0x7e0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ec8:	00e008b4 	movhi	r3,32802
80200ecc:	18feb804 	addi	r3,r3,-1312
80200ed0:	00a008b4 	movhi	r2,32802
80200ed4:	10b16e04 	addi	r2,r2,-14920
80200ed8:	1009883a 	mov	r4,r2
80200edc:	00800cc4 	movi	r2,51
80200ee0:	100d883a 	mov	r6,r2
80200ee4:	200b883a 	mov	r5,r4
80200ee8:	1809883a 	mov	r4,r3
80200eec:	0206a940 	call	80206a94 <memcpy>
						"(Minimun refresh to active/refresh time[tRFC;ns])\n");
				debug(fp, cDebugBuffer);
80200ef0:	012008b4 	movhi	r4,32802
80200ef4:	213eb804 	addi	r4,r4,-1312
80200ef8:	0206c0c0 	call	80206c0c <printf>
80200efc:	0000c106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 62) {
80200f00:	e0bfbc17 	ldw	r2,-272(fp)
80200f04:	10800f98 	cmpnei	r2,r2,62
80200f08:	10000e1e 	bne	r2,zero,80200f44 <bDdr2EepromDump+0x824>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(SPD Revision)\n");
80200f0c:	00e008b4 	movhi	r3,32802
80200f10:	18feb804 	addi	r3,r3,-1312
80200f14:	00a008b4 	movhi	r2,32802
80200f18:	10b17b04 	addi	r2,r2,-14868
80200f1c:	1009883a 	mov	r4,r2
80200f20:	00800404 	movi	r2,16
80200f24:	100d883a 	mov	r6,r2
80200f28:	200b883a 	mov	r5,r4
80200f2c:	1809883a 	mov	r4,r3
80200f30:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200f34:	012008b4 	movhi	r4,32802
80200f38:	213eb804 	addi	r4,r4,-1312
80200f3c:	0206c0c0 	call	80206c0c <printf>
80200f40:	0000b006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 63) {
80200f44:	e0bfbc17 	ldw	r2,-272(fp)
80200f48:	10800fd8 	cmpnei	r2,r2,63
80200f4c:	10001d1e 	bne	r2,zero,80200fc4 <bDdr2EepromDump+0x8a4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Checksum)\n");
80200f50:	00a008b4 	movhi	r2,32802
80200f54:	10beb804 	addi	r2,r2,-1312
80200f58:	00c00a04 	movi	r3,40
80200f5c:	10c00005 	stb	r3,0(r2)
80200f60:	00c010c4 	movi	r3,67
80200f64:	10c00045 	stb	r3,1(r2)
80200f68:	00c01a04 	movi	r3,104
80200f6c:	10c00085 	stb	r3,2(r2)
80200f70:	00c01944 	movi	r3,101
80200f74:	10c000c5 	stb	r3,3(r2)
80200f78:	00c018c4 	movi	r3,99
80200f7c:	10c00105 	stb	r3,4(r2)
80200f80:	00c01ac4 	movi	r3,107
80200f84:	10c00145 	stb	r3,5(r2)
80200f88:	00c01cc4 	movi	r3,115
80200f8c:	10c00185 	stb	r3,6(r2)
80200f90:	00c01d44 	movi	r3,117
80200f94:	10c001c5 	stb	r3,7(r2)
80200f98:	00c01b44 	movi	r3,109
80200f9c:	10c00205 	stb	r3,8(r2)
80200fa0:	00c00a44 	movi	r3,41
80200fa4:	10c00245 	stb	r3,9(r2)
80200fa8:	00c00284 	movi	r3,10
80200fac:	10c00285 	stb	r3,10(r2)
80200fb0:	100002c5 	stb	zero,11(r2)
				debug(fp, cDebugBuffer);
80200fb4:	012008b4 	movhi	r4,32802
80200fb8:	213eb804 	addi	r4,r4,-1312
80200fbc:	0206c0c0 	call	80206c0c <printf>
80200fc0:	00009006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 64) {
80200fc4:	e0bfbc17 	ldw	r2,-272(fp)
80200fc8:	10801018 	cmpnei	r2,r2,64
80200fcc:	10000e1e 	bne	r2,zero,80201008 <bDdr2EepromDump+0x8e8>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(64~71: Manufacturer JEDEC ID)\n");
80200fd0:	00e008b4 	movhi	r3,32802
80200fd4:	18feb804 	addi	r3,r3,-1312
80200fd8:	00a008b4 	movhi	r2,32802
80200fdc:	10b17f04 	addi	r2,r2,-14852
80200fe0:	1009883a 	mov	r4,r2
80200fe4:	00800804 	movi	r2,32
80200fe8:	100d883a 	mov	r6,r2
80200fec:	200b883a 	mov	r5,r4
80200ff0:	1809883a 	mov	r4,r3
80200ff4:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80200ff8:	012008b4 	movhi	r4,32802
80200ffc:	213eb804 	addi	r4,r4,-1312
80201000:	0206c0c0 	call	80206c0c <printf>
80201004:	00007f06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 72) {
80201008:	e0bfbc17 	ldw	r2,-272(fp)
8020100c:	10801218 	cmpnei	r2,r2,72
80201010:	10000e1e 	bne	r2,zero,8020104c <bDdr2EepromDump+0x92c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201014:	00e008b4 	movhi	r3,32802
80201018:	18feb804 	addi	r3,r3,-1312
8020101c:	00a008b4 	movhi	r2,32802
80201020:	10b18704 	addi	r2,r2,-14820
80201024:	1009883a 	mov	r4,r2
80201028:	00800dc4 	movi	r2,55
8020102c:	100d883a 	mov	r6,r2
80201030:	200b883a 	mov	r5,r4
80201034:	1809883a 	mov	r4,r3
80201038:	0206a940 	call	80206a94 <memcpy>
						"(Module manufacturing location[Vendor-specific code])\n");
				debug(fp, cDebugBuffer);
8020103c:	012008b4 	movhi	r4,32802
80201040:	213eb804 	addi	r4,r4,-1312
80201044:	0206c0c0 	call	80206c0c <printf>
80201048:	00006e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 73) {
8020104c:	e0bfbc17 	ldw	r2,-272(fp)
80201050:	10801258 	cmpnei	r2,r2,73
80201054:	10000e1e 	bne	r2,zero,80201090 <bDdr2EepromDump+0x970>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(73~90: Moduloe part number)\n");
80201058:	00e008b4 	movhi	r3,32802
8020105c:	18feb804 	addi	r3,r3,-1312
80201060:	00a008b4 	movhi	r2,32802
80201064:	10b19504 	addi	r2,r2,-14764
80201068:	1009883a 	mov	r4,r2
8020106c:	00800784 	movi	r2,30
80201070:	100d883a 	mov	r6,r2
80201074:	200b883a 	mov	r5,r4
80201078:	1809883a 	mov	r4,r3
8020107c:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
80201080:	012008b4 	movhi	r4,32802
80201084:	213eb804 	addi	r4,r4,-1312
80201088:	0206c0c0 	call	80206c0c <printf>
8020108c:	00005d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 91) {
80201090:	e0bfbc17 	ldw	r2,-272(fp)
80201094:	108016d8 	cmpnei	r2,r2,91
80201098:	10000e1e 	bne	r2,zero,802010d4 <bDdr2EepromDump+0x9b4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(91~92: Moduloe revision code)\n");
8020109c:	00e008b4 	movhi	r3,32802
802010a0:	18feb804 	addi	r3,r3,-1312
802010a4:	00a008b4 	movhi	r2,32802
802010a8:	10b19d04 	addi	r2,r2,-14732
802010ac:	1009883a 	mov	r4,r2
802010b0:	00800804 	movi	r2,32
802010b4:	100d883a 	mov	r6,r2
802010b8:	200b883a 	mov	r5,r4
802010bc:	1809883a 	mov	r4,r3
802010c0:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
802010c4:	012008b4 	movhi	r4,32802
802010c8:	213eb804 	addi	r4,r4,-1312
802010cc:	0206c0c0 	call	80206c0c <printf>
802010d0:	00004c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 93) {
802010d4:	e0bfbc17 	ldw	r2,-272(fp)
802010d8:	10801758 	cmpnei	r2,r2,93
802010dc:	10000e1e 	bne	r2,zero,80201118 <bDdr2EepromDump+0x9f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802010e0:	00e008b4 	movhi	r3,32802
802010e4:	18feb804 	addi	r3,r3,-1312
802010e8:	00a008b4 	movhi	r2,32802
802010ec:	10b1a504 	addi	r2,r2,-14700
802010f0:	1009883a 	mov	r4,r2
802010f4:	008009c4 	movi	r2,39
802010f8:	100d883a 	mov	r6,r2
802010fc:	200b883a 	mov	r5,r4
80201100:	1809883a 	mov	r4,r3
80201104:	0206a940 	call	80206a94 <memcpy>
						"(Manufacture Years since 2000[0-255])\n");
				debug(fp, cDebugBuffer);
80201108:	012008b4 	movhi	r4,32802
8020110c:	213eb804 	addi	r4,r4,-1312
80201110:	0206c0c0 	call	80206c0c <printf>
80201114:	00003b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 94) {
80201118:	e0bfbc17 	ldw	r2,-272(fp)
8020111c:	10801798 	cmpnei	r2,r2,94
80201120:	10000e1e 	bne	r2,zero,8020115c <bDdr2EepromDump+0xa3c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Manufacture Weeks[1-52])\n");
80201124:	00e008b4 	movhi	r3,32802
80201128:	18feb804 	addi	r3,r3,-1312
8020112c:	00a008b4 	movhi	r2,32802
80201130:	10b1af04 	addi	r2,r2,-14660
80201134:	1009883a 	mov	r4,r2
80201138:	008006c4 	movi	r2,27
8020113c:	100d883a 	mov	r6,r2
80201140:	200b883a 	mov	r5,r4
80201144:	1809883a 	mov	r4,r3
80201148:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
8020114c:	012008b4 	movhi	r4,32802
80201150:	213eb804 	addi	r4,r4,-1312
80201154:	0206c0c0 	call	80206c0c <printf>
80201158:	00002a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 95) {
8020115c:	e0bfbc17 	ldw	r2,-272(fp)
80201160:	108017d8 	cmpnei	r2,r2,95
80201164:	10000e1e 	bne	r2,zero,802011a0 <bDdr2EepromDump+0xa80>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201168:	00e008b4 	movhi	r3,32802
8020116c:	18feb804 	addi	r3,r3,-1312
80201170:	00a008b4 	movhi	r2,32802
80201174:	10b1b604 	addi	r2,r2,-14632
80201178:	1009883a 	mov	r4,r2
8020117c:	00800a04 	movi	r2,40
80201180:	100d883a 	mov	r6,r2
80201184:	200b883a 	mov	r5,r4
80201188:	1809883a 	mov	r4,r3
8020118c:	0206a940 	call	80206a94 <memcpy>
						"(95~98[4-bytes]: Module serial number)\n");
				debug(fp, cDebugBuffer);
80201190:	012008b4 	movhi	r4,32802
80201194:	213eb804 	addi	r4,r4,-1312
80201198:	0206c0c0 	call	80206c0c <printf>
8020119c:	00001906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 99) {
802011a0:	e0bfbc17 	ldw	r2,-272(fp)
802011a4:	108018d8 	cmpnei	r2,r2,99
802011a8:	10000e1e 	bne	r2,zero,802011e4 <bDdr2EepromDump+0xac4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(99~128: Manufacturer-specific data)\n");
802011ac:	00e008b4 	movhi	r3,32802
802011b0:	18feb804 	addi	r3,r3,-1312
802011b4:	00a008b4 	movhi	r2,32802
802011b8:	10b1c004 	addi	r2,r2,-14592
802011bc:	1009883a 	mov	r4,r2
802011c0:	00800984 	movi	r2,38
802011c4:	100d883a 	mov	r6,r2
802011c8:	200b883a 	mov	r5,r4
802011cc:	1809883a 	mov	r4,r3
802011d0:	0206a940 	call	80206a94 <memcpy>
				debug(fp, cDebugBuffer);
802011d4:	012008b4 	movhi	r4,32802
802011d8:	213eb804 	addi	r4,r4,-1312
802011dc:	0206c0c0 	call	80206c0c <printf>
802011e0:	00000806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else {
#if DEBUG_ON
				sprintf(cDebugBuffer, "\n");
802011e4:	00a008b4 	movhi	r2,32802
802011e8:	10beb804 	addi	r2,r2,-1312
802011ec:	00c00284 	movi	r3,10
802011f0:	10c00005 	stb	r3,0(r2)
802011f4:	10000045 	stb	zero,1(r2)
				debug(fp, cDebugBuffer);
802011f8:	012008b4 	movhi	r4,32802
802011fc:	213eb804 	addi	r4,r4,-1312
80201200:	0206c0c0 	call	80206c0c <printf>

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80201204:	e0bfbc17 	ldw	r2,-272(fp)
80201208:	10800044 	addi	r2,r2,1
8020120c:	e0bfbc15 	stw	r2,-272(fp)
80201210:	e0bfbc17 	ldw	r2,-272(fp)
80201214:	10804008 	cmpgei	r2,r2,256
80201218:	1000101e 	bne	r2,zero,8020125c <bDdr2EepromDump+0xb3c>
8020121c:	e0bfbe17 	ldw	r2,-264(fp)
80201220:	103d8d1e 	bne	r2,zero,80200858 <__reset+0xfa1e0858>
80201224:	00000d06 	br	8020125c <bDdr2EepromDump+0xb3c>
#endif
			}
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to dump EEPROM\n");
80201228:	00e008b4 	movhi	r3,32802
8020122c:	18feb804 	addi	r3,r3,-1312
80201230:	00a008b4 	movhi	r2,32802
80201234:	10b1ca04 	addi	r2,r2,-14552
80201238:	1009883a 	mov	r4,r2
8020123c:	008005c4 	movi	r2,23
80201240:	100d883a 	mov	r6,r2
80201244:	200b883a 	mov	r5,r4
80201248:	1809883a 	mov	r4,r3
8020124c:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
80201250:	012008b4 	movhi	r4,32802
80201254:	213eb804 	addi	r4,r4,-1312
80201258:	0206c0c0 	call	80206c0c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
8020125c:	00a008b4 	movhi	r2,32802
80201260:	10beb804 	addi	r2,r2,-1312
80201264:	00c00284 	movi	r3,10
80201268:	10c00005 	stb	r3,0(r2)
8020126c:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201270:	012008b4 	movhi	r4,32802
80201274:	213eb804 	addi	r4,r4,-1312
80201278:	0206c0c0 	call	80206c0c <printf>
#endif

	return bSuccess;
8020127c:	e0bfbe17 	ldw	r2,-264(fp)
}
80201280:	e037883a 	mov	sp,fp
80201284:	dfc00117 	ldw	ra,4(sp)
80201288:	df000017 	ldw	fp,0(sp)
8020128c:	dec00204 	addi	sp,sp,8
80201290:	f800283a 	ret

80201294 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
80201294:	defffb04 	addi	sp,sp,-20
80201298:	dfc00415 	stw	ra,16(sp)
8020129c:	df000315 	stw	fp,12(sp)
802012a0:	df000304 	addi	fp,sp,12
802012a4:	2005883a 	mov	r2,r4
802012a8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802012ac:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802012b0:	00a00034 	movhi	r2,32768
802012b4:	10812204 	addi	r2,r2,1160
802012b8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802012bc:	e0bfff03 	ldbu	r2,-4(fp)
802012c0:	10000326 	beq	r2,zero,802012d0 <bDdr2SwitchMemory+0x3c>
802012c4:	10800060 	cmpeqi	r2,r2,1
802012c8:	1000061e 	bne	r2,zero,802012e4 <bDdr2SwitchMemory+0x50>
802012cc:	00000b06 	br	802012fc <bDdr2SwitchMemory+0x68>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802012d0:	e0bffe17 	ldw	r2,-8(fp)
802012d4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802012d8:	00800044 	movi	r2,1
802012dc:	e0bffd15 	stw	r2,-12(fp)
		break;
802012e0:	00001406 	br	80201334 <bDdr2SwitchMemory+0xa0>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802012e4:	e0bffe17 	ldw	r2,-8(fp)
802012e8:	00e00034 	movhi	r3,32768
802012ec:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
802012f0:	00800044 	movi	r2,1
802012f4:	e0bffd15 	stw	r2,-12(fp)
		break;
802012f8:	00000e06 	br	80201334 <bDdr2SwitchMemory+0xa0>
	default:
		bSuccess = FALSE;
802012fc:	e03ffd15 	stw	zero,-12(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201300:	00e008b4 	movhi	r3,32802
80201304:	18feb804 	addi	r3,r3,-1312
80201308:	00a008b4 	movhi	r2,32802
8020130c:	10b1d004 	addi	r2,r2,-14528
80201310:	1009883a 	mov	r4,r2
80201314:	00800f04 	movi	r2,60
80201318:	100d883a 	mov	r6,r2
8020131c:	200b883a 	mov	r5,r4
80201320:	1809883a 	mov	r4,r3
80201324:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Error switching memories!! \n");
		debug(fp, cDebugBuffer)
80201328:	012008b4 	movhi	r4,32802
8020132c:	213eb804 	addi	r4,r4,-1312
80201330:	0206c0c0 	call	80206c0c <printf>
		;
#endif
	}

	return bSuccess;
80201334:	e0bffd17 	ldw	r2,-12(fp)
}
80201338:	e037883a 	mov	sp,fp
8020133c:	dfc00117 	ldw	ra,4(sp)
80201340:	df000017 	ldw	fp,0(sp)
80201344:	dec00204 	addi	sp,sp,8
80201348:	f800283a 	ret

8020134c <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
8020134c:	deffe204 	addi	sp,sp,-120
80201350:	dfc01d15 	stw	ra,116(sp)
80201354:	df001c15 	stw	fp,112(sp)
80201358:	dc401b15 	stw	r17,108(sp)
8020135c:	dc001a15 	stw	r16,104(sp)
80201360:	df001c04 	addi	fp,sp,112
80201364:	2005883a 	mov	r2,r4
80201368:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
8020136c:	00e008b4 	movhi	r3,32802
80201370:	18feb804 	addi	r3,r3,-1312
80201374:	00a008b4 	movhi	r2,32802
80201378:	10b1df04 	addi	r2,r2,-14468
8020137c:	1009883a 	mov	r4,r2
80201380:	00800a04 	movi	r2,40
80201384:	100d883a 	mov	r6,r2
80201388:	200b883a 	mov	r5,r4
8020138c:	1809883a 	mov	r4,r3
80201390:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80201394:	012008b4 	movhi	r4,32802
80201398:	213eb804 	addi	r4,r4,-1312
8020139c:	0206c0c0 	call	80206c0c <printf>
#endif
	bool bSuccess = FALSE;
802013a0:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802013a4:	e0bffd03 	ldbu	r2,-12(fp)
802013a8:	10000326 	beq	r2,zero,802013b8 <bDdr2MemoryWriteTest+0x6c>
802013ac:	10800060 	cmpeqi	r2,r2,1
802013b0:	10000a1e 	bne	r2,zero,802013dc <bDdr2MemoryWriteTest+0x90>
802013b4:	00001206 	br	80201400 <bDdr2MemoryWriteTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013b8:	e0bffd03 	ldbu	r2,-12(fp)
802013bc:	1009883a 	mov	r4,r2
802013c0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013c4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802013c8:	00a00034 	movhi	r2,32768
802013cc:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013d0:	00800044 	movi	r2,1
802013d4:	e0bfe515 	stw	r2,-108(fp)
		break;
802013d8:	00001906 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013dc:	e0bffd03 	ldbu	r2,-12(fp)
802013e0:	1009883a 	mov	r4,r2
802013e4:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013e8:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802013ec:	00a00034 	movhi	r2,32768
802013f0:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013f4:	00800044 	movi	r2,1
802013f8:	e0bfe515 	stw	r2,-108(fp)
		break;
802013fc:	00001006 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	default:
		bSuccess = FALSE;
80201400:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201404:	00e008b4 	movhi	r3,32802
80201408:	18feb804 	addi	r3,r3,-1312
8020140c:	00a008b4 	movhi	r2,32802
80201410:	10aff004 	addi	r2,r2,-16448
80201414:	1009883a 	mov	r4,r2
80201418:	00800bc4 	movi	r2,47
8020141c:	100d883a 	mov	r6,r2
80201420:	200b883a 	mov	r5,r4
80201424:	1809883a 	mov	r4,r3
80201428:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020142c:	012008b4 	movhi	r4,32802
80201430:	213eb804 	addi	r4,r4,-1312
80201434:	0206c0c0 	call	80206c0c <printf>
		;
#endif
		return bSuccess;
80201438:	e0bfe517 	ldw	r2,-108(fp)
8020143c:	00010a06 	br	80201868 <bDdr2MemoryWriteTest+0x51c>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201440:	e0bfe717 	ldw	r2,-100(fp)
80201444:	1004d53a 	srli	r2,r2,20
80201448:	100d883a 	mov	r6,r2
8020144c:	016008b4 	movhi	r5,32802
80201450:	2971e904 	addi	r5,r5,-14428
80201454:	012008b4 	movhi	r4,32802
80201458:	213eb804 	addi	r4,r4,-1312
8020145c:	0206d740 	call	80206d74 <sprintf>
	debug(fp, cDebugBuffer);
80201460:	012008b4 	movhi	r4,32802
80201464:	213eb804 	addi	r4,r4,-1312
80201468:	0206c0c0 	call	80206c0c <printf>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
8020146c:	00800104 	movi	r2,4
80201470:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
80201474:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80201478:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
8020147c:	e03fe815 	stw	zero,-96(fp)
80201480:	00001506 	br	802014d8 <bDdr2MemoryWriteTest+0x18c>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80201484:	e0ffe717 	ldw	r3,-100(fp)
80201488:	00b33374 	movhi	r2,52429
8020148c:	10b33344 	addi	r2,r2,-13107
80201490:	1888383a 	mulxuu	r4,r3,r2
80201494:	1885383a 	mul	r2,r3,r2
80201498:	1021883a 	mov	r16,r2
8020149c:	2023883a 	mov	r17,r4
802014a0:	8804d0fa 	srli	r2,r17,3
802014a4:	e0ffe817 	ldw	r3,-96(fp)
802014a8:	18c00044 	addi	r3,r3,1
802014ac:	10c7383a 	mul	r3,r2,r3
802014b0:	e0bfe817 	ldw	r2,-96(fp)
802014b4:	1085883a 	add	r2,r2,r2
802014b8:	1085883a 	add	r2,r2,r2
802014bc:	e13fe504 	addi	r4,fp,-108
802014c0:	2085883a 	add	r2,r4,r2
802014c4:	10800e04 	addi	r2,r2,56
802014c8:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
802014cc:	e0bfe817 	ldw	r2,-96(fp)
802014d0:	10800044 	addi	r2,r2,1
802014d4:	e0bfe815 	stw	r2,-96(fp)
802014d8:	e0bfe817 	ldw	r2,-96(fp)
802014dc:	10800290 	cmplti	r2,r2,10
802014e0:	103fe81e 	bne	r2,zero,80201484 <__reset+0xfa1e1484>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802014e4:	d0a02d17 	ldw	r2,-32588(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
802014e8:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802014ec:	00804004 	movi	r2,256
802014f0:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
802014f4:	e03fe815 	stw	zero,-96(fp)
802014f8:	00001e06 	br	80201574 <bDdr2MemoryWriteTest+0x228>
		if (iI == 0) {
802014fc:	e0bfe817 	ldw	r2,-96(fp)
80201500:	1000091e 	bne	r2,zero,80201528 <bDdr2MemoryWriteTest+0x1dc>
			xSZData[iI] = uliInitValue;
80201504:	00a008b4 	movhi	r2,32802
80201508:	10bef804 	addi	r2,r2,-1056
8020150c:	e0ffe817 	ldw	r3,-96(fp)
80201510:	18c7883a 	add	r3,r3,r3
80201514:	18c7883a 	add	r3,r3,r3
80201518:	10c5883a 	add	r2,r2,r3
8020151c:	e0fff017 	ldw	r3,-64(fp)
80201520:	10c00015 	stw	r3,0(r2)
80201524:	00001006 	br	80201568 <bDdr2MemoryWriteTest+0x21c>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
80201528:	e0bfe817 	ldw	r2,-96(fp)
8020152c:	10ffffc4 	addi	r3,r2,-1
80201530:	00a008b4 	movhi	r2,32802
80201534:	10bef804 	addi	r2,r2,-1056
80201538:	18c7883a 	add	r3,r3,r3
8020153c:	18c7883a 	add	r3,r3,r3
80201540:	10c5883a 	add	r2,r2,r3
80201544:	10800017 	ldw	r2,0(r2)
80201548:	11000364 	muli	r4,r2,13
8020154c:	00a008b4 	movhi	r2,32802
80201550:	10bef804 	addi	r2,r2,-1056
80201554:	e0ffe817 	ldw	r3,-96(fp)
80201558:	18c7883a 	add	r3,r3,r3
8020155c:	18c7883a 	add	r3,r3,r3
80201560:	10c5883a 	add	r2,r2,r3
80201564:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
80201568:	e0bfe817 	ldw	r2,-96(fp)
8020156c:	10800044 	addi	r2,r2,1
80201570:	e0bfe815 	stw	r2,-96(fp)
80201574:	e0ffe817 	ldw	r3,-96(fp)
80201578:	e0bfeb17 	ldw	r2,-84(fp)
8020157c:	18bfdf16 	blt	r3,r2,802014fc <__reset+0xfa1e14fc>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
80201580:	e0bfeb17 	ldw	r2,-84(fp)
80201584:	10ffffc4 	addi	r3,r2,-1
80201588:	00a008b4 	movhi	r2,32802
8020158c:	10bef804 	addi	r2,r2,-1056
80201590:	18c7883a 	add	r3,r3,r3
80201594:	18c7883a 	add	r3,r3,r3
80201598:	10c7883a 	add	r3,r2,r3
8020159c:	00aaaaf4 	movhi	r2,43691
802015a0:	10aaaa84 	addi	r2,r2,-21846
802015a4:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802015a8:	e0bfeb17 	ldw	r2,-84(fp)
802015ac:	10ffff84 	addi	r3,r2,-2
802015b0:	00a008b4 	movhi	r2,32802
802015b4:	10bef804 	addi	r2,r2,-1056
802015b8:	18c7883a 	add	r3,r3,r3
802015bc:	18c7883a 	add	r3,r3,r3
802015c0:	10c7883a 	add	r3,r2,r3
802015c4:	00955574 	movhi	r2,21845
802015c8:	10955544 	addi	r2,r2,21845
802015cc:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
802015d0:	e0bfeb17 	ldw	r2,-84(fp)
802015d4:	10ffff44 	addi	r3,r2,-3
802015d8:	00a008b4 	movhi	r2,32802
802015dc:	10bef804 	addi	r2,r2,-1056
802015e0:	18c7883a 	add	r3,r3,r3
802015e4:	18c7883a 	add	r3,r3,r3
802015e8:	10c5883a 	add	r2,r2,r3
802015ec:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
802015f0:	e0bfeb17 	ldw	r2,-84(fp)
802015f4:	10ffff04 	addi	r3,r2,-4
802015f8:	00a008b4 	movhi	r2,32802
802015fc:	10bef804 	addi	r2,r2,-1056
80201600:	18c7883a 	add	r3,r3,r3
80201604:	18c7883a 	add	r3,r3,r3
80201608:	10c5883a 	add	r2,r2,r3
8020160c:	00ffffc4 	movi	r3,-1
80201610:	10c00015 	stw	r3,0(r2)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
80201614:	00e008b4 	movhi	r3,32802
80201618:	18feb804 	addi	r3,r3,-1312
8020161c:	00a008b4 	movhi	r2,32802
80201620:	10b1ef04 	addi	r2,r2,-14404
80201624:	1009883a 	mov	r4,r2
80201628:	00800444 	movi	r2,17
8020162c:	100d883a 	mov	r6,r2
80201630:	200b883a 	mov	r5,r4
80201634:	1809883a 	mov	r4,r3
80201638:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
8020163c:	012008b4 	movhi	r4,32802
80201640:	213eb804 	addi	r4,r4,-1312
80201644:	0206c0c0 	call	80206c0c <printf>
80201648:	d0a02d17 	ldw	r2,-32588(gp)
#endif
	iTimeStart = alt_nticks();
8020164c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80201650:	e0bfe617 	ldw	r2,-104(fp)
80201654:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80201658:	00810004 	movi	r2,1024
8020165c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201660:	e0ffe917 	ldw	r3,-92(fp)
80201664:	e0bfee17 	ldw	r2,-72(fp)
80201668:	1885283a 	div	r2,r3,r2
8020166c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80201670:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80201674:	00003806 	br	80201758 <bDdr2MemoryWriteTest+0x40c>
		iNRemainedLen = uliByteLen - iNPos;
80201678:	e0bfec17 	ldw	r2,-80(fp)
8020167c:	e0ffe717 	ldw	r3,-100(fp)
80201680:	1885c83a 	sub	r2,r3,r2
80201684:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201688:	e0bfe917 	ldw	r2,-92(fp)
8020168c:	e0fff217 	ldw	r3,-56(fp)
80201690:	1880060e 	bge	r3,r2,802016ac <bDdr2MemoryWriteTest+0x360>
			iNAccessLen = iNRemainedLen;
80201694:	e0bff217 	ldw	r2,-56(fp)
80201698:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
8020169c:	e0ffe917 	ldw	r3,-92(fp)
802016a0:	e0bfee17 	ldw	r2,-72(fp)
802016a4:	1885283a 	div	r2,r3,r2
802016a8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802016ac:	e0bfe917 	ldw	r2,-92(fp)
802016b0:	100d883a 	mov	r6,r2
802016b4:	016008b4 	movhi	r5,32802
802016b8:	297ef804 	addi	r5,r5,-1056
802016bc:	e13fea17 	ldw	r4,-88(fp)
802016c0:	0206a940 	call	80206a94 <memcpy>
		pxDes += iNItemNum;
802016c4:	e0bfeb17 	ldw	r2,-84(fp)
802016c8:	1085883a 	add	r2,r2,r2
802016cc:	1085883a 	add	r2,r2,r2
802016d0:	1007883a 	mov	r3,r2
802016d4:	e0bfea17 	ldw	r2,-88(fp)
802016d8:	10c5883a 	add	r2,r2,r3
802016dc:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802016e0:	e0ffec17 	ldw	r3,-80(fp)
802016e4:	e0bfe917 	ldw	r2,-92(fp)
802016e8:	1885883a 	add	r2,r3,r2
802016ec:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
802016f0:	e0bfed17 	ldw	r2,-76(fp)
802016f4:	10800288 	cmpgei	r2,r2,10
802016f8:	1000171e 	bne	r2,zero,80201758 <bDdr2MemoryWriteTest+0x40c>
802016fc:	e0bfed17 	ldw	r2,-76(fp)
80201700:	1085883a 	add	r2,r2,r2
80201704:	1085883a 	add	r2,r2,r2
80201708:	e0ffe504 	addi	r3,fp,-108
8020170c:	1885883a 	add	r2,r3,r2
80201710:	10800e04 	addi	r2,r2,56
80201714:	10800017 	ldw	r2,0(r2)
80201718:	e0ffec17 	ldw	r3,-80(fp)
8020171c:	18800e36 	bltu	r3,r2,80201758 <bDdr2MemoryWriteTest+0x40c>
			iNProgressIndex++;
80201720:	e0bfed17 	ldw	r2,-76(fp)
80201724:	10800044 	addi	r2,r2,1
80201728:	e0bfed15 	stw	r2,-76(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
8020172c:	e0bfed17 	ldw	r2,-76(fp)
80201730:	108002a4 	muli	r2,r2,10
80201734:	100d883a 	mov	r6,r2
80201738:	016008b4 	movhi	r5,32802
8020173c:	2971f404 	addi	r5,r5,-14384
80201740:	012008b4 	movhi	r4,32802
80201744:	213eb804 	addi	r4,r4,-1312
80201748:	0206d740 	call	80206d74 <sprintf>
			debug(fp, cDebugBuffer);
8020174c:	012008b4 	movhi	r4,32802
80201750:	213eb804 	addi	r4,r4,-1312
80201754:	0206c0c0 	call	80206c0c <printf>
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
80201758:	e0ffec17 	ldw	r3,-80(fp)
8020175c:	e0bfe717 	ldw	r2,-100(fp)
80201760:	18bfc536 	bltu	r3,r2,80201678 <__reset+0xfa1e1678>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80201764:	0216c2c0 	call	80216c2c <alt_dcache_flush_all>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201768:	00a008b4 	movhi	r2,32802
8020176c:	10beb804 	addi	r2,r2,-1312
80201770:	00c00284 	movi	r3,10
80201774:	10c00005 	stb	r3,0(r2)
80201778:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8020177c:	012008b4 	movhi	r4,32802
80201780:	213eb804 	addi	r4,r4,-1312
80201784:	0206c0c0 	call	80206c0c <printf>
80201788:	d0e02d17 	ldw	r3,-32588(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
8020178c:	e0bff117 	ldw	r2,-60(fp)
80201790:	1885c83a 	sub	r2,r3,r2
80201794:	e0bfef15 	stw	r2,-68(fp)
	if (bSuccess) {
80201798:	e0bfe517 	ldw	r2,-108(fp)
8020179c:	10001c26 	beq	r2,zero,80201810 <bDdr2MemoryWriteTest+0x4c4>
#if DEBUG_ON
		sprintf(cDebugBuffer,
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
802017a0:	e13fef17 	ldw	r4,-68(fp)
802017a4:	020660c0 	call	8020660c <__floatsisf>
802017a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802017ac:	d0a02c17 	ldw	r2,-32592(gp)
802017b0:	1009883a 	mov	r4,r2
802017b4:	02067300 	call	80206730 <__floatunsisf>
802017b8:	1007883a 	mov	r3,r2
802017bc:	180b883a 	mov	r5,r3
802017c0:	8009883a 	mov	r4,r16
802017c4:	02061040 	call	80206104 <__divsf3>
802017c8:	1007883a 	mov	r3,r2
802017cc:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer,
802017d0:	1009883a 	mov	r4,r2
802017d4:	02068200 	call	80206820 <__extendsfdf2>
802017d8:	1009883a 	mov	r4,r2
802017dc:	180b883a 	mov	r5,r3
802017e0:	d9400015 	stw	r5,0(sp)
802017e4:	200f883a 	mov	r7,r4
802017e8:	e1bfe717 	ldw	r6,-100(fp)
802017ec:	016008b4 	movhi	r5,32802
802017f0:	2971f604 	addi	r5,r5,-14376
802017f4:	012008b4 	movhi	r4,32802
802017f8:	213eb804 	addi	r4,r4,-1312
802017fc:	0206d740 	call	80206d74 <sprintf>
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201800:	012008b4 	movhi	r4,32802
80201804:	213eb804 	addi	r4,r4,-1312
80201808:	0206c0c0 	call	80206c0c <printf>
8020180c:	00000d06 	br	80201844 <bDdr2MemoryWriteTest+0x4f8>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
80201810:	00e008b4 	movhi	r3,32802
80201814:	18feb804 	addi	r3,r3,-1312
80201818:	00a008b4 	movhi	r2,32802
8020181c:	10b20204 	addi	r2,r2,-14328
80201820:	1009883a 	mov	r4,r2
80201824:	00800584 	movi	r2,22
80201828:	100d883a 	mov	r6,r2
8020182c:	200b883a 	mov	r5,r4
80201830:	1809883a 	mov	r4,r3
80201834:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
80201838:	012008b4 	movhi	r4,32802
8020183c:	213eb804 	addi	r4,r4,-1312
80201840:	0206c0c0 	call	80206c0c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201844:	00a008b4 	movhi	r2,32802
80201848:	10beb804 	addi	r2,r2,-1312
8020184c:	00c00284 	movi	r3,10
80201850:	10c00005 	stb	r3,0(r2)
80201854:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201858:	012008b4 	movhi	r4,32802
8020185c:	213eb804 	addi	r4,r4,-1312
80201860:	0206c0c0 	call	80206c0c <printf>
#endif

	return bSuccess;
80201864:	e0bfe517 	ldw	r2,-108(fp)
}
80201868:	e6fffe04 	addi	sp,fp,-8
8020186c:	dfc00317 	ldw	ra,12(sp)
80201870:	df000217 	ldw	fp,8(sp)
80201874:	dc400117 	ldw	r17,4(sp)
80201878:	dc000017 	ldw	r16,0(sp)
8020187c:	dec00404 	addi	sp,sp,16
80201880:	f800283a 	ret

80201884 <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
80201884:	deffe204 	addi	sp,sp,-120
80201888:	dfc01d15 	stw	ra,116(sp)
8020188c:	df001c15 	stw	fp,112(sp)
80201890:	dc401b15 	stw	r17,108(sp)
80201894:	dc001a15 	stw	r16,104(sp)
80201898:	df001c04 	addi	fp,sp,112
8020189c:	2005883a 	mov	r2,r4
802018a0:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
802018a4:	00e008b4 	movhi	r3,32802
802018a8:	18feb804 	addi	r3,r3,-1312
802018ac:	00a008b4 	movhi	r2,32802
802018b0:	10b20804 	addi	r2,r2,-14304
802018b4:	1009883a 	mov	r4,r2
802018b8:	008009c4 	movi	r2,39
802018bc:	100d883a 	mov	r6,r2
802018c0:	200b883a 	mov	r5,r4
802018c4:	1809883a 	mov	r4,r3
802018c8:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
802018cc:	012008b4 	movhi	r4,32802
802018d0:	213eb804 	addi	r4,r4,-1312
802018d4:	0206c0c0 	call	80206c0c <printf>
#endif
	bool bSuccess = FALSE;
802018d8:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802018dc:	e0bffd03 	ldbu	r2,-12(fp)
802018e0:	10000326 	beq	r2,zero,802018f0 <bDdr2MemoryReadTest+0x6c>
802018e4:	10800060 	cmpeqi	r2,r2,1
802018e8:	10000a1e 	bne	r2,zero,80201914 <bDdr2MemoryReadTest+0x90>
802018ec:	00001206 	br	80201938 <bDdr2MemoryReadTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802018f0:	e0bffd03 	ldbu	r2,-12(fp)
802018f4:	1009883a 	mov	r4,r2
802018f8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802018fc:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201900:	00a00034 	movhi	r2,32768
80201904:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80201908:	00800044 	movi	r2,1
8020190c:	e0bfe515 	stw	r2,-108(fp)
		break;
80201910:	00001906 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201914:	e0bffd03 	ldbu	r2,-12(fp)
80201918:	1009883a 	mov	r4,r2
8020191c:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201920:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201924:	00a00034 	movhi	r2,32768
80201928:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
8020192c:	00800044 	movi	r2,1
80201930:	e0bfe515 	stw	r2,-108(fp)
		break;
80201934:	00001006 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	default:
		bSuccess = FALSE;
80201938:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
8020193c:	00e008b4 	movhi	r3,32802
80201940:	18feb804 	addi	r3,r3,-1312
80201944:	00a008b4 	movhi	r2,32802
80201948:	10aff004 	addi	r2,r2,-16448
8020194c:	1009883a 	mov	r4,r2
80201950:	00800bc4 	movi	r2,47
80201954:	100d883a 	mov	r6,r2
80201958:	200b883a 	mov	r5,r4
8020195c:	1809883a 	mov	r4,r3
80201960:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201964:	012008b4 	movhi	r4,32802
80201968:	213eb804 	addi	r4,r4,-1312
8020196c:	0206c0c0 	call	80206c0c <printf>
		;
#endif
		return bSuccess;
80201970:	e0bfe517 	ldw	r2,-108(fp)
80201974:	0000ec06 	br	80201d28 <bDdr2MemoryReadTest+0x4a4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
80201978:	e0bfe717 	ldw	r2,-100(fp)
8020197c:	1004d53a 	srli	r2,r2,20
80201980:	100d883a 	mov	r6,r2
80201984:	016008b4 	movhi	r5,32802
80201988:	29721204 	addi	r5,r5,-14264
8020198c:	012008b4 	movhi	r4,32802
80201990:	213eb804 	addi	r4,r4,-1312
80201994:	0206d740 	call	80206d74 <sprintf>
	debug(fp, cDebugBuffer);
80201998:	012008b4 	movhi	r4,32802
8020199c:	213eb804 	addi	r4,r4,-1312
802019a0:	0206c0c0 	call	80206c0c <printf>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802019a4:	00804004 	movi	r2,256
802019a8:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
802019ac:	00800104 	movi	r2,4
802019b0:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
802019b4:	e0ffec17 	ldw	r3,-80(fp)
802019b8:	e0bfef17 	ldw	r2,-68(fp)
802019bc:	1885383a 	mul	r2,r3,r2
802019c0:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
802019c4:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802019c8:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
802019cc:	e03fe815 	stw	zero,-96(fp)
802019d0:	00001506 	br	80201a28 <bDdr2MemoryReadTest+0x1a4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802019d4:	e0ffe717 	ldw	r3,-100(fp)
802019d8:	00b33374 	movhi	r2,52429
802019dc:	10b33344 	addi	r2,r2,-13107
802019e0:	1888383a 	mulxuu	r4,r3,r2
802019e4:	1885383a 	mul	r2,r3,r2
802019e8:	1021883a 	mov	r16,r2
802019ec:	2023883a 	mov	r17,r4
802019f0:	8804d0fa 	srli	r2,r17,3
802019f4:	e0ffe817 	ldw	r3,-96(fp)
802019f8:	18c00044 	addi	r3,r3,1
802019fc:	10c7383a 	mul	r3,r2,r3
80201a00:	e0bfe817 	ldw	r2,-96(fp)
80201a04:	1085883a 	add	r2,r2,r2
80201a08:	1085883a 	add	r2,r2,r2
80201a0c:	e13fe504 	addi	r4,fp,-108
80201a10:	2085883a 	add	r2,r4,r2
80201a14:	10800e04 	addi	r2,r2,56
80201a18:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80201a1c:	e0bfe817 	ldw	r2,-96(fp)
80201a20:	10800044 	addi	r2,r2,1
80201a24:	e0bfe815 	stw	r2,-96(fp)
80201a28:	e0bfe817 	ldw	r2,-96(fp)
80201a2c:	10800290 	cmplti	r2,r2,10
80201a30:	103fe81e 	bne	r2,zero,802019d4 <__reset+0xfa1e19d4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80201a34:	e03fee15 	stw	zero,-72(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
80201a38:	00e008b4 	movhi	r3,32802
80201a3c:	18feb804 	addi	r3,r3,-1312
80201a40:	00a008b4 	movhi	r2,32802
80201a44:	10b21804 	addi	r2,r2,-14240
80201a48:	1009883a 	mov	r4,r2
80201a4c:	008006c4 	movi	r2,27
80201a50:	100d883a 	mov	r6,r2
80201a54:	200b883a 	mov	r5,r4
80201a58:	1809883a 	mov	r4,r3
80201a5c:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80201a60:	012008b4 	movhi	r4,32802
80201a64:	213eb804 	addi	r4,r4,-1312
80201a68:	0206c0c0 	call	80206c0c <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201a6c:	d0a02d17 	ldw	r2,-32588(gp)
#endif
	iTimeStart = alt_nticks();
80201a70:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80201a74:	e0bfe617 	ldw	r2,-104(fp)
80201a78:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80201a7c:	00810004 	movi	r2,1024
80201a80:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201a84:	e0ffe917 	ldw	r3,-92(fp)
80201a88:	e0bfef17 	ldw	r2,-68(fp)
80201a8c:	1885283a 	div	r2,r3,r2
80201a90:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80201a94:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80201a98:	00005e06 	br	80201c14 <bDdr2MemoryReadTest+0x390>
		iNRemainedLen = uliByteLen - iNPos;
80201a9c:	e0bfed17 	ldw	r2,-76(fp)
80201aa0:	e0ffe717 	ldw	r3,-100(fp)
80201aa4:	1885c83a 	sub	r2,r3,r2
80201aa8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201aac:	e0bfe917 	ldw	r2,-92(fp)
80201ab0:	e0fff217 	ldw	r3,-56(fp)
80201ab4:	1880060e 	bge	r3,r2,80201ad0 <bDdr2MemoryReadTest+0x24c>
			iNAccessLen = iNRemainedLen;
80201ab8:	e0bff217 	ldw	r2,-56(fp)
80201abc:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80201ac0:	e0ffe917 	ldw	r3,-92(fp)
80201ac4:	e0bfef17 	ldw	r2,-68(fp)
80201ac8:	1885283a 	div	r2,r3,r2
80201acc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80201ad0:	00a008b4 	movhi	r2,32802
80201ad4:	10bef804 	addi	r2,r2,-1056
80201ad8:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201adc:	e03fe815 	stw	zero,-96(fp)
80201ae0:	00002906 	br	80201b88 <bDdr2MemoryReadTest+0x304>
			if (*pxSrc++ != *pxDes++) {
80201ae4:	e0bfeb17 	ldw	r2,-84(fp)
80201ae8:	10c00104 	addi	r3,r2,4
80201aec:	e0ffeb15 	stw	r3,-84(fp)
80201af0:	10c00017 	ldw	r3,0(r2)
80201af4:	e0bfea17 	ldw	r2,-88(fp)
80201af8:	11000104 	addi	r4,r2,4
80201afc:	e13fea15 	stw	r4,-88(fp)
80201b00:	10800017 	ldw	r2,0(r2)
80201b04:	18801d26 	beq	r3,r2,80201b7c <bDdr2MemoryReadTest+0x2f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b08:	e0bfeb17 	ldw	r2,-84(fp)
80201b0c:	10bfff04 	addi	r2,r2,-4
80201b10:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b14:	1009883a 	mov	r4,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b18:	00a008b4 	movhi	r2,32802
80201b1c:	10bef804 	addi	r2,r2,-1056
80201b20:	e0ffe817 	ldw	r3,-96(fp)
80201b24:	18c7883a 	add	r3,r3,r3
80201b28:	18c7883a 	add	r3,r3,r3
80201b2c:	10c5883a 	add	r2,r2,r3
80201b30:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b34:	100b883a 	mov	r5,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
80201b38:	e0ffed17 	ldw	r3,-76(fp)
80201b3c:	e0bfef17 	ldw	r2,-68(fp)
80201b40:	1887283a 	div	r3,r3,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b44:	e0bfe817 	ldw	r2,-96(fp)
80201b48:	1885883a 	add	r2,r3,r2
80201b4c:	d8800015 	stw	r2,0(sp)
80201b50:	280f883a 	mov	r7,r5
80201b54:	200d883a 	mov	r6,r4
80201b58:	016008b4 	movhi	r5,32802
80201b5c:	29721f04 	addi	r5,r5,-14212
80201b60:	012008b4 	movhi	r4,32802
80201b64:	213eb804 	addi	r4,r4,-1312
80201b68:	0206d740 	call	80206d74 <sprintf>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
80201b6c:	012008b4 	movhi	r4,32802
80201b70:	213eb804 	addi	r4,r4,-1312
80201b74:	0206c0c0 	call	80206c0c <printf>
#endif
				bSuccess = FALSE;
80201b78:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201b7c:	e0bfe817 	ldw	r2,-96(fp)
80201b80:	10800044 	addi	r2,r2,1
80201b84:	e0bfe815 	stw	r2,-96(fp)
80201b88:	e0ffe817 	ldw	r3,-96(fp)
80201b8c:	e0bfec17 	ldw	r2,-80(fp)
80201b90:	1880020e 	bge	r3,r2,80201b9c <bDdr2MemoryReadTest+0x318>
80201b94:	e0bfe517 	ldw	r2,-108(fp)
80201b98:	103fd21e 	bne	r2,zero,80201ae4 <__reset+0xfa1e1ae4>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80201b9c:	e0ffed17 	ldw	r3,-76(fp)
80201ba0:	e0bfe917 	ldw	r2,-92(fp)
80201ba4:	1885883a 	add	r2,r3,r2
80201ba8:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80201bac:	e0bfee17 	ldw	r2,-72(fp)
80201bb0:	10800288 	cmpgei	r2,r2,10
80201bb4:	1000171e 	bne	r2,zero,80201c14 <bDdr2MemoryReadTest+0x390>
80201bb8:	e0bfee17 	ldw	r2,-72(fp)
80201bbc:	1085883a 	add	r2,r2,r2
80201bc0:	1085883a 	add	r2,r2,r2
80201bc4:	e0ffe504 	addi	r3,fp,-108
80201bc8:	1885883a 	add	r2,r3,r2
80201bcc:	10800e04 	addi	r2,r2,56
80201bd0:	10800017 	ldw	r2,0(r2)
80201bd4:	e0ffed17 	ldw	r3,-76(fp)
80201bd8:	18800e36 	bltu	r3,r2,80201c14 <bDdr2MemoryReadTest+0x390>
			iNProgressIndex++;
80201bdc:	e0bfee17 	ldw	r2,-72(fp)
80201be0:	10800044 	addi	r2,r2,1
80201be4:	e0bfee15 	stw	r2,-72(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
80201be8:	e0bfee17 	ldw	r2,-72(fp)
80201bec:	108002a4 	muli	r2,r2,10
80201bf0:	100d883a 	mov	r6,r2
80201bf4:	016008b4 	movhi	r5,32802
80201bf8:	2971f404 	addi	r5,r5,-14384
80201bfc:	012008b4 	movhi	r4,32802
80201c00:	213eb804 	addi	r4,r4,-1312
80201c04:	0206d740 	call	80206d74 <sprintf>
			debug(fp, cDebugBuffer);
80201c08:	012008b4 	movhi	r4,32802
80201c0c:	213eb804 	addi	r4,r4,-1312
80201c10:	0206c0c0 	call	80206c0c <printf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80201c14:	e0bfe517 	ldw	r2,-108(fp)
80201c18:	10000326 	beq	r2,zero,80201c28 <bDdr2MemoryReadTest+0x3a4>
80201c1c:	e0ffed17 	ldw	r3,-76(fp)
80201c20:	e0bfe717 	ldw	r2,-100(fp)
80201c24:	18bf9d36 	bltu	r3,r2,80201a9c <__reset+0xfa1e1a9c>
			debug(fp, cDebugBuffer);
#endif
		}
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201c28:	00a008b4 	movhi	r2,32802
80201c2c:	10beb804 	addi	r2,r2,-1312
80201c30:	00c00284 	movi	r3,10
80201c34:	10c00005 	stb	r3,0(r2)
80201c38:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201c3c:	012008b4 	movhi	r4,32802
80201c40:	213eb804 	addi	r4,r4,-1312
80201c44:	0206c0c0 	call	80206c0c <printf>
80201c48:	d0e02d17 	ldw	r3,-32588(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80201c4c:	e0bff117 	ldw	r2,-60(fp)
80201c50:	1885c83a 	sub	r2,r3,r2
80201c54:	e0bff015 	stw	r2,-64(fp)
	if (bSuccess) {
80201c58:	e0bfe517 	ldw	r2,-108(fp)
80201c5c:	10001c26 	beq	r2,zero,80201cd0 <bDdr2MemoryReadTest+0x44c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
80201c60:	e13ff017 	ldw	r4,-64(fp)
80201c64:	020660c0 	call	8020660c <__floatsisf>
80201c68:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80201c6c:	d0a02c17 	ldw	r2,-32592(gp)
80201c70:	1009883a 	mov	r4,r2
80201c74:	02067300 	call	80206730 <__floatunsisf>
80201c78:	1007883a 	mov	r3,r2
80201c7c:	180b883a 	mov	r5,r3
80201c80:	8009883a 	mov	r4,r16
80201c84:	02061040 	call	80206104 <__divsf3>
80201c88:	1007883a 	mov	r3,r2
80201c8c:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
80201c90:	1009883a 	mov	r4,r2
80201c94:	02068200 	call	80206820 <__extendsfdf2>
80201c98:	1009883a 	mov	r4,r2
80201c9c:	180b883a 	mov	r5,r3
80201ca0:	d9400015 	stw	r5,0(sp)
80201ca4:	200f883a 	mov	r7,r4
80201ca8:	e1bfe717 	ldw	r6,-100(fp)
80201cac:	016008b4 	movhi	r5,32802
80201cb0:	29722d04 	addi	r5,r5,-14156
80201cb4:	012008b4 	movhi	r4,32802
80201cb8:	213eb804 	addi	r4,r4,-1312
80201cbc:	0206d740 	call	80206d74 <sprintf>
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201cc0:	012008b4 	movhi	r4,32802
80201cc4:	213eb804 	addi	r4,r4,-1312
80201cc8:	0206c0c0 	call	80206c0c <printf>
80201ccc:	00000d06 	br	80201d04 <bDdr2MemoryReadTest+0x480>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
80201cd0:	00e008b4 	movhi	r3,32802
80201cd4:	18feb804 	addi	r3,r3,-1312
80201cd8:	00a008b4 	movhi	r2,32802
80201cdc:	10b23904 	addi	r2,r2,-14108
80201ce0:	1009883a 	mov	r4,r2
80201ce4:	00800544 	movi	r2,21
80201ce8:	100d883a 	mov	r6,r2
80201cec:	200b883a 	mov	r5,r4
80201cf0:	1809883a 	mov	r4,r3
80201cf4:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
80201cf8:	012008b4 	movhi	r4,32802
80201cfc:	213eb804 	addi	r4,r4,-1312
80201d00:	0206c0c0 	call	80206c0c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201d04:	00a008b4 	movhi	r2,32802
80201d08:	10beb804 	addi	r2,r2,-1312
80201d0c:	00c00284 	movi	r3,10
80201d10:	10c00005 	stb	r3,0(r2)
80201d14:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201d18:	012008b4 	movhi	r4,32802
80201d1c:	213eb804 	addi	r4,r4,-1312
80201d20:	0206c0c0 	call	80206c0c <printf>
#endif

	return bSuccess;
80201d24:	e0bfe517 	ldw	r2,-108(fp)
}
80201d28:	e6fffe04 	addi	sp,fp,-8
80201d2c:	dfc00317 	ldw	ra,12(sp)
80201d30:	df000217 	ldw	fp,8(sp)
80201d34:	dc400117 	ldw	r17,4(sp)
80201d38:	dc000017 	ldw	r16,0(sp)
80201d3c:	dec00404 	addi	sp,sp,16
80201d40:	f800283a 	ret

80201d44 <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80201d44:	deffec04 	addi	sp,sp,-80
80201d48:	dfc01315 	stw	ra,76(sp)
80201d4c:	df001215 	stw	fp,72(sp)
80201d50:	dcc01115 	stw	r19,68(sp)
80201d54:	dc801015 	stw	r18,64(sp)
80201d58:	dc400f15 	stw	r17,60(sp)
80201d5c:	dc000e15 	stw	r16,56(sp)
80201d60:	df001204 	addi	fp,sp,72
80201d64:	2005883a 	mov	r2,r4
80201d68:	e17ffa15 	stw	r5,-24(fp)
80201d6c:	e1bffb15 	stw	r6,-20(fp)
80201d70:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
80201d74:	00e008b4 	movhi	r3,32802
80201d78:	18feb804 	addi	r3,r3,-1312
80201d7c:	00a008b4 	movhi	r2,32802
80201d80:	10b23f04 	addi	r2,r2,-14084
80201d84:	1009883a 	mov	r4,r2
80201d88:	00800bc4 	movi	r2,47
80201d8c:	100d883a 	mov	r6,r2
80201d90:	200b883a 	mov	r5,r4
80201d94:	1809883a 	mov	r4,r3
80201d98:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80201d9c:	012008b4 	movhi	r4,32802
80201da0:	213eb804 	addi	r4,r4,-1312
80201da4:	0206c0c0 	call	80206c0c <printf>
#endif
	bool bSuccess = FALSE;
80201da8:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80201dac:	e0bff903 	ldbu	r2,-28(fp)
80201db0:	10000326 	beq	r2,zero,80201dc0 <bDdr2MemoryRandomWriteTest+0x7c>
80201db4:	10800060 	cmpeqi	r2,r2,1
80201db8:	10000a1e 	bne	r2,zero,80201de4 <bDdr2MemoryRandomWriteTest+0xa0>
80201dbc:	00001206 	br	80201e08 <bDdr2MemoryRandomWriteTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201dc0:	e0bff903 	ldbu	r2,-28(fp)
80201dc4:	1009883a 	mov	r4,r2
80201dc8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201dcc:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201dd0:	00a00034 	movhi	r2,32768
80201dd4:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dd8:	00800044 	movi	r2,1
80201ddc:	e0bfef15 	stw	r2,-68(fp)
		break;
80201de0:	00001906 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201de4:	e0bff903 	ldbu	r2,-28(fp)
80201de8:	1009883a 	mov	r4,r2
80201dec:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201df0:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201df4:	00a00034 	movhi	r2,32768
80201df8:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dfc:	00800044 	movi	r2,1
80201e00:	e0bfef15 	stw	r2,-68(fp)
		break;
80201e04:	00001006 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	default:
		bSuccess = FALSE;
80201e08:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201e0c:	00e008b4 	movhi	r3,32802
80201e10:	18feb804 	addi	r3,r3,-1312
80201e14:	00a008b4 	movhi	r2,32802
80201e18:	10aff004 	addi	r2,r2,-16448
80201e1c:	1009883a 	mov	r4,r2
80201e20:	00800bc4 	movi	r2,47
80201e24:	100d883a 	mov	r6,r2
80201e28:	200b883a 	mov	r5,r4
80201e2c:	1809883a 	mov	r4,r3
80201e30:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201e34:	012008b4 	movhi	r4,32802
80201e38:	213eb804 	addi	r4,r4,-1312
80201e3c:	0206c0c0 	call	80206c0c <printf>
		;
#endif
		return bSuccess;
80201e40:	e0bfef17 	ldw	r2,-68(fp)
80201e44:	0000bc06 	br	80202138 <bDdr2MemoryRandomWriteTest+0x3f4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201e48:	e0bff117 	ldw	r2,-60(fp)
80201e4c:	1004d53a 	srli	r2,r2,20
80201e50:	100d883a 	mov	r6,r2
80201e54:	016008b4 	movhi	r5,32802
80201e58:	2971e904 	addi	r5,r5,-14428
80201e5c:	012008b4 	movhi	r4,32802
80201e60:	213eb804 	addi	r4,r4,-1312
80201e64:	0206d740 	call	80206d74 <sprintf>
	debug(fp, cDebugBuffer);
80201e68:	012008b4 	movhi	r4,32802
80201e6c:	213eb804 	addi	r4,r4,-1312
80201e70:	0206c0c0 	call	80206c0c <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201e74:	d0a02d17 	ldw	r2,-32588(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80201e78:	d0a01315 	stw	r2,-32692(gp)
	uliCurrentState = uliInitialState;
80201e7c:	d0a01317 	ldw	r2,-32692(gp)
80201e80:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80201e84:	e0fff017 	ldw	r3,-64(fp)
80201e88:	e0bff117 	ldw	r2,-60(fp)
80201e8c:	1885883a 	add	r2,r3,r2
80201e90:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80201e94:	e0fff117 	ldw	r3,-60(fp)
80201e98:	00b33374 	movhi	r2,52429
80201e9c:	10b33344 	addi	r2,r2,-13107
80201ea0:	1888383a 	mulxuu	r4,r3,r2
80201ea4:	1885383a 	mul	r2,r3,r2
80201ea8:	1025883a 	mov	r18,r2
80201eac:	2027883a 	mov	r19,r4
80201eb0:	9806d13a 	srli	r3,r19,4
80201eb4:	e0bff017 	ldw	r2,-64(fp)
80201eb8:	1885883a 	add	r2,r3,r2
80201ebc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80201ec0:	00800144 	movi	r2,5
80201ec4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing to memory...\n");
80201ec8:	00e008b4 	movhi	r3,32802
80201ecc:	18feb804 	addi	r3,r3,-1312
80201ed0:	00a008b4 	movhi	r2,32802
80201ed4:	10b24b04 	addi	r2,r2,-14036
80201ed8:	1009883a 	mov	r4,r2
80201edc:	00800584 	movi	r2,22
80201ee0:	100d883a 	mov	r6,r2
80201ee4:	200b883a 	mov	r5,r4
80201ee8:	1809883a 	mov	r4,r3
80201eec:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80201ef0:	012008b4 	movhi	r4,32802
80201ef4:	213eb804 	addi	r4,r4,-1312
80201ef8:	0206c0c0 	call	80206c0c <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
80201efc:	e0bffa17 	ldw	r2,-24(fp)
80201f00:	10800058 	cmpnei	r2,r2,1
80201f04:	1000081e 	bne	r2,zero,80201f28 <bDdr2MemoryRandomWriteTest+0x1e4>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80201f08:	016008b4 	movhi	r5,32802
80201f0c:	29725104 	addi	r5,r5,-14012
80201f10:	012008b4 	movhi	r4,32802
80201f14:	213eb804 	addi	r4,r4,-1312
80201f18:	0206d740 	call	80206d74 <sprintf>
		debug(fp, cDebugBuffer);
80201f1c:	012008b4 	movhi	r4,32802
80201f20:	213eb804 	addi	r4,r4,-1312
80201f24:	0206c0c0 	call	80206c0c <printf>
#endif
	}
	int TimeStart, TimeElapsed = 0;
80201f28:	e03ff615 	stw	zero,-40(fp)
80201f2c:	d0a02d17 	ldw	r2,-32588(gp)

	TimeStart = alt_nticks();
80201f30:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201f34:	e0bff017 	ldw	r2,-64(fp)
80201f38:	e0bff215 	stw	r2,-56(fp)
80201f3c:	00002a06 	br	80201fe8 <bDdr2MemoryRandomWriteTest+0x2a4>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80201f40:	e0bff804 	addi	r2,fp,-32
80201f44:	1009883a 	mov	r4,r2
80201f48:	02025980 	call	80202598 <uliXorshift32>
80201f4c:	1007883a 	mov	r3,r2
80201f50:	e0bff217 	ldw	r2,-56(fp)
80201f54:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80201f58:	e0bffa17 	ldw	r2,-24(fp)
80201f5c:	10800060 	cmpeqi	r2,r2,1
80201f60:	1009883a 	mov	r4,r2
80201f64:	e0bff217 	ldw	r2,-56(fp)
80201f68:	e0fff317 	ldw	r3,-52(fp)
80201f6c:	1885803a 	cmpltu	r2,r3,r2
80201f70:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80201f74:	10803fcc 	andi	r2,r2,255
80201f78:	10001826 	beq	r2,zero,80201fdc <bDdr2MemoryRandomWriteTest+0x298>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
80201f7c:	e0bff403 	ldbu	r2,-48(fp)
80201f80:	100d883a 	mov	r6,r2
80201f84:	016008b4 	movhi	r5,32802
80201f88:	29725304 	addi	r5,r5,-14004
80201f8c:	012008b4 	movhi	r4,32802
80201f90:	213eb804 	addi	r4,r4,-1312
80201f94:	0206d740 	call	80206d74 <sprintf>
			debug(fp, cDebugBuffer);
80201f98:	012008b4 	movhi	r4,32802
80201f9c:	213eb804 	addi	r4,r4,-1312
80201fa0:	0206c0c0 	call	80206c0c <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
80201fa4:	e0fff117 	ldw	r3,-60(fp)
80201fa8:	00b33374 	movhi	r2,52429
80201fac:	10b33344 	addi	r2,r2,-13107
80201fb0:	1888383a 	mulxuu	r4,r3,r2
80201fb4:	1885383a 	mul	r2,r3,r2
80201fb8:	1021883a 	mov	r16,r2
80201fbc:	2023883a 	mov	r17,r4
80201fc0:	8804d13a 	srli	r2,r17,4
80201fc4:	e0fff317 	ldw	r3,-52(fp)
80201fc8:	1885883a 	add	r2,r3,r2
80201fcc:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80201fd0:	e0bff403 	ldbu	r2,-48(fp)
80201fd4:	10800144 	addi	r2,r2,5
80201fd8:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80201fdc:	e0bff217 	ldw	r2,-56(fp)
80201fe0:	10800104 	addi	r2,r2,4
80201fe4:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80201fe8:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201fec:	e0bff517 	ldw	r2,-44(fp)
80201ff0:	18bfd336 	bltu	r3,r2,80201f40 <__reset+0xfa1e1f40>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80201ff4:	0216c2c0 	call	80216c2c <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
80201ff8:	e0bffa17 	ldw	r2,-24(fp)
80201ffc:	10800058 	cmpnei	r2,r2,1
80202000:	1000081e 	bne	r2,zero,80202024 <bDdr2MemoryRandomWriteTest+0x2e0>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202004:	016008b4 	movhi	r5,32802
80202008:	29725604 	addi	r5,r5,-13992
8020200c:	012008b4 	movhi	r4,32802
80202010:	213eb804 	addi	r4,r4,-1312
80202014:	0206d740 	call	80206d74 <sprintf>
		debug(fp, cDebugBuffer);
80202018:	012008b4 	movhi	r4,32802
8020201c:	213eb804 	addi	r4,r4,-1312
80202020:	0206c0c0 	call	80206c0c <printf>
#endif
	}

	if (bSuccess) {
80202024:	e0bfef17 	ldw	r2,-68(fp)
80202028:	10002d26 	beq	r2,zero,802020e0 <bDdr2MemoryRandomWriteTest+0x39c>
		if (bTime == TRUE) {
8020202c:	e0bffb17 	ldw	r2,-20(fp)
80202030:	10800058 	cmpnei	r2,r2,1
80202034:	1000201e 	bne	r2,zero,802020b8 <bDdr2MemoryRandomWriteTest+0x374>
80202038:	d0e02d17 	ldw	r3,-32588(gp)
			TimeElapsed = alt_nticks() - TimeStart;
8020203c:	e0bff717 	ldw	r2,-36(fp)
80202040:	1885c83a 	sub	r2,r3,r2
80202044:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202048:	e13ff617 	ldw	r4,-40(fp)
8020204c:	020660c0 	call	8020660c <__floatsisf>
80202050:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202054:	d0a02c17 	ldw	r2,-32592(gp)
80202058:	1009883a 	mov	r4,r2
8020205c:	02067300 	call	80206730 <__floatunsisf>
80202060:	1007883a 	mov	r3,r2
80202064:	180b883a 	mov	r5,r3
80202068:	8009883a 	mov	r4,r16
8020206c:	02061040 	call	80206104 <__divsf3>
80202070:	1007883a 	mov	r3,r2
80202074:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
80202078:	1009883a 	mov	r4,r2
8020207c:	02068200 	call	80206820 <__extendsfdf2>
80202080:	1009883a 	mov	r4,r2
80202084:	180b883a 	mov	r5,r3
80202088:	d9400015 	stw	r5,0(sp)
8020208c:	200f883a 	mov	r7,r4
80202090:	e1bff117 	ldw	r6,-60(fp)
80202094:	016008b4 	movhi	r5,32802
80202098:	29725904 	addi	r5,r5,-13980
8020209c:	012008b4 	movhi	r4,32802
802020a0:	213eb804 	addi	r4,r4,-1312
802020a4:	0206d740 	call	80206d74 <sprintf>
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802020a8:	012008b4 	movhi	r4,32802
802020ac:	213eb804 	addi	r4,r4,-1312
802020b0:	0206c0c0 	call	80206c0c <printf>
802020b4:	00001706 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 write test pass, size=%ld bytes\n",
802020b8:	e1bff117 	ldw	r6,-60(fp)
802020bc:	016008b4 	movhi	r5,32802
802020c0:	29726504 	addi	r5,r5,-13932
802020c4:	012008b4 	movhi	r4,32802
802020c8:	213eb804 	addi	r4,r4,-1312
802020cc:	0206d740 	call	80206d74 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
802020d0:	012008b4 	movhi	r4,32802
802020d4:	213eb804 	addi	r4,r4,-1312
802020d8:	0206c0c0 	call	80206c0c <printf>
802020dc:	00000d06 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
802020e0:	00e008b4 	movhi	r3,32802
802020e4:	18feb804 	addi	r3,r3,-1312
802020e8:	00a008b4 	movhi	r2,32802
802020ec:	10b20204 	addi	r2,r2,-14328
802020f0:	1009883a 	mov	r4,r2
802020f4:	00800584 	movi	r2,22
802020f8:	100d883a 	mov	r6,r2
802020fc:	200b883a 	mov	r5,r4
80202100:	1809883a 	mov	r4,r3
80202104:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
80202108:	012008b4 	movhi	r4,32802
8020210c:	213eb804 	addi	r4,r4,-1312
80202110:	0206c0c0 	call	80206c0c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202114:	00a008b4 	movhi	r2,32802
80202118:	10beb804 	addi	r2,r2,-1312
8020211c:	00c00284 	movi	r3,10
80202120:	10c00005 	stb	r3,0(r2)
80202124:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202128:	012008b4 	movhi	r4,32802
8020212c:	213eb804 	addi	r4,r4,-1312
80202130:	0206c0c0 	call	80206c0c <printf>
#endif

	return bSuccess;
80202134:	e0bfef17 	ldw	r2,-68(fp)
}
80202138:	e6fffc04 	addi	sp,fp,-16
8020213c:	dfc00517 	ldw	ra,20(sp)
80202140:	df000417 	ldw	fp,16(sp)
80202144:	dcc00317 	ldw	r19,12(sp)
80202148:	dc800217 	ldw	r18,8(sp)
8020214c:	dc400117 	ldw	r17,4(sp)
80202150:	dc000017 	ldw	r16,0(sp)
80202154:	dec00604 	addi	sp,sp,24
80202158:	f800283a 	ret

8020215c <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
8020215c:	deffec04 	addi	sp,sp,-80
80202160:	dfc01315 	stw	ra,76(sp)
80202164:	df001215 	stw	fp,72(sp)
80202168:	dcc01115 	stw	r19,68(sp)
8020216c:	dc801015 	stw	r18,64(sp)
80202170:	dc400f15 	stw	r17,60(sp)
80202174:	dc000e15 	stw	r16,56(sp)
80202178:	df001204 	addi	fp,sp,72
8020217c:	2005883a 	mov	r2,r4
80202180:	e17ffa15 	stw	r5,-24(fp)
80202184:	e1bffb15 	stw	r6,-20(fp)
80202188:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
8020218c:	00e008b4 	movhi	r3,32802
80202190:	18feb804 	addi	r3,r3,-1312
80202194:	00a008b4 	movhi	r2,32802
80202198:	10b26f04 	addi	r2,r2,-13892
8020219c:	1009883a 	mov	r4,r2
802021a0:	00800b84 	movi	r2,46
802021a4:	100d883a 	mov	r6,r2
802021a8:	200b883a 	mov	r5,r4
802021ac:	1809883a 	mov	r4,r3
802021b0:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
802021b4:	012008b4 	movhi	r4,32802
802021b8:	213eb804 	addi	r4,r4,-1312
802021bc:	0206c0c0 	call	80206c0c <printf>
#endif
	bool bSuccess = FALSE;
802021c0:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802021c4:	e0bff903 	ldbu	r2,-28(fp)
802021c8:	10000326 	beq	r2,zero,802021d8 <bDdr2MemoryRandomReadTest+0x7c>
802021cc:	10800060 	cmpeqi	r2,r2,1
802021d0:	10000a1e 	bne	r2,zero,802021fc <bDdr2MemoryRandomReadTest+0xa0>
802021d4:	00001206 	br	80202220 <bDdr2MemoryRandomReadTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021d8:	e0bff903 	ldbu	r2,-28(fp)
802021dc:	1009883a 	mov	r4,r2
802021e0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802021e4:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802021e8:	00a00034 	movhi	r2,32768
802021ec:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
802021f0:	00800044 	movi	r2,1
802021f4:	e0bfef15 	stw	r2,-68(fp)
		break;
802021f8:	00001906 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021fc:	e0bff903 	ldbu	r2,-28(fp)
80202200:	1009883a 	mov	r4,r2
80202204:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80202208:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
8020220c:	00a00034 	movhi	r2,32768
80202210:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80202214:	00800044 	movi	r2,1
80202218:	e0bfef15 	stw	r2,-68(fp)
		break;
8020221c:	00001006 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	default:
		bSuccess = FALSE;
80202220:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80202224:	00e008b4 	movhi	r3,32802
80202228:	18feb804 	addi	r3,r3,-1312
8020222c:	00a008b4 	movhi	r2,32802
80202230:	10aff004 	addi	r2,r2,-16448
80202234:	1009883a 	mov	r4,r2
80202238:	00800bc4 	movi	r2,47
8020223c:	100d883a 	mov	r6,r2
80202240:	200b883a 	mov	r5,r4
80202244:	1809883a 	mov	r4,r3
80202248:	0206a940 	call	80206a94 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020224c:	012008b4 	movhi	r4,32802
80202250:	213eb804 	addi	r4,r4,-1312
80202254:	0206c0c0 	call	80206c0c <printf>
		;
#endif
		return bSuccess;
80202258:	e0bfef17 	ldw	r2,-68(fp)
8020225c:	0000c506 	br	80202574 <bDdr2MemoryRandomReadTest+0x418>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80202260:	e0bff117 	ldw	r2,-60(fp)
80202264:	1004d53a 	srli	r2,r2,20
80202268:	100d883a 	mov	r6,r2
8020226c:	016008b4 	movhi	r5,32802
80202270:	2971e904 	addi	r5,r5,-14428
80202274:	012008b4 	movhi	r4,32802
80202278:	213eb804 	addi	r4,r4,-1312
8020227c:	0206d740 	call	80206d74 <sprintf>
	debug(fp, cDebugBuffer);
80202280:	012008b4 	movhi	r4,32802
80202284:	213eb804 	addi	r4,r4,-1312
80202288:	0206c0c0 	call	80206c0c <printf>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
8020228c:	d0a01317 	ldw	r2,-32692(gp)
80202290:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80202294:	e0fff017 	ldw	r3,-64(fp)
80202298:	e0bff117 	ldw	r2,-60(fp)
8020229c:	1885883a 	add	r2,r3,r2
802022a0:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
802022a4:	e0fff117 	ldw	r3,-60(fp)
802022a8:	00b33374 	movhi	r2,52429
802022ac:	10b33344 	addi	r2,r2,-13107
802022b0:	1888383a 	mulxuu	r4,r3,r2
802022b4:	1885383a 	mul	r2,r3,r2
802022b8:	1025883a 	mov	r18,r2
802022bc:	2027883a 	mov	r19,r4
802022c0:	9806d13a 	srli	r3,r19,4
802022c4:	e0bff017 	ldw	r2,-64(fp)
802022c8:	1885883a 	add	r2,r3,r2
802022cc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
802022d0:	00800144 	movi	r2,5
802022d4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading from memory...\n");
802022d8:	00e008b4 	movhi	r3,32802
802022dc:	18feb804 	addi	r3,r3,-1312
802022e0:	00a008b4 	movhi	r2,32802
802022e4:	10b27b04 	addi	r2,r2,-13844
802022e8:	1009883a 	mov	r4,r2
802022ec:	00800604 	movi	r2,24
802022f0:	100d883a 	mov	r6,r2
802022f4:	200b883a 	mov	r5,r4
802022f8:	1809883a 	mov	r4,r3
802022fc:	0206a940 	call	80206a94 <memcpy>
	debug(fp, cDebugBuffer);
80202300:	012008b4 	movhi	r4,32802
80202304:	213eb804 	addi	r4,r4,-1312
80202308:	0206c0c0 	call	80206c0c <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8020230c:	e0bffa17 	ldw	r2,-24(fp)
80202310:	10800058 	cmpnei	r2,r2,1
80202314:	1000081e 	bne	r2,zero,80202338 <bDdr2MemoryRandomReadTest+0x1dc>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80202318:	016008b4 	movhi	r5,32802
8020231c:	29725104 	addi	r5,r5,-14012
80202320:	012008b4 	movhi	r4,32802
80202324:	213eb804 	addi	r4,r4,-1312
80202328:	0206d740 	call	80206d74 <sprintf>
		debug(fp, cDebugBuffer);
8020232c:	012008b4 	movhi	r4,32802
80202330:	213eb804 	addi	r4,r4,-1312
80202334:	0206c0c0 	call	80206c0c <printf>
#endif
	}

	int TimeStart, TimeElapsed = 0;
80202338:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8020233c:	d0a02d17 	ldw	r2,-32588(gp)

	TimeStart = alt_nticks();
80202340:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80202344:	e0bff017 	ldw	r2,-64(fp)
80202348:	e0bff215 	stw	r2,-56(fp)
8020234c:	00003606 	br	80202428 <bDdr2MemoryRandomReadTest+0x2cc>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80202350:	e0bff804 	addi	r2,fp,-32
80202354:	1009883a 	mov	r4,r2
80202358:	02025980 	call	80202598 <uliXorshift32>
8020235c:	1007883a 	mov	r3,r2
80202360:	e0bff217 	ldw	r2,-56(fp)
80202364:	10800017 	ldw	r2,0(r2)
80202368:	18800e26 	beq	r3,r2,802023a4 <bDdr2MemoryRandomReadTest+0x248>
			bSuccess = FALSE;
8020236c:	e03fef15 	stw	zero,-68(fp)
			if (bVerbose == DDR2_VERBOSE) {
80202370:	e0bffa17 	ldw	r2,-24(fp)
80202374:	10800058 	cmpnei	r2,r2,1
80202378:	10000a1e 	bne	r2,zero,802023a4 <bDdr2MemoryRandomReadTest+0x248>
#if DEBUG_ON
				sprintf(cDebugBuffer, "Failed to read adress 0x%08lX\n",
8020237c:	e0bff217 	ldw	r2,-56(fp)
80202380:	100d883a 	mov	r6,r2
80202384:	016008b4 	movhi	r5,32802
80202388:	29728104 	addi	r5,r5,-13820
8020238c:	012008b4 	movhi	r4,32802
80202390:	213eb804 	addi	r4,r4,-1312
80202394:	0206d740 	call	80206d74 <sprintf>
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
80202398:	012008b4 	movhi	r4,32802
8020239c:	213eb804 	addi	r4,r4,-1312
802023a0:	0206c0c0 	call	80206c0c <printf>
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
802023a4:	e0bffa17 	ldw	r2,-24(fp)
802023a8:	10800058 	cmpnei	r2,r2,1
802023ac:	10001b1e 	bne	r2,zero,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
802023b0:	e0bff217 	ldw	r2,-56(fp)
802023b4:	e0fff317 	ldw	r3,-52(fp)
802023b8:	1880182e 	bgeu	r3,r2,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
802023bc:	e0bff403 	ldbu	r2,-48(fp)
802023c0:	100d883a 	mov	r6,r2
802023c4:	016008b4 	movhi	r5,32802
802023c8:	29725304 	addi	r5,r5,-14004
802023cc:	012008b4 	movhi	r4,32802
802023d0:	213eb804 	addi	r4,r4,-1312
802023d4:	0206d740 	call	80206d74 <sprintf>
			debug(fp, cDebugBuffer);
802023d8:	012008b4 	movhi	r4,32802
802023dc:	213eb804 	addi	r4,r4,-1312
802023e0:	0206c0c0 	call	80206c0c <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
802023e4:	e0fff117 	ldw	r3,-60(fp)
802023e8:	00b33374 	movhi	r2,52429
802023ec:	10b33344 	addi	r2,r2,-13107
802023f0:	1888383a 	mulxuu	r4,r3,r2
802023f4:	1885383a 	mul	r2,r3,r2
802023f8:	1021883a 	mov	r16,r2
802023fc:	2023883a 	mov	r17,r4
80202400:	8804d13a 	srli	r2,r17,4
80202404:	e0fff317 	ldw	r3,-52(fp)
80202408:	1885883a 	add	r2,r3,r2
8020240c:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80202410:	e0bff403 	ldbu	r2,-48(fp)
80202414:	10800144 	addi	r2,r2,5
80202418:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
8020241c:	e0bff217 	ldw	r2,-56(fp)
80202420:	10800104 	addi	r2,r2,4
80202424:	e0bff215 	stw	r2,-56(fp)
80202428:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8020242c:	e0bff517 	ldw	r2,-44(fp)
80202430:	18bfc736 	bltu	r3,r2,80202350 <__reset+0xfa1e2350>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {
80202434:	e0bffa17 	ldw	r2,-24(fp)
80202438:	10800058 	cmpnei	r2,r2,1
8020243c:	1000081e 	bne	r2,zero,80202460 <bDdr2MemoryRandomReadTest+0x304>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202440:	016008b4 	movhi	r5,32802
80202444:	29725604 	addi	r5,r5,-13992
80202448:	012008b4 	movhi	r4,32802
8020244c:	213eb804 	addi	r4,r4,-1312
80202450:	0206d740 	call	80206d74 <sprintf>
		debug(fp, cDebugBuffer);
80202454:	012008b4 	movhi	r4,32802
80202458:	213eb804 	addi	r4,r4,-1312
8020245c:	0206c0c0 	call	80206c0c <printf>
#endif
	}

	if (bSuccess) {
80202460:	e0bfef17 	ldw	r2,-68(fp)
80202464:	10002d26 	beq	r2,zero,8020251c <bDdr2MemoryRandomReadTest+0x3c0>
		if (bTime == TRUE) {
80202468:	e0bffb17 	ldw	r2,-20(fp)
8020246c:	10800058 	cmpnei	r2,r2,1
80202470:	1000201e 	bne	r2,zero,802024f4 <bDdr2MemoryRandomReadTest+0x398>
80202474:	d0e02d17 	ldw	r3,-32588(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80202478:	e0bff717 	ldw	r2,-36(fp)
8020247c:	1885c83a 	sub	r2,r3,r2
80202480:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202484:	e13ff617 	ldw	r4,-40(fp)
80202488:	020660c0 	call	8020660c <__floatsisf>
8020248c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202490:	d0a02c17 	ldw	r2,-32592(gp)
80202494:	1009883a 	mov	r4,r2
80202498:	02067300 	call	80206730 <__floatunsisf>
8020249c:	1007883a 	mov	r3,r2
802024a0:	180b883a 	mov	r5,r3
802024a4:	8009883a 	mov	r4,r16
802024a8:	02061040 	call	80206104 <__divsf3>
802024ac:	1007883a 	mov	r3,r2
802024b0:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
802024b4:	1009883a 	mov	r4,r2
802024b8:	02068200 	call	80206820 <__extendsfdf2>
802024bc:	1009883a 	mov	r4,r2
802024c0:	180b883a 	mov	r5,r3
802024c4:	d9400015 	stw	r5,0(sp)
802024c8:	200f883a 	mov	r7,r4
802024cc:	e1bff117 	ldw	r6,-60(fp)
802024d0:	016008b4 	movhi	r5,32802
802024d4:	29728904 	addi	r5,r5,-13788
802024d8:	012008b4 	movhi	r4,32802
802024dc:	213eb804 	addi	r4,r4,-1312
802024e0:	0206d740 	call	80206d74 <sprintf>
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802024e4:	012008b4 	movhi	r4,32802
802024e8:	213eb804 	addi	r4,r4,-1312
802024ec:	0206c0c0 	call	80206c0c <printf>
802024f0:	00001706 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 read test pass, size=%lu bytes\n",
802024f4:	e1bff117 	ldw	r6,-60(fp)
802024f8:	016008b4 	movhi	r5,32802
802024fc:	29729504 	addi	r5,r5,-13740
80202500:	012008b4 	movhi	r4,32802
80202504:	213eb804 	addi	r4,r4,-1312
80202508:	0206d740 	call	80206d74 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
8020250c:	012008b4 	movhi	r4,32802
80202510:	213eb804 	addi	r4,r4,-1312
80202514:	0206c0c0 	call	80206c0c <printf>
80202518:	00000d06 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
8020251c:	00e008b4 	movhi	r3,32802
80202520:	18feb804 	addi	r3,r3,-1312
80202524:	00a008b4 	movhi	r2,32802
80202528:	10b23904 	addi	r2,r2,-14108
8020252c:	1009883a 	mov	r4,r2
80202530:	00800544 	movi	r2,21
80202534:	100d883a 	mov	r6,r2
80202538:	200b883a 	mov	r5,r4
8020253c:	1809883a 	mov	r4,r3
80202540:	0206a940 	call	80206a94 <memcpy>
		debug(fp, cDebugBuffer);
80202544:	012008b4 	movhi	r4,32802
80202548:	213eb804 	addi	r4,r4,-1312
8020254c:	0206c0c0 	call	80206c0c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202550:	00a008b4 	movhi	r2,32802
80202554:	10beb804 	addi	r2,r2,-1312
80202558:	00c00284 	movi	r3,10
8020255c:	10c00005 	stb	r3,0(r2)
80202560:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202564:	012008b4 	movhi	r4,32802
80202568:	213eb804 	addi	r4,r4,-1312
8020256c:	0206c0c0 	call	80206c0c <printf>
#endif

	return bSuccess;
80202570:	e0bfef17 	ldw	r2,-68(fp)
}
80202574:	e6fffc04 	addi	sp,fp,-16
80202578:	dfc00517 	ldw	ra,20(sp)
8020257c:	df000417 	ldw	fp,16(sp)
80202580:	dcc00317 	ldw	r19,12(sp)
80202584:	dc800217 	ldw	r18,8(sp)
80202588:	dc400117 	ldw	r17,4(sp)
8020258c:	dc000017 	ldw	r16,0(sp)
80202590:	dec00604 	addi	sp,sp,24
80202594:	f800283a 	ret

80202598 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval Número aleatório resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80202598:	defffd04 	addi	sp,sp,-12
8020259c:	df000215 	stw	fp,8(sp)
802025a0:	df000204 	addi	fp,sp,8
802025a4:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
802025a8:	e0bfff17 	ldw	r2,-4(fp)
802025ac:	10800017 	ldw	r2,0(r2)
802025b0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
802025b4:	e0bffe17 	ldw	r2,-8(fp)
802025b8:	1004937a 	slli	r2,r2,13
802025bc:	e0fffe17 	ldw	r3,-8(fp)
802025c0:	1884f03a 	xor	r2,r3,r2
802025c4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
802025c8:	e0bffe17 	ldw	r2,-8(fp)
802025cc:	1004d47a 	srli	r2,r2,17
802025d0:	e0fffe17 	ldw	r3,-8(fp)
802025d4:	1884f03a 	xor	r2,r3,r2
802025d8:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
802025dc:	e0bffe17 	ldw	r2,-8(fp)
802025e0:	1004917a 	slli	r2,r2,5
802025e4:	e0fffe17 	ldw	r3,-8(fp)
802025e8:	1884f03a 	xor	r2,r3,r2
802025ec:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
802025f0:	e0bfff17 	ldw	r2,-4(fp)
802025f4:	e0fffe17 	ldw	r3,-8(fp)
802025f8:	10c00015 	stw	r3,0(r2)

	return uliX;
802025fc:	e0bffe17 	ldw	r2,-8(fp)
}
80202600:	e037883a 	mov	sp,fp
80202604:	df000017 	ldw	fp,0(sp)
80202608:	dec00104 	addi	sp,sp,4
8020260c:	f800283a 	ret

80202610 <bSdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bSdmaInitM1Dma(void) {
80202610:	defffb04 	addi	sp,sp,-20
80202614:	dfc00415 	stw	ra,16(sp)
80202618:	df000315 	stw	fp,12(sp)
8020261c:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
80202620:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80202624:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80202628:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) SDMA_DMA_M1_NAME);
8020262c:	012008b4 	movhi	r4,32802
80202630:	21329f04 	addi	r4,r4,-13700
80202634:	021a90c0 	call	8021a90c <alt_msgdma_open>
80202638:	d0a01415 	stw	r2,-32688(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
8020263c:	d0a01417 	ldw	r2,-32688(gp)
80202640:	10001a26 	beq	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202644:	d0a01417 	ldw	r2,-32688(gp)
80202648:	10800317 	ldw	r2,12(r2)
8020264c:	10800104 	addi	r2,r2,4
80202650:	00c00084 	movi	r3,2
80202654:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202658:	00000b06 	br	80202688 <bSdmaInitM1Dma+0x78>
			usleep(1);
8020265c:	01000044 	movi	r4,1
80202660:	02175880 	call	80217588 <usleep>
			usiCounter++;
80202664:	e0bfff0b 	ldhu	r2,-4(fp)
80202668:	10800044 	addi	r2,r2,1
8020266c:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80202670:	e0bfff0b 	ldhu	r2,-4(fp)
80202674:	1084e230 	cmpltui	r2,r2,5000
80202678:	1000031e 	bne	r2,zero,80202688 <bSdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
8020267c:	00800044 	movi	r2,1
80202680:	e0bffe15 	stw	r2,-8(fp)
				break;
80202684:	00000506 	br	8020269c <bSdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202688:	d0a01417 	ldw	r2,-32688(gp)
8020268c:	10800317 	ldw	r2,12(r2)
80202690:	10800037 	ldwio	r2,0(r2)
80202694:	1080100c 	andi	r2,r2,64
80202698:	103ff01e 	bne	r2,zero,8020265c <__reset+0xfa1e265c>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
8020269c:	e0bffe17 	ldw	r2,-8(fp)
802026a0:	1000021e 	bne	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802026a4:	00800044 	movi	r2,1
802026a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802026ac:	e0bffd17 	ldw	r2,-12(fp)
}
802026b0:	e037883a 	mov	sp,fp
802026b4:	dfc00117 	ldw	ra,4(sp)
802026b8:	df000017 	ldw	fp,0(sp)
802026bc:	dec00204 	addi	sp,sp,8
802026c0:	f800283a 	ret

802026c4 <bSdmaInitM2Dma>:

bool bSdmaInitM2Dma(void) {
802026c4:	defffb04 	addi	sp,sp,-20
802026c8:	dfc00415 	stw	ra,16(sp)
802026cc:	df000315 	stw	fp,12(sp)
802026d0:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802026d4:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802026d8:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802026dc:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) SDMA_DMA_M2_NAME);
802026e0:	012008b4 	movhi	r4,32802
802026e4:	2132a404 	addi	r4,r4,-13680
802026e8:	021a90c0 	call	8021a90c <alt_msgdma_open>
802026ec:	d0a01515 	stw	r2,-32684(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802026f0:	d0a01517 	ldw	r2,-32684(gp)
802026f4:	1000021e 	bne	r2,zero,80202700 <bSdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
802026f8:	e03ffd15 	stw	zero,-12(fp)
802026fc:	00001a06 	br	80202768 <bSdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202700:	d0a01517 	ldw	r2,-32684(gp)
80202704:	10800317 	ldw	r2,12(r2)
80202708:	10800104 	addi	r2,r2,4
8020270c:	00c00084 	movi	r3,2
80202710:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202714:	00000b06 	br	80202744 <bSdmaInitM2Dma+0x80>
			usleep(1);
80202718:	01000044 	movi	r4,1
8020271c:	02175880 	call	80217588 <usleep>
			usiCounter++;
80202720:	e0bfff0b 	ldhu	r2,-4(fp)
80202724:	10800044 	addi	r2,r2,1
80202728:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020272c:	e0bfff0b 	ldhu	r2,-4(fp)
80202730:	1084e230 	cmpltui	r2,r2,5000
80202734:	1000031e 	bne	r2,zero,80202744 <bSdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80202738:	00800044 	movi	r2,1
8020273c:	e0bffe15 	stw	r2,-8(fp)
				break;
80202740:	00000506 	br	80202758 <bSdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202744:	d0a01517 	ldw	r2,-32684(gp)
80202748:	10800317 	ldw	r2,12(r2)
8020274c:	10800037 	ldwio	r2,0(r2)
80202750:	1080100c 	andi	r2,r2,64
80202754:	103ff01e 	bne	r2,zero,80202718 <__reset+0xfa1e2718>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80202758:	e0bffe17 	ldw	r2,-8(fp)
8020275c:	1000021e 	bne	r2,zero,80202768 <bSdmaInitM2Dma+0xa4>
			bStatus = TRUE;
80202760:	00800044 	movi	r2,1
80202764:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80202768:	e0bffd17 	ldw	r2,-12(fp)
}
8020276c:	e037883a 	mov	sp,fp
80202770:	dfc00117 	ldw	ra,4(sp)
80202774:	df000017 	ldw	fp,0(sp)
80202778:	dec00204 	addi	sp,sp,8
8020277c:	f800283a 	ret

80202780 <bSdmaDmaM1Transfer>:

bool bSdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202780:	deffe604 	addi	sp,sp,-104
80202784:	dfc01915 	stw	ra,100(sp)
80202788:	df001815 	stw	fp,96(sp)
8020278c:	dc001715 	stw	r16,92(sp)
80202790:	df001804 	addi	fp,sp,96
80202794:	e13ffb15 	stw	r4,-20(fp)
80202798:	2809883a 	mov	r4,r5
8020279c:	3007883a 	mov	r3,r6
802027a0:	3805883a 	mov	r2,r7
802027a4:	e13ffc0d 	sth	r4,-16(fp)
802027a8:	e0fffd05 	stb	r3,-12(fp)
802027ac:	e0bffe05 	stb	r2,-8(fp)
802027b0:	defff004 	addi	sp,sp,-64
802027b4:	d8800904 	addi	r2,sp,36
802027b8:	108007c4 	addi	r2,r2,31
802027bc:	1004d17a 	srli	r2,r2,5
802027c0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802027c4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
802027c8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
802027cc:	e03ff715 	stw	zero,-36(fp)
	alt_u32 uliSrcAddrHigh = 0;
802027d0:	e03ff815 	stw	zero,-32(fp)

	alt_u32 uliControlBits = 0x00000000;
802027d4:	e03ff915 	stw	zero,-28(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
802027d8:	e03ff515 	stw	zero,-44(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802027dc:	e03ff60d 	sth	zero,-40(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802027e0:	00800044 	movi	r2,1
802027e4:	e0bff415 	stw	r2,-48(fp)
	bStatus = FALSE;
802027e8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
802027ec:	e03ffa15 	stw	zero,-24(fp)
	switch (ucChBufferId) {
802027f0:	e0bffe03 	ldbu	r2,-8(fp)
802027f4:	10c00228 	cmpgeui	r3,r2,8
802027f8:	1800a41e 	bne	r3,zero,80202a8c <bSdmaDmaM1Transfer+0x30c>
802027fc:	100690ba 	slli	r3,r2,2
80202800:	00a00834 	movhi	r2,32800
80202804:	108a0504 	addi	r2,r2,10260
80202808:	1885883a 	add	r2,r3,r2
8020280c:	10800017 	ldw	r2,0(r2)
80202810:	1000683a 	jmp	r2
80202814:	80202834 	orhi	zero,r16,32928
80202818:	80202878 	rdprs	zero,r16,-32607
8020281c:	802028c4 	addi	zero,r16,-32605
80202820:	80202910 	cmplti	zero,r16,-32604
80202824:	8020295c 	xori	zero,r16,32933
80202828:	802029a8 	cmpgeui	zero,r16,32934
8020282c:	802029f4 	orhi	zero,r16,32935
80202830:	80202a40 	call	880202a4 <__reset+0x20002a4>
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202834:	e0bffd03 	ldbu	r2,-12(fp)
80202838:	10000726 	beq	r2,zero,80202858 <bSdmaDmaM1Transfer+0xd8>
8020283c:	10800060 	cmpeqi	r2,r2,1
80202840:	10000926 	beq	r2,zero,80202868 <bSdmaDmaM1Transfer+0xe8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202844:	00a00014 	movui	r2,32768
80202848:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
8020284c:	00800044 	movi	r2,1
80202850:	e0bff315 	stw	r2,-52(fp)
			break;
80202854:	00000706 	br	80202874 <bSdmaDmaM1Transfer+0xf4>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202858:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
8020285c:	00800044 	movi	r2,1
80202860:	e0bff315 	stw	r2,-52(fp)
			break;
80202864:	00000306 	br	80202874 <bSdmaDmaM1Transfer+0xf4>
		default:
			bChannelFlag = FALSE;
80202868:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
8020286c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202870:	0001883a 	nop
		}
		break;
80202874:	00008706 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202878:	e0bffd03 	ldbu	r2,-12(fp)
8020287c:	10000826 	beq	r2,zero,802028a0 <bSdmaDmaM1Transfer+0x120>
80202880:	10800060 	cmpeqi	r2,r2,1
80202884:	10000b26 	beq	r2,zero,802028b4 <bSdmaDmaM1Transfer+0x134>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202888:	008000b4 	movhi	r2,2
8020288c:	10a00004 	addi	r2,r2,-32768
80202890:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202894:	00800044 	movi	r2,1
80202898:	e0bff315 	stw	r2,-52(fp)
			break;
8020289c:	00000806 	br	802028c0 <bSdmaDmaM1Transfer+0x140>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
802028a0:	00800074 	movhi	r2,1
802028a4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
802028a8:	00800044 	movi	r2,1
802028ac:	e0bff315 	stw	r2,-52(fp)
			break;
802028b0:	00000306 	br	802028c0 <bSdmaDmaM1Transfer+0x140>
		default:
			bChannelFlag = FALSE;
802028b4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
802028b8:	e03ffa15 	stw	zero,-24(fp)
			break;
802028bc:	0001883a 	nop
		}
		break;
802028c0:	00007406 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
802028c4:	e0bffd03 	ldbu	r2,-12(fp)
802028c8:	10000826 	beq	r2,zero,802028ec <bSdmaDmaM1Transfer+0x16c>
802028cc:	10800060 	cmpeqi	r2,r2,1
802028d0:	10000b26 	beq	r2,zero,80202900 <bSdmaDmaM1Transfer+0x180>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
802028d4:	008000f4 	movhi	r2,3
802028d8:	10a00004 	addi	r2,r2,-32768
802028dc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
802028e0:	00800044 	movi	r2,1
802028e4:	e0bff315 	stw	r2,-52(fp)
			break;
802028e8:	00000806 	br	8020290c <bSdmaDmaM1Transfer+0x18c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
802028ec:	008000b4 	movhi	r2,2
802028f0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
802028f4:	00800044 	movi	r2,1
802028f8:	e0bff315 	stw	r2,-52(fp)
			break;
802028fc:	00000306 	br	8020290c <bSdmaDmaM1Transfer+0x18c>
		default:
			bChannelFlag = FALSE;
80202900:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202904:	e03ffa15 	stw	zero,-24(fp)
			break;
80202908:	0001883a 	nop
		}
		break;
8020290c:	00006106 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202910:	e0bffd03 	ldbu	r2,-12(fp)
80202914:	10000826 	beq	r2,zero,80202938 <bSdmaDmaM1Transfer+0x1b8>
80202918:	10800060 	cmpeqi	r2,r2,1
8020291c:	10000b26 	beq	r2,zero,8020294c <bSdmaDmaM1Transfer+0x1cc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202920:	00800134 	movhi	r2,4
80202924:	10a00004 	addi	r2,r2,-32768
80202928:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
8020292c:	00800044 	movi	r2,1
80202930:	e0bff315 	stw	r2,-52(fp)
			break;
80202934:	00000806 	br	80202958 <bSdmaDmaM1Transfer+0x1d8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202938:	008000f4 	movhi	r2,3
8020293c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202940:	00800044 	movi	r2,1
80202944:	e0bff315 	stw	r2,-52(fp)
			break;
80202948:	00000306 	br	80202958 <bSdmaDmaM1Transfer+0x1d8>
		default:
			bChannelFlag = FALSE;
8020294c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202950:	e03ffa15 	stw	zero,-24(fp)
			break;
80202954:	0001883a 	nop
		}
		break;
80202958:	00004e06 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
8020295c:	e0bffd03 	ldbu	r2,-12(fp)
80202960:	10000826 	beq	r2,zero,80202984 <bSdmaDmaM1Transfer+0x204>
80202964:	10800060 	cmpeqi	r2,r2,1
80202968:	10000b26 	beq	r2,zero,80202998 <bSdmaDmaM1Transfer+0x218>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
8020296c:	00800174 	movhi	r2,5
80202970:	10a00004 	addi	r2,r2,-32768
80202974:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202978:	00800044 	movi	r2,1
8020297c:	e0bff315 	stw	r2,-52(fp)
			break;
80202980:	00000806 	br	802029a4 <bSdmaDmaM1Transfer+0x224>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202984:	00800134 	movhi	r2,4
80202988:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
8020298c:	00800044 	movi	r2,1
80202990:	e0bff315 	stw	r2,-52(fp)
			break;
80202994:	00000306 	br	802029a4 <bSdmaDmaM1Transfer+0x224>
		default:
			bChannelFlag = FALSE;
80202998:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
8020299c:	e03ffa15 	stw	zero,-24(fp)
			break;
802029a0:	0001883a 	nop
		}
		break;
802029a4:	00003b06 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
802029a8:	e0bffd03 	ldbu	r2,-12(fp)
802029ac:	10000826 	beq	r2,zero,802029d0 <bSdmaDmaM1Transfer+0x250>
802029b0:	10800060 	cmpeqi	r2,r2,1
802029b4:	10000b26 	beq	r2,zero,802029e4 <bSdmaDmaM1Transfer+0x264>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
802029b8:	008001b4 	movhi	r2,6
802029bc:	10a00004 	addi	r2,r2,-32768
802029c0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
802029c4:	00800044 	movi	r2,1
802029c8:	e0bff315 	stw	r2,-52(fp)
			break;
802029cc:	00000806 	br	802029f0 <bSdmaDmaM1Transfer+0x270>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
802029d0:	00800174 	movhi	r2,5
802029d4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
802029d8:	00800044 	movi	r2,1
802029dc:	e0bff315 	stw	r2,-52(fp)
			break;
802029e0:	00000306 	br	802029f0 <bSdmaDmaM1Transfer+0x270>
		default:
			bChannelFlag = FALSE;
802029e4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
802029e8:	e03ffa15 	stw	zero,-24(fp)
			break;
802029ec:	0001883a 	nop
		}
		break;
802029f0:	00002806 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
802029f4:	e0bffd03 	ldbu	r2,-12(fp)
802029f8:	10000826 	beq	r2,zero,80202a1c <bSdmaDmaM1Transfer+0x29c>
802029fc:	10800060 	cmpeqi	r2,r2,1
80202a00:	10000b26 	beq	r2,zero,80202a30 <bSdmaDmaM1Transfer+0x2b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202a04:	008001f4 	movhi	r2,7
80202a08:	10a00004 	addi	r2,r2,-32768
80202a0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202a10:	00800044 	movi	r2,1
80202a14:	e0bff315 	stw	r2,-52(fp)
			break;
80202a18:	00000806 	br	80202a3c <bSdmaDmaM1Transfer+0x2bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202a1c:	008001b4 	movhi	r2,6
80202a20:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202a24:	00800044 	movi	r2,1
80202a28:	e0bff315 	stw	r2,-52(fp)
			break;
80202a2c:	00000306 	br	80202a3c <bSdmaDmaM1Transfer+0x2bc>
		default:
			bChannelFlag = FALSE;
80202a30:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202a34:	e03ffa15 	stw	zero,-24(fp)
			break;
80202a38:	0001883a 	nop
		}
		break;
80202a3c:	00001506 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202a40:	e0bffd03 	ldbu	r2,-12(fp)
80202a44:	10000826 	beq	r2,zero,80202a68 <bSdmaDmaM1Transfer+0x2e8>
80202a48:	10800060 	cmpeqi	r2,r2,1
80202a4c:	10000b26 	beq	r2,zero,80202a7c <bSdmaDmaM1Transfer+0x2fc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202a50:	00800234 	movhi	r2,8
80202a54:	10a00004 	addi	r2,r2,-32768
80202a58:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202a5c:	00800044 	movi	r2,1
80202a60:	e0bff315 	stw	r2,-52(fp)
			break;
80202a64:	00000806 	br	80202a88 <bSdmaDmaM1Transfer+0x308>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202a68:	008001f4 	movhi	r2,7
80202a6c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202a70:	00800044 	movi	r2,1
80202a74:	e0bff315 	stw	r2,-52(fp)
			break;
80202a78:	00000306 	br	80202a88 <bSdmaDmaM1Transfer+0x308>
		default:
			bChannelFlag = FALSE;
80202a7c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202a80:	e03ffa15 	stw	zero,-24(fp)
			break;
80202a84:	0001883a 	nop
		}
		break;
80202a88:	00000206 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	default:
		bChannelFlag = FALSE;
80202a8c:	e03ff415 	stw	zero,-48(fp)
		break;
80202a90:	0001883a 	nop
	}

	bBufferEmptyFlag = TRUE;
80202a94:	00800044 	movi	r2,1
80202a98:	e0bffa15 	stw	r2,-24(fp)
	uliSrcAddrLow = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
80202a9c:	e0bffb17 	ldw	r2,-20(fp)
80202aa0:	e0bff715 	stw	r2,-36(fp)
	uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80202aa4:	e03ff815 	stw	zero,-32(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202aa8:	e0bffc0b 	ldhu	r2,-16(fp)
80202aac:	10802224 	muli	r2,r2,136
80202ab0:	1080060c 	andi	r2,r2,24
80202ab4:	10000826 	beq	r2,zero,80202ad8 <bSdmaDmaM1Transfer+0x358>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202ab8:	e0bffc0b 	ldhu	r2,-16(fp)
80202abc:	10802224 	muli	r2,r2,136
80202ac0:	1004d17a 	srli	r2,r2,5
80202ac4:	10bfffcc 	andi	r2,r2,65535
80202ac8:	10800044 	addi	r2,r2,1
80202acc:	1004917a 	slli	r2,r2,5
80202ad0:	e0bff60d 	sth	r2,-40(fp)
80202ad4:	00000306 	br	80202ae4 <bSdmaDmaM1Transfer+0x364>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202ad8:	e0bffc0b 	ldhu	r2,-16(fp)
80202adc:	10802224 	muli	r2,r2,136
80202ae0:	e0bff60d 	sth	r2,-40(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202ae4:	e0bff717 	ldw	r2,-36(fp)
80202ae8:	108007cc 	andi	r2,r2,31
80202aec:	10000226 	beq	r2,zero,80202af8 <bSdmaDmaM1Transfer+0x378>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202af0:	e03ff515 	stw	zero,-44(fp)
80202af4:	00000206 	br	80202b00 <bSdmaDmaM1Transfer+0x380>
	} else {
		bAddressFlag = TRUE;
80202af8:	00800044 	movi	r2,1
80202afc:	e0bff515 	stw	r2,-44(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202b00:	e0bff417 	ldw	r2,-48(fp)
80202b04:	10003126 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b08:	e0bffa17 	ldw	r2,-24(fp)
80202b0c:	10002f26 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b10:	e0bff517 	ldw	r2,-44(fp)
80202b14:	10002d26 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b18:	e0bffc0b 	ldhu	r2,-16(fp)
80202b1c:	10800468 	cmpgeui	r2,r2,17
80202b20:	10002a1e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>

		if (pxDmaM1Dev != NULL) {
80202b24:	d0a01417 	ldw	r2,-32688(gp)
80202b28:	10002826 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202b2c:	00000206 	br	80202b38 <bSdmaDmaM1Transfer+0x3b8>
				alt_busy_sleep(1); /* delay 1us */
80202b30:	01000044 	movi	r4,1
80202b34:	02169f80 	call	802169f8 <alt_busy_sleep>

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202b38:	d0a01417 	ldw	r2,-32688(gp)
80202b3c:	10800317 	ldw	r2,12(r2)
80202b40:	10800037 	ldwio	r2,0(r2)
80202b44:	1080010c 	andi	r2,r2,4
80202b48:	103ff91e 	bne	r2,zero,80202b30 <__reset+0xfa1e2b30>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
80202b4c:	d2201417 	ldw	r8,-32688(gp)
80202b50:	e1bff717 	ldw	r6,-36(fp)
80202b54:	e1fff217 	ldw	r7,-56(fp)
80202b58:	e0bff60b 	ldhu	r2,-40(fp)
80202b5c:	e0fff817 	ldw	r3,-32(fp)
80202b60:	e13ff317 	ldw	r4,-52(fp)
80202b64:	01400044 	movi	r5,1
80202b68:	d9400815 	stw	r5,32(sp)
80202b6c:	01400044 	movi	r5,1
80202b70:	d9400715 	stw	r5,28(sp)
80202b74:	01400044 	movi	r5,1
80202b78:	d9400615 	stw	r5,24(sp)
80202b7c:	01400044 	movi	r5,1
80202b80:	d9400515 	stw	r5,20(sp)
80202b84:	01400044 	movi	r5,1
80202b88:	d9400415 	stw	r5,16(sp)
80202b8c:	d9000315 	stw	r4,12(sp)
80202b90:	d8c00215 	stw	r3,8(sp)
80202b94:	e0fff917 	ldw	r3,-28(fp)
80202b98:	d8c00115 	stw	r3,4(sp)
80202b9c:	d8800015 	stw	r2,0(sp)
80202ba0:	800b883a 	mov	r5,r16
80202ba4:	4009883a 	mov	r4,r8
80202ba8:	0204e1c0 	call	80204e1c <iMsgdmaConstructExtendedMmToMmDescriptor>
80202bac:	1000071e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80202bb0:	d0a01417 	ldw	r2,-32688(gp)
80202bb4:	800b883a 	mov	r5,r16
80202bb8:	1009883a 	mov	r4,r2
80202bbc:	0204ed40 	call	80204ed4 <iMsgdmaExtendedDescriptorAsyncTransfer>
80202bc0:	1000021e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
					bStatus = TRUE;
80202bc4:	00800044 	movi	r2,1
80202bc8:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
80202bcc:	e0bff117 	ldw	r2,-60(fp)
}
80202bd0:	e6ffff04 	addi	sp,fp,-4
80202bd4:	dfc00217 	ldw	ra,8(sp)
80202bd8:	df000117 	ldw	fp,4(sp)
80202bdc:	dc000017 	ldw	r16,0(sp)
80202be0:	dec00304 	addi	sp,sp,12
80202be4:	f800283a 	ret

80202be8 <bSdmaDmaM2Transfer>:

bool bSdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202be8:	deffe604 	addi	sp,sp,-104
80202bec:	dfc01915 	stw	ra,100(sp)
80202bf0:	df001815 	stw	fp,96(sp)
80202bf4:	dc001715 	stw	r16,92(sp)
80202bf8:	df001804 	addi	fp,sp,96
80202bfc:	e13ffb15 	stw	r4,-20(fp)
80202c00:	2809883a 	mov	r4,r5
80202c04:	3007883a 	mov	r3,r6
80202c08:	3805883a 	mov	r2,r7
80202c0c:	e13ffc0d 	sth	r4,-16(fp)
80202c10:	e0fffd05 	stb	r3,-12(fp)
80202c14:	e0bffe05 	stb	r2,-8(fp)
80202c18:	defff004 	addi	sp,sp,-64
80202c1c:	d8800904 	addi	r2,sp,36
80202c20:	108007c4 	addi	r2,r2,31
80202c24:	1004d17a 	srli	r2,r2,5
80202c28:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80202c2c:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
80202c30:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
80202c34:	e03ff715 	stw	zero,-36(fp)
	alt_u32 uliSrcAddrHigh = 0;
80202c38:	e03ff815 	stw	zero,-32(fp)

	alt_u32 uliControlBits = 0x00000000;
80202c3c:	e03ff915 	stw	zero,-28(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
80202c40:	e03ff515 	stw	zero,-44(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
80202c44:	e03ff60d 	sth	zero,-40(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
80202c48:	00800044 	movi	r2,1
80202c4c:	e0bff415 	stw	r2,-48(fp)
	bStatus = FALSE;
80202c50:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
80202c54:	e03ffa15 	stw	zero,-24(fp)
	switch (ucChBufferId) {
80202c58:	e0bffe03 	ldbu	r2,-8(fp)
80202c5c:	10c00228 	cmpgeui	r3,r2,8
80202c60:	1800a41e 	bne	r3,zero,80202ef4 <bSdmaDmaM2Transfer+0x30c>
80202c64:	100690ba 	slli	r3,r2,2
80202c68:	00a00834 	movhi	r2,32800
80202c6c:	108b1f04 	addi	r2,r2,11388
80202c70:	1885883a 	add	r2,r3,r2
80202c74:	10800017 	ldw	r2,0(r2)
80202c78:	1000683a 	jmp	r2
80202c7c:	80202c9c 	xori	zero,r16,32946
80202c80:	80202ce0 	cmpeqi	zero,r16,-32589
80202c84:	80202d2c 	andhi	zero,r16,32948
80202c88:	80202d78 	rdprs	zero,r16,-32587
80202c8c:	80202dc4 	addi	zero,r16,-32585
80202c90:	80202e10 	cmplti	zero,r16,-32584
80202c94:	80202e5c 	xori	zero,r16,32953
80202c98:	80202ea8 	cmpgeui	zero,r16,32954
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202c9c:	e0bffd03 	ldbu	r2,-12(fp)
80202ca0:	10000726 	beq	r2,zero,80202cc0 <bSdmaDmaM2Transfer+0xd8>
80202ca4:	10800060 	cmpeqi	r2,r2,1
80202ca8:	10000926 	beq	r2,zero,80202cd0 <bSdmaDmaM2Transfer+0xe8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202cac:	00a00014 	movui	r2,32768
80202cb0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
80202cb4:	00800044 	movi	r2,1
80202cb8:	e0bff315 	stw	r2,-52(fp)
			break;
80202cbc:	00000706 	br	80202cdc <bSdmaDmaM2Transfer+0xf4>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202cc0:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202cc4:	00800044 	movi	r2,1
80202cc8:	e0bff315 	stw	r2,-52(fp)
			break;
80202ccc:	00000306 	br	80202cdc <bSdmaDmaM2Transfer+0xf4>
		default:
			bChannelFlag = FALSE;
80202cd0:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202cd4:	e03ffa15 	stw	zero,-24(fp)
			break;
80202cd8:	0001883a 	nop
		}
		break;
80202cdc:	00008706 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202ce0:	e0bffd03 	ldbu	r2,-12(fp)
80202ce4:	10000826 	beq	r2,zero,80202d08 <bSdmaDmaM2Transfer+0x120>
80202ce8:	10800060 	cmpeqi	r2,r2,1
80202cec:	10000b26 	beq	r2,zero,80202d1c <bSdmaDmaM2Transfer+0x134>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202cf0:	008000b4 	movhi	r2,2
80202cf4:	10a00004 	addi	r2,r2,-32768
80202cf8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202cfc:	00800044 	movi	r2,1
80202d00:	e0bff315 	stw	r2,-52(fp)
			break;
80202d04:	00000806 	br	80202d28 <bSdmaDmaM2Transfer+0x140>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
80202d08:	00800074 	movhi	r2,1
80202d0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
80202d10:	00800044 	movi	r2,1
80202d14:	e0bff315 	stw	r2,-52(fp)
			break;
80202d18:	00000306 	br	80202d28 <bSdmaDmaM2Transfer+0x140>
		default:
			bChannelFlag = FALSE;
80202d1c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202d20:	e03ffa15 	stw	zero,-24(fp)
			break;
80202d24:	0001883a 	nop
		}
		break;
80202d28:	00007406 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
80202d2c:	e0bffd03 	ldbu	r2,-12(fp)
80202d30:	10000826 	beq	r2,zero,80202d54 <bSdmaDmaM2Transfer+0x16c>
80202d34:	10800060 	cmpeqi	r2,r2,1
80202d38:	10000b26 	beq	r2,zero,80202d68 <bSdmaDmaM2Transfer+0x180>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
80202d3c:	008000f4 	movhi	r2,3
80202d40:	10a00004 	addi	r2,r2,-32768
80202d44:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202d48:	00800044 	movi	r2,1
80202d4c:	e0bff315 	stw	r2,-52(fp)
			break;
80202d50:	00000806 	br	80202d74 <bSdmaDmaM2Transfer+0x18c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202d54:	008000b4 	movhi	r2,2
80202d58:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
80202d5c:	00800044 	movi	r2,1
80202d60:	e0bff315 	stw	r2,-52(fp)
			break;
80202d64:	00000306 	br	80202d74 <bSdmaDmaM2Transfer+0x18c>
		default:
			bChannelFlag = FALSE;
80202d68:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202d6c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202d70:	0001883a 	nop
		}
		break;
80202d74:	00006106 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202d78:	e0bffd03 	ldbu	r2,-12(fp)
80202d7c:	10000826 	beq	r2,zero,80202da0 <bSdmaDmaM2Transfer+0x1b8>
80202d80:	10800060 	cmpeqi	r2,r2,1
80202d84:	10000b26 	beq	r2,zero,80202db4 <bSdmaDmaM2Transfer+0x1cc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202d88:	00800134 	movhi	r2,4
80202d8c:	10a00004 	addi	r2,r2,-32768
80202d90:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
80202d94:	00800044 	movi	r2,1
80202d98:	e0bff315 	stw	r2,-52(fp)
			break;
80202d9c:	00000806 	br	80202dc0 <bSdmaDmaM2Transfer+0x1d8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202da0:	008000f4 	movhi	r2,3
80202da4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202da8:	00800044 	movi	r2,1
80202dac:	e0bff315 	stw	r2,-52(fp)
			break;
80202db0:	00000306 	br	80202dc0 <bSdmaDmaM2Transfer+0x1d8>
		default:
			bChannelFlag = FALSE;
80202db4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202db8:	e03ffa15 	stw	zero,-24(fp)
			break;
80202dbc:	0001883a 	nop
		}
		break;
80202dc0:	00004e06 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
80202dc4:	e0bffd03 	ldbu	r2,-12(fp)
80202dc8:	10000826 	beq	r2,zero,80202dec <bSdmaDmaM2Transfer+0x204>
80202dcc:	10800060 	cmpeqi	r2,r2,1
80202dd0:	10000b26 	beq	r2,zero,80202e00 <bSdmaDmaM2Transfer+0x218>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
80202dd4:	00800174 	movhi	r2,5
80202dd8:	10a00004 	addi	r2,r2,-32768
80202ddc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202de0:	00800044 	movi	r2,1
80202de4:	e0bff315 	stw	r2,-52(fp)
			break;
80202de8:	00000806 	br	80202e0c <bSdmaDmaM2Transfer+0x224>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202dec:	00800134 	movhi	r2,4
80202df0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
80202df4:	00800044 	movi	r2,1
80202df8:	e0bff315 	stw	r2,-52(fp)
			break;
80202dfc:	00000306 	br	80202e0c <bSdmaDmaM2Transfer+0x224>
		default:
			bChannelFlag = FALSE;
80202e00:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e04:	e03ffa15 	stw	zero,-24(fp)
			break;
80202e08:	0001883a 	nop
		}
		break;
80202e0c:	00003b06 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
80202e10:	e0bffd03 	ldbu	r2,-12(fp)
80202e14:	10000826 	beq	r2,zero,80202e38 <bSdmaDmaM2Transfer+0x250>
80202e18:	10800060 	cmpeqi	r2,r2,1
80202e1c:	10000b26 	beq	r2,zero,80202e4c <bSdmaDmaM2Transfer+0x264>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202e20:	008001b4 	movhi	r2,6
80202e24:	10a00004 	addi	r2,r2,-32768
80202e28:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202e2c:	00800044 	movi	r2,1
80202e30:	e0bff315 	stw	r2,-52(fp)
			break;
80202e34:	00000806 	br	80202e58 <bSdmaDmaM2Transfer+0x270>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202e38:	00800174 	movhi	r2,5
80202e3c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202e40:	00800044 	movi	r2,1
80202e44:	e0bff315 	stw	r2,-52(fp)
			break;
80202e48:	00000306 	br	80202e58 <bSdmaDmaM2Transfer+0x270>
		default:
			bChannelFlag = FALSE;
80202e4c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e50:	e03ffa15 	stw	zero,-24(fp)
			break;
80202e54:	0001883a 	nop
		}
		break;
80202e58:	00002806 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202e5c:	e0bffd03 	ldbu	r2,-12(fp)
80202e60:	10000826 	beq	r2,zero,80202e84 <bSdmaDmaM2Transfer+0x29c>
80202e64:	10800060 	cmpeqi	r2,r2,1
80202e68:	10000b26 	beq	r2,zero,80202e98 <bSdmaDmaM2Transfer+0x2b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202e6c:	008001f4 	movhi	r2,7
80202e70:	10a00004 	addi	r2,r2,-32768
80202e74:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202e78:	00800044 	movi	r2,1
80202e7c:	e0bff315 	stw	r2,-52(fp)
			break;
80202e80:	00000806 	br	80202ea4 <bSdmaDmaM2Transfer+0x2bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202e84:	008001b4 	movhi	r2,6
80202e88:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202e8c:	00800044 	movi	r2,1
80202e90:	e0bff315 	stw	r2,-52(fp)
			break;
80202e94:	00000306 	br	80202ea4 <bSdmaDmaM2Transfer+0x2bc>
		default:
			bChannelFlag = FALSE;
80202e98:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e9c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202ea0:	0001883a 	nop
		}
		break;
80202ea4:	00001506 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202ea8:	e0bffd03 	ldbu	r2,-12(fp)
80202eac:	10000826 	beq	r2,zero,80202ed0 <bSdmaDmaM2Transfer+0x2e8>
80202eb0:	10800060 	cmpeqi	r2,r2,1
80202eb4:	10000b26 	beq	r2,zero,80202ee4 <bSdmaDmaM2Transfer+0x2fc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202eb8:	00800234 	movhi	r2,8
80202ebc:	10a00004 	addi	r2,r2,-32768
80202ec0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202ec4:	00800044 	movi	r2,1
80202ec8:	e0bff315 	stw	r2,-52(fp)
			break;
80202ecc:	00000806 	br	80202ef0 <bSdmaDmaM2Transfer+0x308>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202ed0:	008001f4 	movhi	r2,7
80202ed4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202ed8:	00800044 	movi	r2,1
80202edc:	e0bff315 	stw	r2,-52(fp)
			break;
80202ee0:	00000306 	br	80202ef0 <bSdmaDmaM2Transfer+0x308>
		default:
			bChannelFlag = FALSE;
80202ee4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202ee8:	e03ffa15 	stw	zero,-24(fp)
			break;
80202eec:	0001883a 	nop
		}
		break;
80202ef0:	00000206 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	default:
		bChannelFlag = FALSE;
80202ef4:	e03ff415 	stw	zero,-48(fp)
		break;
80202ef8:	0001883a 	nop
	}

	bBufferEmptyFlag = TRUE;
80202efc:	00800044 	movi	r2,1
80202f00:	e0bffa15 	stw	r2,-24(fp)
	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
			+ (alt_u32) uliDdrInitialAddr;
80202f04:	e0fffb17 	ldw	r3,-20(fp)
		bChannelFlag = FALSE;
		break;
	}

	bBufferEmptyFlag = TRUE;
	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
80202f08:	00a00034 	movhi	r2,32768
80202f0c:	1885883a 	add	r2,r3,r2
80202f10:	e0bff715 	stw	r2,-36(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80202f14:	e03ff815 	stw	zero,-32(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202f18:	e0bffc0b 	ldhu	r2,-16(fp)
80202f1c:	10802224 	muli	r2,r2,136
80202f20:	1080060c 	andi	r2,r2,24
80202f24:	10000826 	beq	r2,zero,80202f48 <bSdmaDmaM2Transfer+0x360>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202f28:	e0bffc0b 	ldhu	r2,-16(fp)
80202f2c:	10802224 	muli	r2,r2,136
80202f30:	1004d17a 	srli	r2,r2,5
80202f34:	10bfffcc 	andi	r2,r2,65535
80202f38:	10800044 	addi	r2,r2,1
80202f3c:	1004917a 	slli	r2,r2,5
80202f40:	e0bff60d 	sth	r2,-40(fp)
80202f44:	00000306 	br	80202f54 <bSdmaDmaM2Transfer+0x36c>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202f48:	e0bffc0b 	ldhu	r2,-16(fp)
80202f4c:	10802224 	muli	r2,r2,136
80202f50:	e0bff60d 	sth	r2,-40(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202f54:	e0bff717 	ldw	r2,-36(fp)
80202f58:	108007cc 	andi	r2,r2,31
80202f5c:	10000226 	beq	r2,zero,80202f68 <bSdmaDmaM2Transfer+0x380>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202f60:	e03ff515 	stw	zero,-44(fp)
80202f64:	00000206 	br	80202f70 <bSdmaDmaM2Transfer+0x388>
	} else {
		bAddressFlag = TRUE;
80202f68:	00800044 	movi	r2,1
80202f6c:	e0bff515 	stw	r2,-44(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202f70:	e0bff417 	ldw	r2,-48(fp)
80202f74:	10003126 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f78:	e0bffa17 	ldw	r2,-24(fp)
80202f7c:	10002f26 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f80:	e0bff517 	ldw	r2,-44(fp)
80202f84:	10002d26 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f88:	e0bffc0b 	ldhu	r2,-16(fp)
80202f8c:	10800468 	cmpgeui	r2,r2,17
80202f90:	10002a1e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
		if (pxDmaM2Dev != NULL) {
80202f94:	d0a01517 	ldw	r2,-32684(gp)
80202f98:	10002826 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202f9c:	00000206 	br	80202fa8 <bSdmaDmaM2Transfer+0x3c0>
				alt_busy_sleep(1); /* delay 1us */
80202fa0:	01000044 	movi	r4,1
80202fa4:	02169f80 	call	802169f8 <alt_busy_sleep>
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202fa8:	d0a01517 	ldw	r2,-32684(gp)
80202fac:	10800317 	ldw	r2,12(r2)
80202fb0:	10800037 	ldwio	r2,0(r2)
80202fb4:	1080010c 	andi	r2,r2,4
80202fb8:	103ff91e 	bne	r2,zero,80202fa0 <__reset+0xfa1e2fa0>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
80202fbc:	d2201517 	ldw	r8,-32684(gp)
80202fc0:	e1bff717 	ldw	r6,-36(fp)
80202fc4:	e1fff217 	ldw	r7,-56(fp)
80202fc8:	e0bff60b 	ldhu	r2,-40(fp)
80202fcc:	e0fff817 	ldw	r3,-32(fp)
80202fd0:	e13ff317 	ldw	r4,-52(fp)
80202fd4:	01400044 	movi	r5,1
80202fd8:	d9400815 	stw	r5,32(sp)
80202fdc:	01400044 	movi	r5,1
80202fe0:	d9400715 	stw	r5,28(sp)
80202fe4:	01400044 	movi	r5,1
80202fe8:	d9400615 	stw	r5,24(sp)
80202fec:	01400044 	movi	r5,1
80202ff0:	d9400515 	stw	r5,20(sp)
80202ff4:	01400044 	movi	r5,1
80202ff8:	d9400415 	stw	r5,16(sp)
80202ffc:	d9000315 	stw	r4,12(sp)
80203000:	d8c00215 	stw	r3,8(sp)
80203004:	e0fff917 	ldw	r3,-28(fp)
80203008:	d8c00115 	stw	r3,4(sp)
8020300c:	d8800015 	stw	r2,0(sp)
80203010:	800b883a 	mov	r5,r16
80203014:	4009883a 	mov	r4,r8
80203018:	0204e1c0 	call	80204e1c <iMsgdmaConstructExtendedMmToMmDescriptor>
8020301c:	1000071e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203020:	d0a01517 	ldw	r2,-32684(gp)
80203024:	800b883a 	mov	r5,r16
80203028:	1009883a 	mov	r4,r2
8020302c:	0204f100 	call	80204f10 <iMsgdmaExtendedDescriptorSyncTransfer>
80203030:	1000021e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
80203034:	00800044 	movi	r2,1
80203038:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
8020303c:	e0bff117 	ldw	r2,-60(fp)
}
80203040:	e6ffff04 	addi	sp,fp,-4
80203044:	dfc00217 	ldw	ra,8(sp)
80203048:	df000117 	ldw	fp,4(sp)
8020304c:	dc000017 	ldw	r16,0(sp)
80203050:	dec00304 	addi	sp,sp,12
80203054:	f800283a 	ret

80203058 <bSdmaDmaM1FtdiTransfer>:

bool bSdmaDmaM1FtdiTransfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucFtdiOperation) {
80203058:	deffe804 	addi	sp,sp,-96
8020305c:	dfc01715 	stw	ra,92(sp)
80203060:	df001615 	stw	fp,88(sp)
80203064:	dc001515 	stw	r16,84(sp)
80203068:	df001604 	addi	fp,sp,88
8020306c:	e13ffc15 	stw	r4,-16(fp)
80203070:	2807883a 	mov	r3,r5
80203074:	3005883a 	mov	r2,r6
80203078:	e0fffd0d 	sth	r3,-12(fp)
8020307c:	e0bffe05 	stb	r2,-8(fp)
80203080:	defff004 	addi	sp,sp,-64
80203084:	d8800904 	addi	r2,sp,36
80203088:	108007c4 	addi	r2,r2,31
8020308c:	1004d17a 	srli	r2,r2,5
80203090:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80203094:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliDestAddrHigh = 0;
80203098:	e03ff515 	stw	zero,-44(fp)

	alt_u32 uliSrcAddrLow = 0;
8020309c:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliSrcAddrHigh = 0;
802030a0:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliControlBits = 0x00000000;
802030a4:	e03ffb15 	stw	zero,-20(fp)
	bool bAddressFlag = FALSE;
802030a8:	e03ff815 	stw	zero,-32(fp)
	bool bOperationFlag = FALSE;
802030ac:	e03ff915 	stw	zero,-28(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802030b0:	e03ffa0d 	sth	zero,-24(fp)

	bStatus = FALSE;
802030b4:	e03ff315 	stw	zero,-52(fp)

	switch (ucFtdiOperation) {
802030b8:	e0bffe03 	ldbu	r2,-8(fp)
802030bc:	10000326 	beq	r2,zero,802030cc <bSdmaDmaM1FtdiTransfer+0x74>
802030c0:	10800060 	cmpeqi	r2,r2,1
802030c4:	10000a1e 	bne	r2,zero,802030f0 <bSdmaDmaM1FtdiTransfer+0x98>
802030c8:	00001206 	br	80203114 <bSdmaDmaM1FtdiTransfer+0xbc>

		case eSdmaTxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802030cc:	e0bffc17 	ldw	r2,-16(fp)
802030d0:	e0bff615 	stw	r2,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
802030d4:	e03ff715 	stw	zero,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802030d8:	e03ff415 	stw	zero,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802030dc:	00800084 	movi	r2,2
802030e0:	e0bff515 	stw	r2,-44(fp)
				bOperationFlag = TRUE;
802030e4:	00800044 	movi	r2,1
802030e8:	e0bff915 	stw	r2,-28(fp)
			break;
802030ec:	00000b06 	br	8020311c <bSdmaDmaM1FtdiTransfer+0xc4>

		case eSdmaRxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802030f0:	e03ff615 	stw	zero,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802030f4:	00800084 	movi	r2,2
802030f8:	e0bff715 	stw	r2,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802030fc:	e0bffc17 	ldw	r2,-16(fp)
80203100:	e0bff415 	stw	r2,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80203104:	e03ff515 	stw	zero,-44(fp)
				bOperationFlag = TRUE;
80203108:	00800044 	movi	r2,1
8020310c:	e0bff915 	stw	r2,-28(fp)
			break;
80203110:	00000206 	br	8020311c <bSdmaDmaM1FtdiTransfer+0xc4>

		default:
			bOperationFlag = FALSE;
80203114:	e03ff915 	stw	zero,-28(fp)
			break;
80203118:	0001883a 	nop

	}

	// Rounding up the size to the nearest multiple of 8 (8 bytes = 64b = size of memory access)
	if (usiRoundedTransferSizeInBytes % 8) {
8020311c:	e0bffa0b 	ldhu	r2,-24(fp)
80203120:	108001cc 	andi	r2,r2,7
80203124:	10bfffcc 	andi	r2,r2,65535
80203128:	10000726 	beq	r2,zero,80203148 <bSdmaDmaM1FtdiTransfer+0xf0>
		// Transfer size is not a multiple of 8
		usiRoundedTransferSizeInBytes = ((alt_u16) (usiTransferSizeInBytes / 8) + 1) * 8;
8020312c:	e0bffd0b 	ldhu	r2,-12(fp)
80203130:	1004d0fa 	srli	r2,r2,3
80203134:	10bfffcc 	andi	r2,r2,65535
80203138:	10800044 	addi	r2,r2,1
8020313c:	100490fa 	slli	r2,r2,3
80203140:	e0bffa0d 	sth	r2,-24(fp)
80203144:	00000206 	br	80203150 <bSdmaDmaM1FtdiTransfer+0xf8>
	} else {
		usiRoundedTransferSizeInBytes = usiTransferSizeInBytes;
80203148:	e0bffd0b 	ldhu	r2,-12(fp)
8020314c:	e0bffa0d 	sth	r2,-24(fp)
	}

	// Verify if the base address is a multiple o 8 (8 bytes = 64b = size of memory access)
	if (uliSrcAddrLow % 8) {
80203150:	e0bff617 	ldw	r2,-40(fp)
80203154:	108001cc 	andi	r2,r2,7
80203158:	10000226 	beq	r2,zero,80203164 <bSdmaDmaM1FtdiTransfer+0x10c>
		// Address is not a multiple of 8
		bAddressFlag = FALSE;
8020315c:	e03ff815 	stw	zero,-32(fp)
80203160:	00000206 	br	8020316c <bSdmaDmaM1FtdiTransfer+0x114>
	} else {
		bAddressFlag = TRUE;
80203164:	00800044 	movi	r2,1
80203168:	e0bff815 	stw	r2,-32(fp)
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
8020316c:	e0bff917 	ldw	r2,-28(fp)
80203170:	10002f26 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
80203174:	e0bff817 	ldw	r2,-32(fp)
80203178:	10002d26 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
8020317c:	e0bffa0b 	ldhu	r2,-24(fp)
80203180:	10880068 	cmpgeui	r2,r2,8193
80203184:	10002a1e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>

		if (pxDmaM1Dev != NULL) {
80203188:	d0a01417 	ldw	r2,-32688(gp)
8020318c:	10002826 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203190:	00000206 	br	8020319c <bSdmaDmaM1FtdiTransfer+0x144>
				alt_busy_sleep(1); /* delay 1us */
80203194:	01000044 	movi	r4,1
80203198:	02169f80 	call	802169f8 <alt_busy_sleep>

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020319c:	d0a01417 	ldw	r2,-32688(gp)
802031a0:	10800317 	ldw	r2,12(r2)
802031a4:	10800037 	ldwio	r2,0(r2)
802031a8:	1080010c 	andi	r2,r2,4
802031ac:	103ff91e 	bne	r2,zero,80203194 <__reset+0xfa1e3194>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
802031b0:	d2201417 	ldw	r8,-32688(gp)
802031b4:	e1bff617 	ldw	r6,-40(fp)
802031b8:	e1fff417 	ldw	r7,-48(fp)
802031bc:	e0bffa0b 	ldhu	r2,-24(fp)
802031c0:	e0fff717 	ldw	r3,-36(fp)
802031c4:	e13ff517 	ldw	r4,-44(fp)
802031c8:	01400044 	movi	r5,1
802031cc:	d9400815 	stw	r5,32(sp)
802031d0:	01400044 	movi	r5,1
802031d4:	d9400715 	stw	r5,28(sp)
802031d8:	01400044 	movi	r5,1
802031dc:	d9400615 	stw	r5,24(sp)
802031e0:	01400044 	movi	r5,1
802031e4:	d9400515 	stw	r5,20(sp)
802031e8:	01400044 	movi	r5,1
802031ec:	d9400415 	stw	r5,16(sp)
802031f0:	d9000315 	stw	r4,12(sp)
802031f4:	d8c00215 	stw	r3,8(sp)
802031f8:	e0fffb17 	ldw	r3,-20(fp)
802031fc:	d8c00115 	stw	r3,4(sp)
80203200:	d8800015 	stw	r2,0(sp)
80203204:	800b883a 	mov	r5,r16
80203208:	4009883a 	mov	r4,r8
8020320c:	0204e1c0 	call	80204e1c <iMsgdmaConstructExtendedMmToMmDescriptor>
80203210:	1000071e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80203214:	d0a01417 	ldw	r2,-32688(gp)
80203218:	800b883a 	mov	r5,r16
8020321c:	1009883a 	mov	r4,r2
80203220:	0204ed40 	call	80204ed4 <iMsgdmaExtendedDescriptorAsyncTransfer>
80203224:	1000021e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
					bStatus = TRUE;
80203228:	00800044 	movi	r2,1
8020322c:	e0bff315 	stw	r2,-52(fp)
				}
			}
		}
	}
	return bStatus;
80203230:	e0bff317 	ldw	r2,-52(fp)
}
80203234:	e6ffff04 	addi	sp,fp,-4
80203238:	dfc00217 	ldw	ra,8(sp)
8020323c:	df000117 	ldw	fp,4(sp)
80203240:	dc000017 	ldw	r16,0(sp)
80203244:	dec00304 	addi	sp,sp,12
80203248:	f800283a 	ret

8020324c <bSdmaDmaM2FtdiTransfer>:

bool bSdmaDmaM2FtdiTransfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucFtdiOperation) {
8020324c:	deffe804 	addi	sp,sp,-96
80203250:	dfc01715 	stw	ra,92(sp)
80203254:	df001615 	stw	fp,88(sp)
80203258:	dc001515 	stw	r16,84(sp)
8020325c:	df001604 	addi	fp,sp,88
80203260:	e13ffc15 	stw	r4,-16(fp)
80203264:	2807883a 	mov	r3,r5
80203268:	3005883a 	mov	r2,r6
8020326c:	e0fffd0d 	sth	r3,-12(fp)
80203270:	e0bffe05 	stb	r2,-8(fp)
80203274:	defff004 	addi	sp,sp,-64
80203278:	d8800904 	addi	r2,sp,36
8020327c:	108007c4 	addi	r2,r2,31
80203280:	1004d17a 	srli	r2,r2,5
80203284:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80203288:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliDestAddrHigh = 0;
8020328c:	e03ff515 	stw	zero,-44(fp)

	alt_u32 uliSrcAddrLow = 0;
80203290:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliSrcAddrHigh = 0;
80203294:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliControlBits = 0x00000000;
80203298:	e03ffb15 	stw	zero,-20(fp)
	bool bAddressFlag = FALSE;
8020329c:	e03ff815 	stw	zero,-32(fp)
	bool bOperationFlag = FALSE;
802032a0:	e03ff915 	stw	zero,-28(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802032a4:	e03ffa0d 	sth	zero,-24(fp)

	bStatus = FALSE;
802032a8:	e03ff315 	stw	zero,-52(fp)

	switch (ucFtdiOperation) {
802032ac:	e0bffe03 	ldbu	r2,-8(fp)
802032b0:	10000326 	beq	r2,zero,802032c0 <bSdmaDmaM2FtdiTransfer+0x74>
802032b4:	10800060 	cmpeqi	r2,r2,1
802032b8:	10000c1e 	bne	r2,zero,802032ec <bSdmaDmaM2FtdiTransfer+0xa0>
802032bc:	00001606 	br	80203318 <bSdmaDmaM2FtdiTransfer+0xcc>

		case eSdmaTxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802032c0:	e0fffc17 	ldw	r3,-16(fp)
802032c4:	00a00034 	movhi	r2,32768
802032c8:	1885883a 	add	r2,r3,r2
802032cc:	e0bff615 	stw	r2,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
802032d0:	e03ff715 	stw	zero,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802032d4:	e03ff415 	stw	zero,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802032d8:	00800084 	movi	r2,2
802032dc:	e0bff515 	stw	r2,-44(fp)
				bOperationFlag = TRUE;
802032e0:	00800044 	movi	r2,1
802032e4:	e0bff915 	stw	r2,-28(fp)
			break;
802032e8:	00000d06 	br	80203320 <bSdmaDmaM2FtdiTransfer+0xd4>

		case eSdmaRxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802032ec:	e03ff615 	stw	zero,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802032f0:	00800084 	movi	r2,2
802032f4:	e0bff715 	stw	r2,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802032f8:	e0fffc17 	ldw	r3,-16(fp)
802032fc:	00a00034 	movhi	r2,32768
80203300:	1885883a 	add	r2,r3,r2
80203304:	e0bff415 	stw	r2,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80203308:	e03ff515 	stw	zero,-44(fp)
				bOperationFlag = TRUE;
8020330c:	00800044 	movi	r2,1
80203310:	e0bff915 	stw	r2,-28(fp)
			break;
80203314:	00000206 	br	80203320 <bSdmaDmaM2FtdiTransfer+0xd4>

		default:
			bOperationFlag = FALSE;
80203318:	e03ff915 	stw	zero,-28(fp)
			break;
8020331c:	0001883a 	nop

	}

	// Rounding up the size to the nearest multiple of 8 (8 bytes = 64b = size of memory access)
	if (usiRoundedTransferSizeInBytes % 8) {
80203320:	e0bffa0b 	ldhu	r2,-24(fp)
80203324:	108001cc 	andi	r2,r2,7
80203328:	10bfffcc 	andi	r2,r2,65535
8020332c:	10000726 	beq	r2,zero,8020334c <bSdmaDmaM2FtdiTransfer+0x100>
		// Transfer size is not a multiple of 8
		usiRoundedTransferSizeInBytes = ((alt_u16) (usiTransferSizeInBytes / 8) + 1) * 8;
80203330:	e0bffd0b 	ldhu	r2,-12(fp)
80203334:	1004d0fa 	srli	r2,r2,3
80203338:	10bfffcc 	andi	r2,r2,65535
8020333c:	10800044 	addi	r2,r2,1
80203340:	100490fa 	slli	r2,r2,3
80203344:	e0bffa0d 	sth	r2,-24(fp)
80203348:	00000206 	br	80203354 <bSdmaDmaM2FtdiTransfer+0x108>
	} else {
		usiRoundedTransferSizeInBytes = usiTransferSizeInBytes;
8020334c:	e0bffd0b 	ldhu	r2,-12(fp)
80203350:	e0bffa0d 	sth	r2,-24(fp)
	}

	// Verify if the base address is a multiple o 8 (8 bytes = 64b = size of memory access)
	if (uliSrcAddrLow % 8) {
80203354:	e0bff617 	ldw	r2,-40(fp)
80203358:	108001cc 	andi	r2,r2,7
8020335c:	10000226 	beq	r2,zero,80203368 <bSdmaDmaM2FtdiTransfer+0x11c>
		// Address is not a multiple of 8
		bAddressFlag = FALSE;
80203360:	e03ff815 	stw	zero,-32(fp)
80203364:	00000206 	br	80203370 <bSdmaDmaM2FtdiTransfer+0x124>
	} else {
		bAddressFlag = TRUE;
80203368:	00800044 	movi	r2,1
8020336c:	e0bff815 	stw	r2,-32(fp)
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192 + 32)) {
80203370:	e0bff917 	ldw	r2,-28(fp)
80203374:	10002f26 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
80203378:	e0bff817 	ldw	r2,-32(fp)
8020337c:	10002d26 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
80203380:	e0bffa0b 	ldhu	r2,-24(fp)
80203384:	10880868 	cmpgeui	r2,r2,8225
80203388:	10002a1e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
		if (pxDmaM2Dev != NULL) {
8020338c:	d0a01517 	ldw	r2,-32684(gp)
80203390:	10002826 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203394:	00000206 	br	802033a0 <bSdmaDmaM2FtdiTransfer+0x154>
				alt_busy_sleep(1); /* delay 1us */
80203398:	01000044 	movi	r4,1
8020339c:	02169f80 	call	802169f8 <alt_busy_sleep>
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192 + 32)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802033a0:	d0a01517 	ldw	r2,-32684(gp)
802033a4:	10800317 	ldw	r2,12(r2)
802033a8:	10800037 	ldwio	r2,0(r2)
802033ac:	1080010c 	andi	r2,r2,4
802033b0:	103ff91e 	bne	r2,zero,80203398 <__reset+0xfa1e3398>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
802033b4:	d2201517 	ldw	r8,-32684(gp)
802033b8:	e1bff617 	ldw	r6,-40(fp)
802033bc:	e1fff417 	ldw	r7,-48(fp)
802033c0:	e0bffa0b 	ldhu	r2,-24(fp)
802033c4:	e0fff717 	ldw	r3,-36(fp)
802033c8:	e13ff517 	ldw	r4,-44(fp)
802033cc:	01400044 	movi	r5,1
802033d0:	d9400815 	stw	r5,32(sp)
802033d4:	01400044 	movi	r5,1
802033d8:	d9400715 	stw	r5,28(sp)
802033dc:	01400044 	movi	r5,1
802033e0:	d9400615 	stw	r5,24(sp)
802033e4:	01400044 	movi	r5,1
802033e8:	d9400515 	stw	r5,20(sp)
802033ec:	01400044 	movi	r5,1
802033f0:	d9400415 	stw	r5,16(sp)
802033f4:	d9000315 	stw	r4,12(sp)
802033f8:	d8c00215 	stw	r3,8(sp)
802033fc:	e0fffb17 	ldw	r3,-20(fp)
80203400:	d8c00115 	stw	r3,4(sp)
80203404:	d8800015 	stw	r2,0(sp)
80203408:	800b883a 	mov	r5,r16
8020340c:	4009883a 	mov	r4,r8
80203410:	0204e1c0 	call	80204e1c <iMsgdmaConstructExtendedMmToMmDescriptor>
80203414:	1000071e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203418:	d0a01517 	ldw	r2,-32684(gp)
8020341c:	800b883a 	mov	r5,r16
80203420:	1009883a 	mov	r4,r2
80203424:	0204f100 	call	80204f10 <iMsgdmaExtendedDescriptorSyncTransfer>
80203428:	1000021e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
8020342c:	00800044 	movi	r2,1
80203430:	e0bff315 	stw	r2,-52(fp)
				}
			}
		}
	}
	return bStatus;
80203434:	e0bff317 	ldw	r2,-52(fp)
}
80203438:	e6ffff04 	addi	sp,fp,-4
8020343c:	dfc00217 	ldw	ra,8(sp)
80203440:	df000117 	ldw	fp,4(sp)
80203444:	dc000017 	ldw	r16,0(sp)
80203448:	dec00304 	addi	sp,sp,12
8020344c:	f800283a 	ret

80203450 <crc__CRC8U>:
 * \param value value to be added to CRC8
 *
 * \return unsigned char a new CRC8 considering the value
 */
unsigned char crc__CRC8U(unsigned char crc8, unsigned char value)
{
80203450:	defffd04 	addi	sp,sp,-12
80203454:	df000215 	stw	fp,8(sp)
80203458:	df000204 	addi	fp,sp,8
8020345c:	2007883a 	mov	r3,r4
80203460:	2805883a 	mov	r2,r5
80203464:	e0fffe05 	stb	r3,-8(fp)
80203468:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_byte
	return pgm_read_byte(crc8_table + (crc8 ^ value));
	#else
	return crc8_table[crc8 ^ value];
8020346c:	e0fffe03 	ldbu	r3,-8(fp)
80203470:	e0bfff03 	ldbu	r2,-4(fp)
80203474:	1884f03a 	xor	r2,r3,r2
80203478:	10c03fcc 	andi	r3,r2,255
8020347c:	00a008b4 	movhi	r2,32802
80203480:	10b2a904 	addi	r2,r2,-13660
80203484:	10c5883a 	add	r2,r2,r3
80203488:	10800003 	ldbu	r2,0(r2)
	#endif
}
8020348c:	e037883a 	mov	sp,fp
80203490:	df000017 	ldw	fp,0(sp)
80203494:	dec00104 	addi	sp,sp,4
80203498:	f800283a 	ret

8020349c <crc__CRC8>:
 * \param length length of data
 *
 * \return unsigned char CRC8 for data
 */
unsigned char crc__CRC8(unsigned char const data[], unsigned long length)
{
8020349c:	defffa04 	addi	sp,sp,-24
802034a0:	dfc00515 	stw	ra,20(sp)
802034a4:	df000415 	stw	fp,16(sp)
802034a8:	df000404 	addi	fp,sp,16
802034ac:	e13ffe15 	stw	r4,-8(fp)
802034b0:	e17fff15 	stw	r5,-4(fp)
	unsigned char crc = CRC_START_8;
802034b4:	e03ffc05 	stb	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
802034b8:	e03ffd15 	stw	zero,-12(fp)
802034bc:	00000c06 	br	802034f0 <crc__CRC8+0x54>
	{
		crc = crc__CRC8U(crc, data[a]);
802034c0:	e13ffc03 	ldbu	r4,-16(fp)
802034c4:	e0fffe17 	ldw	r3,-8(fp)
802034c8:	e0bffd17 	ldw	r2,-12(fp)
802034cc:	1885883a 	add	r2,r3,r2
802034d0:	10800003 	ldbu	r2,0(r2)
802034d4:	10803fcc 	andi	r2,r2,255
802034d8:	100b883a 	mov	r5,r2
802034dc:	02034500 	call	80203450 <crc__CRC8U>
802034e0:	e0bffc05 	stb	r2,-16(fp)
 * \return unsigned char CRC8 for data
 */
unsigned char crc__CRC8(unsigned char const data[], unsigned long length)
{
	unsigned char crc = CRC_START_8;
	for (unsigned long a = 0; a < length; a++)
802034e4:	e0bffd17 	ldw	r2,-12(fp)
802034e8:	10800044 	addi	r2,r2,1
802034ec:	e0bffd15 	stw	r2,-12(fp)
802034f0:	e0fffd17 	ldw	r3,-12(fp)
802034f4:	e0bfff17 	ldw	r2,-4(fp)
802034f8:	18bff136 	bltu	r3,r2,802034c0 <__reset+0xfa1e34c0>
	{
		crc = crc__CRC8U(crc, data[a]);
	}
	return crc;
802034fc:	e0bffc03 	ldbu	r2,-16(fp)
}
80203500:	e037883a 	mov	sp,fp
80203504:	dfc00117 	ldw	ra,4(sp)
80203508:	df000017 	ldw	fp,0(sp)
8020350c:	dec00204 	addi	sp,sp,8
80203510:	f800283a 	ret

80203514 <crc__CRC8KOOPU>:
 * \param value value to be added to CRC8/KOOP
 *
 * \return unsigned char a new CRC8/KOOP considering the value
 */
unsigned char crc__CRC8KOOPU(unsigned char crc8koop, unsigned char value)
{
80203514:	defffd04 	addi	sp,sp,-12
80203518:	df000215 	stw	fp,8(sp)
8020351c:	df000204 	addi	fp,sp,8
80203520:	2007883a 	mov	r3,r4
80203524:	2805883a 	mov	r2,r5
80203528:	e0fffe05 	stb	r3,-8(fp)
8020352c:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_byte
	return pgm_read_byte(crc8_koop_table + (crc8koop ^ value));
	#else
	return crc8_koop_table[crc8koop ^ value];
80203530:	e0fffe03 	ldbu	r3,-8(fp)
80203534:	e0bfff03 	ldbu	r2,-4(fp)
80203538:	1884f03a 	xor	r2,r3,r2
8020353c:	10c03fcc 	andi	r3,r2,255
80203540:	00a008b4 	movhi	r2,32802
80203544:	10b2e904 	addi	r2,r2,-13404
80203548:	10c5883a 	add	r2,r2,r3
8020354c:	10800003 	ldbu	r2,0(r2)
	#endif
}
80203550:	e037883a 	mov	sp,fp
80203554:	df000017 	ldw	fp,0(sp)
80203558:	dec00104 	addi	sp,sp,4
8020355c:	f800283a 	ret

80203560 <crc__CRC8KOOP>:
 * \param length length of data
 *
 * \return unsigned char CRC8/KOOP for data
 */
unsigned char crc__CRC8KOOP(unsigned char const data[], unsigned long length)
{
80203560:	defffa04 	addi	sp,sp,-24
80203564:	dfc00515 	stw	ra,20(sp)
80203568:	df000415 	stw	fp,16(sp)
8020356c:	df000404 	addi	fp,sp,16
80203570:	e13ffe15 	stw	r4,-8(fp)
80203574:	e17fff15 	stw	r5,-4(fp)
	unsigned char crc = CRC_START_8_KOOP;
80203578:	e03ffc05 	stb	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
8020357c:	e03ffd15 	stw	zero,-12(fp)
80203580:	00000c06 	br	802035b4 <crc__CRC8KOOP+0x54>
	{
		crc = crc__CRC8KOOPU(crc, data[a]);
80203584:	e13ffc03 	ldbu	r4,-16(fp)
80203588:	e0fffe17 	ldw	r3,-8(fp)
8020358c:	e0bffd17 	ldw	r2,-12(fp)
80203590:	1885883a 	add	r2,r3,r2
80203594:	10800003 	ldbu	r2,0(r2)
80203598:	10803fcc 	andi	r2,r2,255
8020359c:	100b883a 	mov	r5,r2
802035a0:	02035140 	call	80203514 <crc__CRC8KOOPU>
802035a4:	e0bffc05 	stb	r2,-16(fp)
 * \return unsigned char CRC8/KOOP for data
 */
unsigned char crc__CRC8KOOP(unsigned char const data[], unsigned long length)
{
	unsigned char crc = CRC_START_8_KOOP;
	for (unsigned long a = 0; a < length; a++)
802035a8:	e0bffd17 	ldw	r2,-12(fp)
802035ac:	10800044 	addi	r2,r2,1
802035b0:	e0bffd15 	stw	r2,-12(fp)
802035b4:	e0fffd17 	ldw	r3,-12(fp)
802035b8:	e0bfff17 	ldw	r2,-4(fp)
802035bc:	18bff136 	bltu	r3,r2,80203584 <__reset+0xfa1e3584>
	{
		crc = crc__CRC8KOOPU(crc, data[a]);
	}
	return crc;
802035c0:	e0bffc03 	ldbu	r2,-16(fp)
}
802035c4:	e037883a 	mov	sp,fp
802035c8:	dfc00117 	ldw	ra,4(sp)
802035cc:	df000017 	ldw	fp,0(sp)
802035d0:	dec00204 	addi	sp,sp,8
802035d4:	f800283a 	ret

802035d8 <crc__CRC16U>:
 * \param value value to be added to CRC16
 *
 * \return unsigned short a new CRC16 considering the value
 */
unsigned short crc__CRC16U(unsigned short crc16, unsigned char value)
{
802035d8:	defffd04 	addi	sp,sp,-12
802035dc:	df000215 	stw	fp,8(sp)
802035e0:	df000204 	addi	fp,sp,8
802035e4:	2007883a 	mov	r3,r4
802035e8:	2805883a 	mov	r2,r5
802035ec:	e0fffe0d 	sth	r3,-8(fp)
802035f0:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_word
	return (unsigned short) ( (crc16 >> 8) ^ pgm_read_word(crc16_table + ((crc16 ^ value) & 0x00FF)) );
	#else
	return (unsigned short) ( (crc16 >> 8) ^ crc16_table[(crc16 ^ value) & 0x00FF] );
802035f4:	e0bffe0b 	ldhu	r2,-8(fp)
802035f8:	1004d23a 	srli	r2,r2,8
802035fc:	1009883a 	mov	r4,r2
80203600:	e0fffe0b 	ldhu	r3,-8(fp)
80203604:	e0bfff03 	ldbu	r2,-4(fp)
80203608:	1884f03a 	xor	r2,r3,r2
8020360c:	10c03fcc 	andi	r3,r2,255
80203610:	00a008b4 	movhi	r2,32802
80203614:	10b32904 	addi	r2,r2,-13148
80203618:	18c7883a 	add	r3,r3,r3
8020361c:	10c5883a 	add	r2,r2,r3
80203620:	1080000b 	ldhu	r2,0(r2)
80203624:	2084f03a 	xor	r2,r4,r2
	#endif
}
80203628:	e037883a 	mov	sp,fp
8020362c:	df000017 	ldw	fp,0(sp)
80203630:	dec00104 	addi	sp,sp,4
80203634:	f800283a 	ret

80203638 <crc__CRC16>:
 * \param length length of data
 *
 * \return unsigned short CRC16 for data
 */
unsigned short crc__CRC16(unsigned char const data[], unsigned long length)
{
80203638:	defffa04 	addi	sp,sp,-24
8020363c:	dfc00515 	stw	ra,20(sp)
80203640:	df000415 	stw	fp,16(sp)
80203644:	df000404 	addi	fp,sp,16
80203648:	e13ffe15 	stw	r4,-8(fp)
8020364c:	e17fff15 	stw	r5,-4(fp)
	unsigned short crc = CRC_START_16;
80203650:	e03ffc0d 	sth	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
80203654:	e03ffd15 	stw	zero,-12(fp)
80203658:	00000c06 	br	8020368c <crc__CRC16+0x54>
	{
		crc = crc__CRC16U(crc, data[a]);
8020365c:	e13ffc0b 	ldhu	r4,-16(fp)
80203660:	e0fffe17 	ldw	r3,-8(fp)
80203664:	e0bffd17 	ldw	r2,-12(fp)
80203668:	1885883a 	add	r2,r3,r2
8020366c:	10800003 	ldbu	r2,0(r2)
80203670:	10803fcc 	andi	r2,r2,255
80203674:	100b883a 	mov	r5,r2
80203678:	02035d80 	call	802035d8 <crc__CRC16U>
8020367c:	e0bffc0d 	sth	r2,-16(fp)
 * \return unsigned short CRC16 for data
 */
unsigned short crc__CRC16(unsigned char const data[], unsigned long length)
{
	unsigned short crc = CRC_START_16;
	for (unsigned long a = 0; a < length; a++)
80203680:	e0bffd17 	ldw	r2,-12(fp)
80203684:	10800044 	addi	r2,r2,1
80203688:	e0bffd15 	stw	r2,-12(fp)
8020368c:	e0fffd17 	ldw	r3,-12(fp)
80203690:	e0bfff17 	ldw	r2,-4(fp)
80203694:	18bff136 	bltu	r3,r2,8020365c <__reset+0xfa1e365c>
	{
		crc = crc__CRC16U(crc, data[a]);
	}
	return crc;
80203698:	e0bffc0b 	ldhu	r2,-16(fp)
}
8020369c:	e037883a 	mov	sp,fp
802036a0:	dfc00117 	ldw	ra,4(sp)
802036a4:	df000017 	ldw	fp,0(sp)
802036a8:	dec00204 	addi	sp,sp,8
802036ac:	f800283a 	ret

802036b0 <crc__CRC16CCITTU>:
 * \param value value to be added to CRC16-CCITT
 *
 * \return unsigned short a new CRC16-CCITT considering the value
 */
unsigned short crc__CRC16CCITTU(unsigned short crc16ccitt, unsigned char value)
{
802036b0:	defffd04 	addi	sp,sp,-12
802036b4:	df000215 	stw	fp,8(sp)
802036b8:	df000204 	addi	fp,sp,8
802036bc:	2007883a 	mov	r3,r4
802036c0:	2805883a 	mov	r2,r5
802036c4:	e0fffe0d 	sth	r3,-8(fp)
802036c8:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_word
	return (unsigned short) ( ((crc16ccitt << 8) & 0xFF00) ^ pgm_read_word(crc16_ccitt_table + ((crc16ccitt >> 8) ^ value) & 0x00FF) );
	#else
	return (unsigned short) ( ((crc16ccitt << 8) & 0xFF00) ^ crc16_ccitt_table[((crc16ccitt >> 8) ^ value) & 0x00FF]);
802036cc:	e0bffe0b 	ldhu	r2,-8(fp)
802036d0:	1004923a 	slli	r2,r2,8
802036d4:	1007883a 	mov	r3,r2
802036d8:	00bfc004 	movi	r2,-256
802036dc:	1884703a 	and	r2,r3,r2
802036e0:	1009883a 	mov	r4,r2
802036e4:	e0bffe0b 	ldhu	r2,-8(fp)
802036e8:	1004d23a 	srli	r2,r2,8
802036ec:	10ffffcc 	andi	r3,r2,65535
802036f0:	e0bfff03 	ldbu	r2,-4(fp)
802036f4:	1884f03a 	xor	r2,r3,r2
802036f8:	10c03fcc 	andi	r3,r2,255
802036fc:	00a008b4 	movhi	r2,32802
80203700:	10b3a904 	addi	r2,r2,-12636
80203704:	18c7883a 	add	r3,r3,r3
80203708:	10c5883a 	add	r2,r2,r3
8020370c:	1080000b 	ldhu	r2,0(r2)
80203710:	2084f03a 	xor	r2,r4,r2
	#endif
}
80203714:	e037883a 	mov	sp,fp
80203718:	df000017 	ldw	fp,0(sp)
8020371c:	dec00104 	addi	sp,sp,4
80203720:	f800283a 	ret

80203724 <crc__CRC16CCITT>:
 * \param length length of data
 *
 * \return unsigned short CRC16-CCITT for data
 */
unsigned short crc__CRC16CCITT(unsigned char const data[], unsigned long length)
{
80203724:	defffa04 	addi	sp,sp,-24
80203728:	dfc00515 	stw	ra,20(sp)
8020372c:	df000415 	stw	fp,16(sp)
80203730:	df000404 	addi	fp,sp,16
80203734:	e13ffe15 	stw	r4,-8(fp)
80203738:	e17fff15 	stw	r5,-4(fp)
	unsigned short crc = CRC_START_16_CCITT;
8020373c:	00bfffc4 	movi	r2,-1
80203740:	e0bffc0d 	sth	r2,-16(fp)
	for (unsigned long a = 0; a < length; a++)
80203744:	e03ffd15 	stw	zero,-12(fp)
80203748:	00000c06 	br	8020377c <crc__CRC16CCITT+0x58>
	{
		crc = crc__CRC16CCITTU(crc, data[a]);
8020374c:	e13ffc0b 	ldhu	r4,-16(fp)
80203750:	e0fffe17 	ldw	r3,-8(fp)
80203754:	e0bffd17 	ldw	r2,-12(fp)
80203758:	1885883a 	add	r2,r3,r2
8020375c:	10800003 	ldbu	r2,0(r2)
80203760:	10803fcc 	andi	r2,r2,255
80203764:	100b883a 	mov	r5,r2
80203768:	02036b00 	call	802036b0 <crc__CRC16CCITTU>
8020376c:	e0bffc0d 	sth	r2,-16(fp)
 * \return unsigned short CRC16-CCITT for data
 */
unsigned short crc__CRC16CCITT(unsigned char const data[], unsigned long length)
{
	unsigned short crc = CRC_START_16_CCITT;
	for (unsigned long a = 0; a < length; a++)
80203770:	e0bffd17 	ldw	r2,-12(fp)
80203774:	10800044 	addi	r2,r2,1
80203778:	e0bffd15 	stw	r2,-12(fp)
8020377c:	e0fffd17 	ldw	r3,-12(fp)
80203780:	e0bfff17 	ldw	r2,-4(fp)
80203784:	18bff136 	bltu	r3,r2,8020374c <__reset+0xfa1e374c>
	{
		crc = crc__CRC16CCITTU(crc, data[a]);
	}
	return crc;
80203788:	e0bffc0b 	ldhu	r2,-16(fp)
}
8020378c:	e037883a 	mov	sp,fp
80203790:	dfc00117 	ldw	ra,4(sp)
80203794:	df000017 	ldw	fp,0(sp)
80203798:	dec00204 	addi	sp,sp,8
8020379c:	f800283a 	ret

802037a0 <crc__CRC32U>:
 * \param value value to be added to CRC32
 *
 * \return unsigned long a new CRC32 considering the value
 */
unsigned long crc__CRC32U(unsigned long crc32, unsigned char value)
{
802037a0:	defffd04 	addi	sp,sp,-12
802037a4:	df000215 	stw	fp,8(sp)
802037a8:	df000204 	addi	fp,sp,8
802037ac:	e13ffe15 	stw	r4,-8(fp)
802037b0:	2805883a 	mov	r2,r5
802037b4:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_dword
	return (crc32 >> 8) ^ pgm_read_dword(crc32_table + ((crc32 ^ value) & 0x000000FF));
	#else
	return (crc32 >> 8) ^ crc32_table[(crc32 ^ value) & 0x000000FF];
802037b8:	e0bffe17 	ldw	r2,-8(fp)
802037bc:	1008d23a 	srli	r4,r2,8
802037c0:	e0ffff03 	ldbu	r3,-4(fp)
802037c4:	e0bffe17 	ldw	r2,-8(fp)
802037c8:	1884f03a 	xor	r2,r3,r2
802037cc:	10c03fcc 	andi	r3,r2,255
802037d0:	00a008b4 	movhi	r2,32802
802037d4:	10b42904 	addi	r2,r2,-12124
802037d8:	18c7883a 	add	r3,r3,r3
802037dc:	18c7883a 	add	r3,r3,r3
802037e0:	10c5883a 	add	r2,r2,r3
802037e4:	10800017 	ldw	r2,0(r2)
802037e8:	2084f03a 	xor	r2,r4,r2
	#endif
}
802037ec:	e037883a 	mov	sp,fp
802037f0:	df000017 	ldw	fp,0(sp)
802037f4:	dec00104 	addi	sp,sp,4
802037f8:	f800283a 	ret

802037fc <crc__CRC32>:
 * \param length length of data
 *
 * \return unsigned long CRC32 for data
 */
unsigned long crc__CRC32(unsigned char const data[], unsigned long length)
{
802037fc:	defffa04 	addi	sp,sp,-24
80203800:	dfc00515 	stw	ra,20(sp)
80203804:	df000415 	stw	fp,16(sp)
80203808:	df000404 	addi	fp,sp,16
8020380c:	e13ffe15 	stw	r4,-8(fp)
80203810:	e17fff15 	stw	r5,-4(fp)
	unsigned long crc = CRC_START_32;
80203814:	00bfffc4 	movi	r2,-1
80203818:	e0bffc15 	stw	r2,-16(fp)
	for (unsigned long a = 0; a < length; a = a+4)
8020381c:	e03ffd15 	stw	zero,-12(fp)
80203820:	00002a06 	br	802038cc <crc__CRC32+0xd0>
	{
//		printf("CRC Hex: 0x%08lX \n", crc);
		crc = crc__CRC32U(crc, data[a+3]);
80203824:	e0bffd17 	ldw	r2,-12(fp)
80203828:	108000c4 	addi	r2,r2,3
8020382c:	e0fffe17 	ldw	r3,-8(fp)
80203830:	1885883a 	add	r2,r3,r2
80203834:	10800003 	ldbu	r2,0(r2)
80203838:	10803fcc 	andi	r2,r2,255
8020383c:	100b883a 	mov	r5,r2
80203840:	e13ffc17 	ldw	r4,-16(fp)
80203844:	02037a00 	call	802037a0 <crc__CRC32U>
80203848:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+2]);
8020384c:	e0bffd17 	ldw	r2,-12(fp)
80203850:	10800084 	addi	r2,r2,2
80203854:	e0fffe17 	ldw	r3,-8(fp)
80203858:	1885883a 	add	r2,r3,r2
8020385c:	10800003 	ldbu	r2,0(r2)
80203860:	10803fcc 	andi	r2,r2,255
80203864:	100b883a 	mov	r5,r2
80203868:	e13ffc17 	ldw	r4,-16(fp)
8020386c:	02037a00 	call	802037a0 <crc__CRC32U>
80203870:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+1]);
80203874:	e0bffd17 	ldw	r2,-12(fp)
80203878:	10800044 	addi	r2,r2,1
8020387c:	e0fffe17 	ldw	r3,-8(fp)
80203880:	1885883a 	add	r2,r3,r2
80203884:	10800003 	ldbu	r2,0(r2)
80203888:	10803fcc 	andi	r2,r2,255
8020388c:	100b883a 	mov	r5,r2
80203890:	e13ffc17 	ldw	r4,-16(fp)
80203894:	02037a00 	call	802037a0 <crc__CRC32U>
80203898:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+0]);
8020389c:	e0fffe17 	ldw	r3,-8(fp)
802038a0:	e0bffd17 	ldw	r2,-12(fp)
802038a4:	1885883a 	add	r2,r3,r2
802038a8:	10800003 	ldbu	r2,0(r2)
802038ac:	10803fcc 	andi	r2,r2,255
802038b0:	100b883a 	mov	r5,r2
802038b4:	e13ffc17 	ldw	r4,-16(fp)
802038b8:	02037a00 	call	802037a0 <crc__CRC32U>
802038bc:	e0bffc15 	stw	r2,-16(fp)
 * \return unsigned long CRC32 for data
 */
unsigned long crc__CRC32(unsigned char const data[], unsigned long length)
{
	unsigned long crc = CRC_START_32;
	for (unsigned long a = 0; a < length; a = a+4)
802038c0:	e0bffd17 	ldw	r2,-12(fp)
802038c4:	10800104 	addi	r2,r2,4
802038c8:	e0bffd15 	stw	r2,-12(fp)
802038cc:	e0fffd17 	ldw	r3,-12(fp)
802038d0:	e0bfff17 	ldw	r2,-4(fp)
802038d4:	18bfd336 	bltu	r3,r2,80203824 <__reset+0xfa1e3824>
		crc = crc__CRC32U(crc, data[a+3]);
		crc = crc__CRC32U(crc, data[a+2]);
		crc = crc__CRC32U(crc, data[a+1]);
		crc = crc__CRC32U(crc, data[a+0]);
	}
	return (crc ^ 0xFFFFFFFF);
802038d8:	e0bffc17 	ldw	r2,-16(fp)
802038dc:	0084303a 	nor	r2,zero,r2
//	return (crc);
}
802038e0:	e037883a 	mov	sp,fp
802038e4:	dfc00117 	ldw	ra,4(sp)
802038e8:	df000017 	ldw	fp,0(sp)
802038ec:	dec00204 	addi	sp,sp,8
802038f0:	f800283a 	ret

802038f4 <vFTDIStop>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vFTDIStop( void ){
802038f4:	defffe04 	addi	sp,sp,-8
802038f8:	df000115 	stw	fp,4(sp)
802038fc:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203900:	00a00034 	movhi	r2,32768
80203904:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiFtdiModuleControl.bModuleStop = TRUE;
80203908:	e0bfff17 	ldw	r2,-4(fp)
8020390c:	00c00044 	movi	r3,1
80203910:	10c01115 	stw	r3,68(r2)
}
80203914:	0001883a 	nop
80203918:	e037883a 	mov	sp,fp
8020391c:	df000017 	ldw	fp,0(sp)
80203920:	dec00104 	addi	sp,sp,4
80203924:	f800283a 	ret

80203928 <vFTDIStart>:

void vFTDIStart( void ){
80203928:	defffe04 	addi	sp,sp,-8
8020392c:	df000115 	stw	fp,4(sp)
80203930:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203934:	00a00034 	movhi	r2,32768
80203938:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiFtdiModuleControl.bModuleStart = TRUE;
8020393c:	e0bfff17 	ldw	r2,-4(fp)
80203940:	00c00044 	movi	r3,1
80203944:	10c01015 	stw	r3,64(r2)
}
80203948:	0001883a 	nop
8020394c:	e037883a 	mov	sp,fp
80203950:	df000017 	ldw	fp,0(sp)
80203954:	dec00104 	addi	sp,sp,4
80203958:	f800283a 	ret

8020395c <vFTDIClear>:

void vFTDIClear( void ){
8020395c:	defffe04 	addi	sp,sp,-8
80203960:	df000115 	stw	fp,4(sp)
80203964:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203968:	00a00034 	movhi	r2,32768
8020396c:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiFtdiModuleControl.bModuleClear = TRUE;
80203970:	e0bfff17 	ldw	r2,-4(fp)
80203974:	00c00044 	movi	r3,1
80203978:	10c01215 	stw	r3,72(r2)
}
8020397c:	0001883a 	nop
80203980:	e037883a 	mov	sp,fp
80203984:	df000017 	ldw	fp,0(sp)
80203988:	dec00104 	addi	sp,sp,4
8020398c:	f800283a 	ret

80203990 <vFTDIAbort>:

void vFTDIAbort( void ){
80203990:	defffe04 	addi	sp,sp,-8
80203994:	df000115 	stw	fp,4(sp)
80203998:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
8020399c:	00a00034 	movhi	r2,32768
802039a0:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiHalfCcdReqControl.bAbortHalfCcdReq = TRUE;
802039a4:	e0bfff17 	ldw	r2,-4(fp)
802039a8:	00c00044 	movi	r3,1
802039ac:	10c01815 	stw	r3,96(r2)
}
802039b0:	0001883a 	nop
802039b4:	e037883a 	mov	sp,fp
802039b8:	df000017 	ldw	fp,0(sp)
802039bc:	dec00104 	addi	sp,sp,4
802039c0:	f800283a 	ret

802039c4 <ucFTDIGetError>:

alt_u8 ucFTDIGetError( void ){
802039c4:	defffd04 	addi	sp,sp,-12
802039c8:	df000215 	stw	fp,8(sp)
802039cc:	df000204 	addi	fp,sp,8
	alt_u8 ucErrorCode = 0;
802039d0:	e03ffe05 	stb	zero,-8(fp)

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
802039d4:	00a00034 	movhi	r2,32768
802039d8:	e0bfff15 	stw	r2,-4(fp)
	ucErrorCode = (alt_u8)(pxFtdiModule->xFtdiRxCommError.usiRxCommErrCode);
802039dc:	e0bfff17 	ldw	r2,-4(fp)
802039e0:	10803a0b 	ldhu	r2,232(r2)
802039e4:	e0bffe05 	stb	r2,-8(fp)

	return ucErrorCode;
802039e8:	e0bffe03 	ldbu	r2,-8(fp)
}
802039ec:	e037883a 	mov	sp,fp
802039f0:	df000017 	ldw	fp,0(sp)
802039f4:	dec00104 	addi	sp,sp,4
802039f8:	f800283a 	ret

802039fc <uliFTDInDataLeftInBuffer>:

alt_u32 uliFTDInDataLeftInBuffer( void ){
802039fc:	defffd04 	addi	sp,sp,-12
80203a00:	df000215 	stw	fp,8(sp)
80203a04:	df000204 	addi	fp,sp,8
	alt_u32 uliBufferUsedBytes = 0;
80203a08:	e03ffe15 	stw	zero,-8(fp)

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203a0c:	00a00034 	movhi	r2,32768
80203a10:	e0bfff15 	stw	r2,-4(fp)
	uliBufferUsedBytes = pxFtdiModule->xFtdiRxBufferStatus.usiRxDbuffUsedBytes;
80203a14:	e0bfff17 	ldw	r2,-4(fp)
80203a18:	10802b0b 	ldhu	r2,172(r2)
80203a1c:	10bfffcc 	andi	r2,r2,65535
80203a20:	e0bffe15 	stw	r2,-8(fp)

	return uliBufferUsedBytes;
80203a24:	e0bffe17 	ldw	r2,-8(fp)
}
80203a28:	e037883a 	mov	sp,fp
80203a2c:	df000017 	ldw	fp,0(sp)
80203a30:	dec00104 	addi	sp,sp,4
80203a34:	f800283a 	ret

80203a38 <bFTDIRequestFullImage>:

bool bFTDIRequestFullImage( alt_u8 ucFee, alt_u8 ucCCD, alt_u8 ucSide, alt_u16 usiEP, alt_u16 usiHalfWidth, alt_u16 usiHeight ){
80203a38:	defff704 	addi	sp,sp,-36
80203a3c:	df000815 	stw	fp,32(sp)
80203a40:	df000804 	addi	fp,sp,32
80203a44:	2013883a 	mov	r9,r4
80203a48:	2811883a 	mov	r8,r5
80203a4c:	300b883a 	mov	r5,r6
80203a50:	3809883a 	mov	r4,r7
80203a54:	e0c00117 	ldw	r3,4(fp)
80203a58:	e0800217 	ldw	r2,8(fp)
80203a5c:	e27ffa05 	stb	r9,-24(fp)
80203a60:	e23ffb05 	stb	r8,-20(fp)
80203a64:	e17ffc05 	stb	r5,-16(fp)
80203a68:	e13ffd0d 	sth	r4,-12(fp)
80203a6c:	e0fffe0d 	sth	r3,-8(fp)
80203a70:	e0bfff0d 	sth	r2,-4(fp)
	bool bStatus = FALSE;
80203a74:	e03ff815 	stw	zero,-32(fp)

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203a78:	00a00034 	movhi	r2,32768
80203a7c:	e0bff915 	stw	r2,-28(fp)

	if ((ucFee < 6) && (ucCCD < 4) && (ucSide < 2) && (usiHalfWidth <= 4540 ) && (usiHeight <= 2295)) {
80203a80:	e0bffa03 	ldbu	r2,-24(fp)
80203a84:	108001a8 	cmpgeui	r2,r2,6
80203a88:	1000231e 	bne	r2,zero,80203b18 <bFTDIRequestFullImage+0xe0>
80203a8c:	e0bffb03 	ldbu	r2,-20(fp)
80203a90:	10800128 	cmpgeui	r2,r2,4
80203a94:	1000201e 	bne	r2,zero,80203b18 <bFTDIRequestFullImage+0xe0>
80203a98:	e0bffc03 	ldbu	r2,-16(fp)
80203a9c:	108000a8 	cmpgeui	r2,r2,2
80203aa0:	10001d1e 	bne	r2,zero,80203b18 <bFTDIRequestFullImage+0xe0>
80203aa4:	e0bffe0b 	ldhu	r2,-8(fp)
80203aa8:	10846f68 	cmpgeui	r2,r2,4541
80203aac:	10001a1e 	bne	r2,zero,80203b18 <bFTDIRequestFullImage+0xe0>
80203ab0:	e0bfff0b 	ldhu	r2,-4(fp)
80203ab4:	10823e28 	cmpgeui	r2,r2,2296
80203ab8:	1000171e 	bne	r2,zero,80203b18 <bFTDIRequestFullImage+0xe0>

		pxFtdiModule->xFtdiHalfCcdReqControl.ucHalfCcdFeeNumber = ucFee;
80203abc:	e0bff917 	ldw	r2,-28(fp)
80203ac0:	e0fffa03 	ldbu	r3,-24(fp)
80203ac4:	10c01485 	stb	r3,82(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.ucHalfCcdCcdNumber = ucCCD;
80203ac8:	e0bff917 	ldw	r2,-28(fp)
80203acc:	e0fffb03 	ldbu	r3,-20(fp)
80203ad0:	10c014c5 	stb	r3,83(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.ucHalfCcdCcdSide = ucSide;
80203ad4:	e0bff917 	ldw	r2,-28(fp)
80203ad8:	e0fffc03 	ldbu	r3,-16(fp)
80203adc:	10c01505 	stb	r3,84(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.usiHalfCcdExpNumber = usiEP;
80203ae0:	e0bff917 	ldw	r2,-28(fp)
80203ae4:	e0fffd0b 	ldhu	r3,-12(fp)
80203ae8:	10c0168d 	sth	r3,90(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.usiHalfCcdCcdWidth = usiHalfWidth;
80203aec:	e0bff917 	ldw	r2,-28(fp)
80203af0:	e0fffe0b 	ldhu	r3,-8(fp)
80203af4:	10c0160d 	sth	r3,88(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.usiHalfCcdCcdHeight = usiHeight;
80203af8:	e0bff917 	ldw	r2,-28(fp)
80203afc:	e0ffff0b 	ldhu	r3,-4(fp)
80203b00:	10c0158d 	sth	r3,86(r2)

		pxFtdiModule->xFtdiHalfCcdReqControl.bRequestHalfCcd = TRUE;
80203b04:	e0bff917 	ldw	r2,-28(fp)
80203b08:	00c00044 	movi	r3,1
80203b0c:	10c01715 	stw	r3,92(r2)

		bStatus = TRUE;
80203b10:	00800044 	movi	r2,1
80203b14:	e0bff815 	stw	r2,-32(fp)
	}

	return bStatus;
80203b18:	e0bff817 	ldw	r2,-32(fp)
}
80203b1c:	e037883a 	mov	sp,fp
80203b20:	df000017 	ldw	fp,0(sp)
80203b24:	dec00104 	addi	sp,sp,4
80203b28:	f800283a 	ret

80203b2c <vFTDIResetFullImage>:

void vFTDIResetFullImage( void ){
80203b2c:	defffe04 	addi	sp,sp,-8
80203b30:	df000115 	stw	fp,4(sp)
80203b34:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203b38:	00a00034 	movhi	r2,32768
80203b3c:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiHalfCcdReqControl.bRstHalfCcdController = TRUE;
80203b40:	e0bfff17 	ldw	r2,-4(fp)
80203b44:	00c00044 	movi	r3,1
80203b48:	10c01915 	stw	r3,100(r2)
}
80203b4c:	0001883a 	nop
80203b50:	e037883a 	mov	sp,fp
80203b54:	df000017 	ldw	fp,0(sp)
80203b58:	dec00104 	addi	sp,sp,4
80203b5c:	f800283a 	ret

80203b60 <vFTDIRxBufferIRQHandler>:

void vFTDIRxBufferIRQHandler(void* pvContext) {
80203b60:	defffd04 	addi	sp,sp,-12
80203b64:	df000215 	stw	fp,8(sp)
80203b68:	df000204 	addi	fp,sp,8
80203b6c:	e13fff15 	stw	r4,-4(fp)
	// Use context value according to your app logic...
	//*viRxBuffHoldContext = ...;
	// if (*viRxBuffHoldContext == '0') {}...
	// App logic sequence...

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203b70:	00a00034 	movhi	r2,32768
80203b74:	e0bffe15 	stw	r2,-8(fp)

	/* Rx Buffer 0 Readable Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuff0RdableIrqFlag) {
80203b78:	e0bffe17 	ldw	r2,-8(fp)
80203b7c:	10800617 	ldw	r2,24(r2)
80203b80:	10000326 	beq	r2,zero,80203b90 <vFTDIRxBufferIRQHandler+0x30>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff0RdableIrqFlagClr = TRUE;
80203b84:	e0bffe17 	ldw	r2,-8(fp)
80203b88:	00c00044 	movi	r3,1
80203b8c:	10c00b15 	stw	r3,44(r2)


	}

	/* Rx Buffer 1 Readable Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuff1RdableIrqFlag) {
80203b90:	e0bffe17 	ldw	r2,-8(fp)
80203b94:	10800717 	ldw	r2,28(r2)
80203b98:	10000326 	beq	r2,zero,80203ba8 <vFTDIRxBufferIRQHandler+0x48>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff1RdableIrqFlagClr = TRUE;
80203b9c:	e0bffe17 	ldw	r2,-8(fp)
80203ba0:	00c00044 	movi	r3,1
80203ba4:	10c00c15 	stw	r3,48(r2)


	}

	/* Rx Buffer Last Readable Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastRdableIrqFlag) {
80203ba8:	e0bffe17 	ldw	r2,-8(fp)
80203bac:	10800817 	ldw	r2,32(r2)
80203bb0:	10000326 	beq	r2,zero,80203bc0 <vFTDIRxBufferIRQHandler+0x60>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastRdableIrqFlagClr = TRUE;
80203bb4:	e0bffe17 	ldw	r2,-8(fp)
80203bb8:	00c00044 	movi	r3,1
80203bbc:	10c00d15 	stw	r3,52(r2)


	}

	/* Rx Buffer Last Empty Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastEmptyIrqFlag) {
80203bc0:	e0bffe17 	ldw	r2,-8(fp)
80203bc4:	10800917 	ldw	r2,36(r2)
80203bc8:	10000326 	beq	r2,zero,80203bd8 <vFTDIRxBufferIRQHandler+0x78>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastEmptyIrqFlagClr = TRUE;
80203bcc:	e0bffe17 	ldw	r2,-8(fp)
80203bd0:	00c00044 	movi	r3,1
80203bd4:	10c00e15 	stw	r3,56(r2)


	}

	/* Rx Communication Error Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxCommErrIrqFlag) {
80203bd8:	e0bffe17 	ldw	r2,-8(fp)
80203bdc:	10800a17 	ldw	r2,40(r2)
80203be0:	10000326 	beq	r2,zero,80203bf0 <vFTDIRxBufferIRQHandler+0x90>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxCommErrIrqFlagClr = TRUE;
80203be4:	e0bffe17 	ldw	r2,-8(fp)
80203be8:	00c00044 	movi	r3,1
80203bec:	10c00f15 	stw	r3,60(r2)
		/* Rx Communication Error flag treatment */


	}

}
80203bf0:	0001883a 	nop
80203bf4:	e037883a 	mov	sp,fp
80203bf8:	df000017 	ldw	fp,0(sp)
80203bfc:	dec00104 	addi	sp,sp,4
80203c00:	f800283a 	ret

80203c04 <vFTDIIrqRxBuffInit>:

void vFTDIIrqRxBuffInit(void) {
80203c04:	defffd04 	addi	sp,sp,-12
80203c08:	dfc00215 	stw	ra,8(sp)
80203c0c:	df000115 	stw	fp,4(sp)
80203c10:	df000104 	addi	fp,sp,4
	void* pvHoldContext;

	// Recast the hold_context pointer to match the alt_irq_register() function
	// prototype.
	pvHoldContext = (void*) &viRxBuffHoldContext;
80203c14:	d0a01904 	addi	r2,gp,-32668
80203c18:	e0bfff15 	stw	r2,-4(fp)
	// Register the interrupt handler
	alt_irq_register(FTDI_RX_BUFFER_IRQ, pvHoldContext, vFTDIRxBufferIRQHandler);
80203c1c:	01a00834 	movhi	r6,32800
80203c20:	318ed804 	addi	r6,r6,15200
80203c24:	e17fff17 	ldw	r5,-4(fp)
80203c28:	010002c4 	movi	r4,11
80203c2c:	0216d640 	call	80216d64 <alt_irq_register>

}
80203c30:	0001883a 	nop
80203c34:	e037883a 	mov	sp,fp
80203c38:	dfc00117 	ldw	ra,4(sp)
80203c3c:	df000017 	ldw	fp,0(sp)
80203c40:	dec00204 	addi	sp,sp,8
80203c44:	f800283a 	ret

80203c48 <vFTDIIrqGlobalEn>:

void vFTDIIrqGlobalEn(bool bEnable){
80203c48:	defffd04 	addi	sp,sp,-12
80203c4c:	df000215 	stw	fp,8(sp)
80203c50:	df000204 	addi	fp,sp,8
80203c54:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203c58:	00a00034 	movhi	r2,32768
80203c5c:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiFtdiIrqControl.bFtdiGlobalIrqEn = bEnable;
80203c60:	e0bffe17 	ldw	r2,-8(fp)
80203c64:	e0ffff17 	ldw	r3,-4(fp)
80203c68:	10c00015 	stw	r3,0(r2)
}
80203c6c:	0001883a 	nop
80203c70:	e037883a 	mov	sp,fp
80203c74:	df000017 	ldw	fp,0(sp)
80203c78:	dec00104 	addi	sp,sp,4
80203c7c:	f800283a 	ret

80203c80 <vFTDIIrqRxBuff0RdableEn>:

void vFTDIIrqRxBuff0RdableEn(bool bEnable){
80203c80:	defffd04 	addi	sp,sp,-12
80203c84:	df000215 	stw	fp,8(sp)
80203c88:	df000204 	addi	fp,sp,8
80203c8c:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203c90:	00a00034 	movhi	r2,32768
80203c94:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuff0RdableIrqEn = bEnable;
80203c98:	e0bffe17 	ldw	r2,-8(fp)
80203c9c:	e0ffff17 	ldw	r3,-4(fp)
80203ca0:	10c00115 	stw	r3,4(r2)
}
80203ca4:	0001883a 	nop
80203ca8:	e037883a 	mov	sp,fp
80203cac:	df000017 	ldw	fp,0(sp)
80203cb0:	dec00104 	addi	sp,sp,4
80203cb4:	f800283a 	ret

80203cb8 <vFTDIIrqRxBuff1RdableEn>:

void vFTDIIrqRxBuff1RdableEn(bool bEnable){
80203cb8:	defffd04 	addi	sp,sp,-12
80203cbc:	df000215 	stw	fp,8(sp)
80203cc0:	df000204 	addi	fp,sp,8
80203cc4:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203cc8:	00a00034 	movhi	r2,32768
80203ccc:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuff1RdableIrqEn = bEnable;
80203cd0:	e0bffe17 	ldw	r2,-8(fp)
80203cd4:	e0ffff17 	ldw	r3,-4(fp)
80203cd8:	10c00215 	stw	r3,8(r2)
}
80203cdc:	0001883a 	nop
80203ce0:	e037883a 	mov	sp,fp
80203ce4:	df000017 	ldw	fp,0(sp)
80203ce8:	dec00104 	addi	sp,sp,4
80203cec:	f800283a 	ret

80203cf0 <vFTDIIrqRxBuffLastRdableEn>:

void vFTDIIrqRxBuffLastRdableEn(bool bEnable){
80203cf0:	defffd04 	addi	sp,sp,-12
80203cf4:	df000215 	stw	fp,8(sp)
80203cf8:	df000204 	addi	fp,sp,8
80203cfc:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203d00:	00a00034 	movhi	r2,32768
80203d04:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuffLastRdableIrqEn = bEnable;
80203d08:	e0bffe17 	ldw	r2,-8(fp)
80203d0c:	e0ffff17 	ldw	r3,-4(fp)
80203d10:	10c00315 	stw	r3,12(r2)
}
80203d14:	0001883a 	nop
80203d18:	e037883a 	mov	sp,fp
80203d1c:	df000017 	ldw	fp,0(sp)
80203d20:	dec00104 	addi	sp,sp,4
80203d24:	f800283a 	ret

80203d28 <vFTDIIrqRxBuffLastEmptyEn>:

void vFTDIIrqRxBuffLastEmptyEn(bool bEnable){
80203d28:	defffd04 	addi	sp,sp,-12
80203d2c:	df000215 	stw	fp,8(sp)
80203d30:	df000204 	addi	fp,sp,8
80203d34:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203d38:	00a00034 	movhi	r2,32768
80203d3c:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuffLastEmptyIrqEn = bEnable;
80203d40:	e0bffe17 	ldw	r2,-8(fp)
80203d44:	e0ffff17 	ldw	r3,-4(fp)
80203d48:	10c00415 	stw	r3,16(r2)
}
80203d4c:	0001883a 	nop
80203d50:	e037883a 	mov	sp,fp
80203d54:	df000017 	ldw	fp,0(sp)
80203d58:	dec00104 	addi	sp,sp,4
80203d5c:	f800283a 	ret

80203d60 <vFTDIIrqRxCommErrEn>:

void vFTDIIrqRxCommErrEn(bool bEnable){
80203d60:	defffd04 	addi	sp,sp,-12
80203d64:	df000215 	stw	fp,8(sp)
80203d68:	df000204 	addi	fp,sp,8
80203d6c:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203d70:	00a00034 	movhi	r2,32768
80203d74:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxCommErrIrqEn = bEnable;
80203d78:	e0bffe17 	ldw	r2,-8(fp)
80203d7c:	e0ffff17 	ldw	r3,-4(fp)
80203d80:	10c00515 	stw	r3,20(r2)
}
80203d84:	0001883a 	nop
80203d88:	e037883a 	mov	sp,fp
80203d8c:	df000017 	ldw	fp,0(sp)
80203d90:	dec00104 	addi	sp,sp,4
80203d94:	f800283a 	ret

80203d98 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
80203d98:	defffa04 	addi	sp,sp,-24
80203d9c:	dfc00515 	stw	ra,20(sp)
80203da0:	df000415 	stw	fp,16(sp)
80203da4:	df000404 	addi	fp,sp,16
80203da8:	e13ffd15 	stw	r4,-12(fp)
80203dac:	e17ffe15 	stw	r5,-8(fp)
80203db0:	3005883a 	mov	r2,r6
80203db4:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203db8:	00800044 	movi	r2,1
80203dbc:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203dc0:	e17ffe17 	ldw	r5,-8(fp)
80203dc4:	e13ffd17 	ldw	r4,-12(fp)
80203dc8:	02041480 	call	80204148 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203dcc:	e0bfff03 	ldbu	r2,-4(fp)
80203dd0:	10803fcc 	andi	r2,r2,255
80203dd4:	100d883a 	mov	r6,r2
80203dd8:	e17ffe17 	ldw	r5,-8(fp)
80203ddc:	e13ffd17 	ldw	r4,-12(fp)
80203de0:	020424c0 	call	8020424c <i2c_write>
80203de4:	1000011e 	bne	r2,zero,80203dec <I2C_TestAdress+0x54>
        bSuccess = FALSE;
80203de8:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
80203dec:	e17ffe17 	ldw	r5,-8(fp)
80203df0:	e13ffd17 	ldw	r4,-12(fp)
80203df4:	02041d40 	call	802041d4 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
80203df8:	0106d604 	movi	r4,7000
80203dfc:	02175880 	call	80217588 <usleep>
    
    return bSuccess;
80203e00:	e0bffc17 	ldw	r2,-16(fp)

}
80203e04:	e037883a 	mov	sp,fp
80203e08:	dfc00117 	ldw	ra,4(sp)
80203e0c:	df000017 	ldw	fp,0(sp)
80203e10:	dec00204 	addi	sp,sp,8
80203e14:	f800283a 	ret

80203e18 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
80203e18:	defff804 	addi	sp,sp,-32
80203e1c:	dfc00715 	stw	ra,28(sp)
80203e20:	df000615 	stw	fp,24(sp)
80203e24:	df000604 	addi	fp,sp,24
80203e28:	e13ffb15 	stw	r4,-20(fp)
80203e2c:	e17ffc15 	stw	r5,-16(fp)
80203e30:	3009883a 	mov	r4,r6
80203e34:	3807883a 	mov	r3,r7
80203e38:	e0800217 	ldw	r2,8(fp)
80203e3c:	e13ffd05 	stb	r4,-12(fp)
80203e40:	e0fffe05 	stb	r3,-8(fp)
80203e44:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203e48:	00800044 	movi	r2,1
80203e4c:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203e50:	e17ffc17 	ldw	r5,-16(fp)
80203e54:	e13ffb17 	ldw	r4,-20(fp)
80203e58:	02041480 	call	80204148 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203e5c:	e0bffd03 	ldbu	r2,-12(fp)
80203e60:	10803fcc 	andi	r2,r2,255
80203e64:	100d883a 	mov	r6,r2
80203e68:	e17ffc17 	ldw	r5,-16(fp)
80203e6c:	e13ffb17 	ldw	r4,-20(fp)
80203e70:	020424c0 	call	8020424c <i2c_write>
80203e74:	1000011e 	bne	r2,zero,80203e7c <I2C_Write+0x64>
        bSuccess = FALSE;
80203e78:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80203e7c:	e0bffa17 	ldw	r2,-24(fp)
80203e80:	10000726 	beq	r2,zero,80203ea0 <I2C_Write+0x88>
80203e84:	e0bffe03 	ldbu	r2,-8(fp)
80203e88:	100d883a 	mov	r6,r2
80203e8c:	e17ffc17 	ldw	r5,-16(fp)
80203e90:	e13ffb17 	ldw	r4,-20(fp)
80203e94:	020424c0 	call	8020424c <i2c_write>
80203e98:	1000011e 	bne	r2,zero,80203ea0 <I2C_Write+0x88>
        bSuccess = FALSE;
80203e9c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
80203ea0:	e0bffa17 	ldw	r2,-24(fp)
80203ea4:	10000726 	beq	r2,zero,80203ec4 <I2C_Write+0xac>
80203ea8:	e0bfff03 	ldbu	r2,-4(fp)
80203eac:	100d883a 	mov	r6,r2
80203eb0:	e17ffc17 	ldw	r5,-16(fp)
80203eb4:	e13ffb17 	ldw	r4,-20(fp)
80203eb8:	020424c0 	call	8020424c <i2c_write>
80203ebc:	1000011e 	bne	r2,zero,80203ec4 <I2C_Write+0xac>
        bSuccess = FALSE;
80203ec0:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
80203ec4:	e17ffc17 	ldw	r5,-16(fp)
80203ec8:	e13ffb17 	ldw	r4,-20(fp)
80203ecc:	02041d40 	call	802041d4 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
80203ed0:	0106d604 	movi	r4,7000
80203ed4:	02175880 	call	80217588 <usleep>
    
    return bSuccess;
80203ed8:	e0bffa17 	ldw	r2,-24(fp)

}
80203edc:	e037883a 	mov	sp,fp
80203ee0:	dfc00117 	ldw	ra,4(sp)
80203ee4:	df000017 	ldw	fp,0(sp)
80203ee8:	dec00204 	addi	sp,sp,8
80203eec:	f800283a 	ret

80203ef0 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
80203ef0:	defff904 	addi	sp,sp,-28
80203ef4:	dfc00615 	stw	ra,24(sp)
80203ef8:	df000515 	stw	fp,20(sp)
80203efc:	df000504 	addi	fp,sp,20
80203f00:	e13ffc15 	stw	r4,-16(fp)
80203f04:	e17ffd15 	stw	r5,-12(fp)
80203f08:	3007883a 	mov	r3,r6
80203f0c:	3805883a 	mov	r2,r7
80203f10:	e0fffe05 	stb	r3,-8(fp)
80203f14:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203f18:	00800044 	movi	r2,1
80203f1c:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203f20:	e17ffd17 	ldw	r5,-12(fp)
80203f24:	e13ffc17 	ldw	r4,-16(fp)
80203f28:	02041480 	call	80204148 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203f2c:	e0bffe03 	ldbu	r2,-8(fp)
80203f30:	10803fcc 	andi	r2,r2,255
80203f34:	100d883a 	mov	r6,r2
80203f38:	e17ffd17 	ldw	r5,-12(fp)
80203f3c:	e13ffc17 	ldw	r4,-16(fp)
80203f40:	020424c0 	call	8020424c <i2c_write>
80203f44:	1000011e 	bne	r2,zero,80203f4c <I2C_Read+0x5c>
        bSuccess = FALSE;
80203f48:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80203f4c:	e0bffb17 	ldw	r2,-20(fp)
80203f50:	10000726 	beq	r2,zero,80203f70 <I2C_Read+0x80>
80203f54:	e0bfff03 	ldbu	r2,-4(fp)
80203f58:	100d883a 	mov	r6,r2
80203f5c:	e17ffd17 	ldw	r5,-12(fp)
80203f60:	e13ffc17 	ldw	r4,-16(fp)
80203f64:	020424c0 	call	8020424c <i2c_write>
80203f68:	1000011e 	bne	r2,zero,80203f70 <I2C_Read+0x80>
        bSuccess = FALSE;
80203f6c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
80203f70:	e17ffd17 	ldw	r5,-12(fp)
80203f74:	e13ffc17 	ldw	r4,-16(fp)
80203f78:	02041480 	call	80204148 <i2c_start>
    DeviceAddr |= 1; // Read
80203f7c:	e0bffe03 	ldbu	r2,-8(fp)
80203f80:	10800054 	ori	r2,r2,1
80203f84:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
80203f88:	e0bffb17 	ldw	r2,-20(fp)
80203f8c:	10000826 	beq	r2,zero,80203fb0 <I2C_Read+0xc0>
80203f90:	e0bffe03 	ldbu	r2,-8(fp)
80203f94:	10803fcc 	andi	r2,r2,255
80203f98:	100d883a 	mov	r6,r2
80203f9c:	e17ffd17 	ldw	r5,-12(fp)
80203fa0:	e13ffc17 	ldw	r4,-16(fp)
80203fa4:	020424c0 	call	8020424c <i2c_write>
80203fa8:	1000011e 	bne	r2,zero,80203fb0 <I2C_Read+0xc0>
        bSuccess = FALSE;
80203fac:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
80203fb0:	e0bffb17 	ldw	r2,-20(fp)
80203fb4:	10000526 	beq	r2,zero,80203fcc <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
80203fb8:	000f883a 	mov	r7,zero
80203fbc:	e1800217 	ldw	r6,8(fp)
80203fc0:	e17ffd17 	ldw	r5,-12(fp)
80203fc4:	e13ffc17 	ldw	r4,-16(fp)
80203fc8:	020437c0 	call	8020437c <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
80203fcc:	e17ffd17 	ldw	r5,-12(fp)
80203fd0:	e13ffc17 	ldw	r4,-16(fp)
80203fd4:	02041d40 	call	802041d4 <i2c_stop>
    
    return bSuccess;
80203fd8:	e0bffb17 	ldw	r2,-20(fp)
}
80203fdc:	e037883a 	mov	sp,fp
80203fe0:	dfc00117 	ldw	ra,4(sp)
80203fe4:	df000017 	ldw	fp,0(sp)
80203fe8:	dec00204 	addi	sp,sp,8
80203fec:	f800283a 	ret

80203ff0 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
80203ff0:	defff604 	addi	sp,sp,-40
80203ff4:	dfc00915 	stw	ra,36(sp)
80203ff8:	df000815 	stw	fp,32(sp)
80203ffc:	df000804 	addi	fp,sp,32
80204000:	e13ffb15 	stw	r4,-20(fp)
80204004:	e17ffc15 	stw	r5,-16(fp)
80204008:	3007883a 	mov	r3,r6
8020400c:	e1fffe15 	stw	r7,-8(fp)
80204010:	e0800217 	ldw	r2,8(fp)
80204014:	e0fffd05 	stb	r3,-12(fp)
80204018:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
8020401c:	00800044 	movi	r2,1
80204020:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
80204024:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80204028:	e17ffc17 	ldw	r5,-16(fp)
8020402c:	e13ffb17 	ldw	r4,-20(fp)
80204030:	02041480 	call	80204148 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80204034:	e0bffd03 	ldbu	r2,-12(fp)
80204038:	10803fcc 	andi	r2,r2,255
8020403c:	100d883a 	mov	r6,r2
80204040:	e17ffc17 	ldw	r5,-16(fp)
80204044:	e13ffb17 	ldw	r4,-20(fp)
80204048:	020424c0 	call	8020424c <i2c_write>
8020404c:	1000011e 	bne	r2,zero,80204054 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
80204050:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80204054:	e0bff917 	ldw	r2,-28(fp)
80204058:	10000726 	beq	r2,zero,80204078 <I2C_MultipleRead+0x88>
8020405c:	e0bffa03 	ldbu	r2,-24(fp)
80204060:	100d883a 	mov	r6,r2
80204064:	e17ffc17 	ldw	r5,-16(fp)
80204068:	e13ffb17 	ldw	r4,-20(fp)
8020406c:	020424c0 	call	8020424c <i2c_write>
80204070:	1000011e 	bne	r2,zero,80204078 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
80204074:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
80204078:	e0bff917 	ldw	r2,-28(fp)
8020407c:	10000326 	beq	r2,zero,8020408c <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
80204080:	e17ffc17 	ldw	r5,-16(fp)
80204084:	e13ffb17 	ldw	r4,-20(fp)
80204088:	02041480 	call	80204148 <i2c_start>
    DeviceAddr |= 1; // Read
8020408c:	e0bffd03 	ldbu	r2,-12(fp)
80204090:	10800054 	ori	r2,r2,1
80204094:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
80204098:	e0bff917 	ldw	r2,-28(fp)
8020409c:	10000826 	beq	r2,zero,802040c0 <I2C_MultipleRead+0xd0>
802040a0:	e0bffd03 	ldbu	r2,-12(fp)
802040a4:	10803fcc 	andi	r2,r2,255
802040a8:	100d883a 	mov	r6,r2
802040ac:	e17ffc17 	ldw	r5,-16(fp)
802040b0:	e13ffb17 	ldw	r4,-20(fp)
802040b4:	020424c0 	call	8020424c <i2c_write>
802040b8:	1000011e 	bne	r2,zero,802040c0 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
802040bc:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
802040c0:	e0bff917 	ldw	r2,-28(fp)
802040c4:	10001726 	beq	r2,zero,80204124 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
802040c8:	e03ff815 	stw	zero,-32(fp)
802040cc:	00001006 	br	80204110 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
802040d0:	e0bff817 	ldw	r2,-32(fp)
802040d4:	e0fffe17 	ldw	r3,-8(fp)
802040d8:	1889883a 	add	r4,r3,r2
802040dc:	e0bfff0b 	ldhu	r2,-4(fp)
802040e0:	10ffffc4 	addi	r3,r2,-1
802040e4:	e0bff817 	ldw	r2,-32(fp)
802040e8:	1884c03a 	cmpne	r2,r3,r2
802040ec:	10803fcc 	andi	r2,r2,255
802040f0:	100f883a 	mov	r7,r2
802040f4:	200d883a 	mov	r6,r4
802040f8:	e17ffc17 	ldw	r5,-16(fp)
802040fc:	e13ffb17 	ldw	r4,-20(fp)
80204100:	020437c0 	call	8020437c <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
80204104:	e0bff817 	ldw	r2,-32(fp)
80204108:	10800044 	addi	r2,r2,1
8020410c:	e0bff815 	stw	r2,-32(fp)
80204110:	e0bfff0b 	ldhu	r2,-4(fp)
80204114:	e0fff817 	ldw	r3,-32(fp)
80204118:	1880020e 	bge	r3,r2,80204124 <I2C_MultipleRead+0x134>
8020411c:	e0bff917 	ldw	r2,-28(fp)
80204120:	103feb1e 	bne	r2,zero,802040d0 <__reset+0xfa1e40d0>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
80204124:	e17ffc17 	ldw	r5,-16(fp)
80204128:	e13ffb17 	ldw	r4,-20(fp)
8020412c:	02041d40 	call	802041d4 <i2c_stop>
    
    return bSuccess;    
80204130:	e0bff917 	ldw	r2,-28(fp)
    
}
80204134:	e037883a 	mov	sp,fp
80204138:	dfc00117 	ldw	ra,4(sp)
8020413c:	df000017 	ldw	fp,0(sp)
80204140:	dec00204 	addi	sp,sp,8
80204144:	f800283a 	ret

80204148 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
80204148:	defffc04 	addi	sp,sp,-16
8020414c:	dfc00315 	stw	ra,12(sp)
80204150:	df000215 	stw	fp,8(sp)
80204154:	df000204 	addi	fp,sp,8
80204158:	e13ffe15 	stw	r4,-8(fp)
8020415c:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
80204160:	e0bfff17 	ldw	r2,-4(fp)
80204164:	10800104 	addi	r2,r2,4
80204168:	1007883a 	mov	r3,r2
8020416c:	00800044 	movi	r2,1
80204170:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
80204174:	e0bfff17 	ldw	r2,-4(fp)
80204178:	00c00044 	movi	r3,1
8020417c:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
80204180:	e0bffe17 	ldw	r2,-8(fp)
80204184:	00c00044 	movi	r3,1
80204188:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
8020418c:	01000044 	movi	r4,1
80204190:	02175880 	call	80217588 <usleep>
     
    SDA_LOW(data_base); // data low
80204194:	e0bfff17 	ldw	r2,-4(fp)
80204198:	0007883a 	mov	r3,zero
8020419c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
802041a0:	01000044 	movi	r4,1
802041a4:	02175880 	call	80217588 <usleep>
    SCL_LOW(clk_base); // clock low
802041a8:	e0bffe17 	ldw	r2,-8(fp)
802041ac:	0007883a 	mov	r3,zero
802041b0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
802041b4:	01000044 	movi	r4,1
802041b8:	02175880 	call	80217588 <usleep>
}
802041bc:	0001883a 	nop
802041c0:	e037883a 	mov	sp,fp
802041c4:	dfc00117 	ldw	ra,4(sp)
802041c8:	df000017 	ldw	fp,0(sp)
802041cc:	dec00204 	addi	sp,sp,8
802041d0:	f800283a 	ret

802041d4 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
802041d4:	defffc04 	addi	sp,sp,-16
802041d8:	dfc00315 	stw	ra,12(sp)
802041dc:	df000215 	stw	fp,8(sp)
802041e0:	df000204 	addi	fp,sp,8
802041e4:	e13ffe15 	stw	r4,-8(fp)
802041e8:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
802041ec:	e0bfff17 	ldw	r2,-4(fp)
802041f0:	10800104 	addi	r2,r2,4
802041f4:	1007883a 	mov	r3,r2
802041f8:	00800044 	movi	r2,1
802041fc:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
80204200:	e0bfff17 	ldw	r2,-4(fp)
80204204:	0007883a 	mov	r3,zero
80204208:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
8020420c:	e0bffe17 	ldw	r2,-8(fp)
80204210:	00c00044 	movi	r3,1
80204214:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
80204218:	01000044 	movi	r4,1
8020421c:	02175880 	call	80217588 <usleep>
    SDA_HIGH(data_base); // data high
80204220:	e0bfff17 	ldw	r2,-4(fp)
80204224:	00c00044 	movi	r3,1
80204228:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
8020422c:	01000044 	movi	r4,1
80204230:	02175880 	call	80217588 <usleep>
    

    
}
80204234:	0001883a 	nop
80204238:	e037883a 	mov	sp,fp
8020423c:	dfc00117 	ldw	ra,4(sp)
80204240:	df000017 	ldw	fp,0(sp)
80204244:	dec00204 	addi	sp,sp,8
80204248:	f800283a 	ret

8020424c <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
8020424c:	defff804 	addi	sp,sp,-32
80204250:	dfc00715 	stw	ra,28(sp)
80204254:	df000615 	stw	fp,24(sp)
80204258:	df000604 	addi	fp,sp,24
8020425c:	e13ffd15 	stw	r4,-12(fp)
80204260:	e17ffe15 	stw	r5,-8(fp)
80204264:	3005883a 	mov	r2,r6
80204268:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
8020426c:	00bfe004 	movi	r2,-128
80204270:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
80204274:	e0bffe17 	ldw	r2,-8(fp)
80204278:	10800104 	addi	r2,r2,4
8020427c:	1007883a 	mov	r3,r2
80204280:	00800044 	movi	r2,1
80204284:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
80204288:	e03ffb15 	stw	zero,-20(fp)
8020428c:	00001f06 	br	8020430c <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
80204290:	e0bffd17 	ldw	r2,-12(fp)
80204294:	0007883a 	mov	r3,zero
80204298:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
8020429c:	e0ffff03 	ldbu	r3,-4(fp)
802042a0:	e0bffa03 	ldbu	r2,-24(fp)
802042a4:	1884703a 	and	r2,r3,r2
802042a8:	10803fcc 	andi	r2,r2,255
802042ac:	10000426 	beq	r2,zero,802042c0 <i2c_write+0x74>
            SDA_HIGH(data_base);
802042b0:	e0bffe17 	ldw	r2,-8(fp)
802042b4:	00c00044 	movi	r3,1
802042b8:	10c00035 	stwio	r3,0(r2)
802042bc:	00000306 	br	802042cc <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
802042c0:	e0bffe17 	ldw	r2,-8(fp)
802042c4:	0007883a 	mov	r3,zero
802042c8:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
802042cc:	e0bffa03 	ldbu	r2,-24(fp)
802042d0:	1004d07a 	srli	r2,r2,1
802042d4:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
802042d8:	e0bffd17 	ldw	r2,-12(fp)
802042dc:	00c00044 	movi	r3,1
802042e0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802042e4:	01000044 	movi	r4,1
802042e8:	02175880 	call	80217588 <usleep>
        SCL_LOW(clk_base);
802042ec:	e0bffd17 	ldw	r2,-12(fp)
802042f0:	0007883a 	mov	r3,zero
802042f4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802042f8:	01000044 	movi	r4,1
802042fc:	02175880 	call	80217588 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
80204300:	e0bffb17 	ldw	r2,-20(fp)
80204304:	10800044 	addi	r2,r2,1
80204308:	e0bffb15 	stw	r2,-20(fp)
8020430c:	e0bffb17 	ldw	r2,-20(fp)
80204310:	10800210 	cmplti	r2,r2,8
80204314:	103fde1e 	bne	r2,zero,80204290 <__reset+0xfa1e4290>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
80204318:	e0bffe17 	ldw	r2,-8(fp)
8020431c:	10800104 	addi	r2,r2,4
80204320:	0007883a 	mov	r3,zero
80204324:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
80204328:	e0bffd17 	ldw	r2,-12(fp)
8020432c:	00c00044 	movi	r3,1
80204330:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
80204334:	01000044 	movi	r4,1
80204338:	02175880 	call	80217588 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
8020433c:	e0bffe17 	ldw	r2,-8(fp)
80204340:	10800037 	ldwio	r2,0(r2)
80204344:	1005003a 	cmpeq	r2,r2,zero
80204348:	10803fcc 	andi	r2,r2,255
8020434c:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
80204350:	e0bffd17 	ldw	r2,-12(fp)
80204354:	0007883a 	mov	r3,zero
80204358:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020435c:	01000044 	movi	r4,1
80204360:	02175880 	call	80217588 <usleep>
    return bAck;
80204364:	e0bffc17 	ldw	r2,-16(fp)
}    
80204368:	e037883a 	mov	sp,fp
8020436c:	dfc00117 	ldw	ra,4(sp)
80204370:	df000017 	ldw	fp,0(sp)
80204374:	dec00204 	addi	sp,sp,8
80204378:	f800283a 	ret

8020437c <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
8020437c:	defff804 	addi	sp,sp,-32
80204380:	dfc00715 	stw	ra,28(sp)
80204384:	df000615 	stw	fp,24(sp)
80204388:	df000604 	addi	fp,sp,24
8020438c:	e13ffc15 	stw	r4,-16(fp)
80204390:	e17ffd15 	stw	r5,-12(fp)
80204394:	e1bffe15 	stw	r6,-8(fp)
80204398:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
8020439c:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
802043a0:	e0bffd17 	ldw	r2,-12(fp)
802043a4:	10800104 	addi	r2,r2,4
802043a8:	0007883a 	mov	r3,zero
802043ac:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
802043b0:	e0bffc17 	ldw	r2,-16(fp)
802043b4:	0007883a 	mov	r3,zero
802043b8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
802043bc:	01000044 	movi	r4,1
802043c0:	02175880 	call	80217588 <usleep>

    for(i=0;i<8;i++){
802043c4:	e03ffb15 	stw	zero,-20(fp)
802043c8:	00001606 	br	80204424 <i2c_read+0xa8>
        Data <<= 1;
802043cc:	e0bffa03 	ldbu	r2,-24(fp)
802043d0:	1085883a 	add	r2,r2,r2
802043d4:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
802043d8:	e0bffc17 	ldw	r2,-16(fp)
802043dc:	00c00044 	movi	r3,1
802043e0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802043e4:	01000044 	movi	r4,1
802043e8:	02175880 	call	80217588 <usleep>
        if (SDA_READ(data_base))  // read data   
802043ec:	e0bffd17 	ldw	r2,-12(fp)
802043f0:	10800037 	ldwio	r2,0(r2)
802043f4:	10000326 	beq	r2,zero,80204404 <i2c_read+0x88>
            Data |= 0x01;
802043f8:	e0bffa03 	ldbu	r2,-24(fp)
802043fc:	10800054 	ori	r2,r2,1
80204400:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
80204404:	e0bffc17 	ldw	r2,-16(fp)
80204408:	0007883a 	mov	r3,zero
8020440c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80204410:	01000044 	movi	r4,1
80204414:	02175880 	call	80217588 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
80204418:	e0bffb17 	ldw	r2,-20(fp)
8020441c:	10800044 	addi	r2,r2,1
80204420:	e0bffb15 	stw	r2,-20(fp)
80204424:	e0bffb17 	ldw	r2,-20(fp)
80204428:	10800210 	cmplti	r2,r2,8
8020442c:	103fe71e 	bne	r2,zero,802043cc <__reset+0xfa1e43cc>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
80204430:	e0bffc17 	ldw	r2,-16(fp)
80204434:	0007883a 	mov	r3,zero
80204438:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
8020443c:	e0bffd17 	ldw	r2,-12(fp)
80204440:	10800104 	addi	r2,r2,4
80204444:	1007883a 	mov	r3,r2
80204448:	00800044 	movi	r2,1
8020444c:	18800035 	stwio	r2,0(r3)
    if (bAck)
80204450:	e0bfff17 	ldw	r2,-4(fp)
80204454:	10000426 	beq	r2,zero,80204468 <i2c_read+0xec>
        SDA_LOW(data_base);
80204458:	e0bffd17 	ldw	r2,-12(fp)
8020445c:	0007883a 	mov	r3,zero
80204460:	10c00035 	stwio	r3,0(r2)
80204464:	00000306 	br	80204474 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
80204468:	e0bffd17 	ldw	r2,-12(fp)
8020446c:	00c00044 	movi	r3,1
80204470:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
80204474:	e0bffc17 	ldw	r2,-16(fp)
80204478:	00c00044 	movi	r3,1
8020447c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
80204480:	01000044 	movi	r4,1
80204484:	02175880 	call	80217588 <usleep>
    SCL_LOW(clk_base); // clock low
80204488:	e0bffc17 	ldw	r2,-16(fp)
8020448c:	0007883a 	mov	r3,zero
80204490:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80204494:	01000044 	movi	r4,1
80204498:	02175880 	call	80217588 <usleep>
    SDA_LOW(data_base);  // data low
8020449c:	e0bffd17 	ldw	r2,-12(fp)
802044a0:	0007883a 	mov	r3,zero
802044a4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
802044a8:	01000044 	movi	r4,1
802044ac:	02175880 	call	80217588 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
802044b0:	e0bffe17 	ldw	r2,-8(fp)
802044b4:	e0fffa03 	ldbu	r3,-24(fp)
802044b8:	10c00005 	stb	r3,0(r2)
}
802044bc:	0001883a 	nop
802044c0:	e037883a 	mov	sp,fp
802044c4:	dfc00117 	ldw	ra,4(sp)
802044c8:	df000017 	ldw	fp,0(sp)
802044cc:	dec00204 	addi	sp,sp,8
802044d0:	f800283a 	ret

802044d4 <bSetBoardLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetBoardLeds(bool bDRIVE, alt_u8 LedsMask){
802044d4:	defffd04 	addi	sp,sp,-12
802044d8:	df000215 	stw	fp,8(sp)
802044dc:	df000204 	addi	fp,sp,8
802044e0:	e13ffe15 	stw	r4,-8(fp)
802044e4:	2805883a 	mov	r2,r5
802044e8:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
802044ec:	e0bffe17 	ldw	r2,-8(fp)
802044f0:	10800058 	cmpnei	r2,r2,1
802044f4:	1000071e 	bne	r2,zero,80204514 <bSetBoardLeds+0x40>
	LedsBoardControl &= (~LedsMask);
802044f8:	e0bfff03 	ldbu	r2,-4(fp)
802044fc:	0084303a 	nor	r2,zero,r2
80204500:	1007883a 	mov	r3,r2
80204504:	d0a01a03 	ldbu	r2,-32664(gp)
80204508:	1884703a 	and	r2,r3,r2
8020450c:	d0a01a05 	stb	r2,-32664(gp)
80204510:	00000406 	br	80204524 <bSetBoardLeds+0x50>
  } else {
	LedsBoardControl |= LedsMask;
80204514:	d0e01a03 	ldbu	r3,-32664(gp)
80204518:	e0bfff03 	ldbu	r2,-4(fp)
8020451c:	1884b03a 	or	r2,r3,r2
80204520:	d0a01a05 	stb	r2,-32664(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
80204524:	d0a01a03 	ldbu	r2,-32664(gp)
80204528:	10c03fcc 	andi	r3,r2,255
8020452c:	00a04034 	movhi	r2,33024
80204530:	10816404 	addi	r2,r2,1424
80204534:	10c00035 	stwio	r3,0(r2)

  return TRUE;
80204538:	00800044 	movi	r2,1
}
8020453c:	e037883a 	mov	sp,fp
80204540:	df000017 	ldw	fp,0(sp)
80204544:	dec00104 	addi	sp,sp,4
80204548:	f800283a 	ret

8020454c <bSetPainelLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetPainelLeds(bool bDRIVE, alt_u32 LedsMask){
8020454c:	defffd04 	addi	sp,sp,-12
80204550:	df000215 	stw	fp,8(sp)
80204554:	df000204 	addi	fp,sp,8
80204558:	e13ffe15 	stw	r4,-8(fp)
8020455c:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
80204560:	e0bffe17 	ldw	r2,-8(fp)
80204564:	10800058 	cmpnei	r2,r2,1
80204568:	1000051e 	bne	r2,zero,80204580 <bSetPainelLeds+0x34>
	LedsPainelControl |= LedsMask;
8020456c:	d0e00017 	ldw	r3,-32768(gp)
80204570:	e0bfff17 	ldw	r2,-4(fp)
80204574:	1884b03a 	or	r2,r3,r2
80204578:	d0a00015 	stw	r2,-32768(gp)
8020457c:	00000506 	br	80204594 <bSetPainelLeds+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
80204580:	e0bfff17 	ldw	r2,-4(fp)
80204584:	0086303a 	nor	r3,zero,r2
80204588:	d0a00017 	ldw	r2,-32768(gp)
8020458c:	1884703a 	and	r2,r3,r2
80204590:	d0a00015 	stw	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
80204594:	d0a00017 	ldw	r2,-32768(gp)
80204598:	1007883a 	mov	r3,r2
8020459c:	00a04034 	movhi	r2,33024
802045a0:	10813004 	addi	r2,r2,1216
802045a4:	10c00035 	stwio	r3,0(r2)

  return TRUE;
802045a8:	00800044 	movi	r2,1
}
802045ac:	e037883a 	mov	sp,fp
802045b0:	df000017 	ldw	fp,0(sp)
802045b4:	dec00104 	addi	sp,sp,4
802045b8:	f800283a 	ret

802045bc <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
802045bc:	defffc04 	addi	sp,sp,-16
802045c0:	df000315 	stw	fp,12(sp)
802045c4:	df000304 	addi	fp,sp,12
802045c8:	e13ffd15 	stw	r4,-12(fp)
802045cc:	e17ffe15 	stw	r5,-8(fp)
802045d0:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
802045d4:	e0bffd17 	ldw	r2,-12(fp)
802045d8:	10800037 	ldwio	r2,0(r2)
802045dc:	1080010c 	andi	r2,r2,4
802045e0:	10000226 	beq	r2,zero,802045ec <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
802045e4:	00bff904 	movi	r2,-28
802045e8:	00003d06 	br	802046e0 <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
802045ec:	e0bfff17 	ldw	r2,-4(fp)
802045f0:	10800017 	ldw	r2,0(r2)
802045f4:	1007883a 	mov	r3,r2
802045f8:	e0bffe17 	ldw	r2,-8(fp)
802045fc:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
80204600:	e0bffe17 	ldw	r2,-8(fp)
80204604:	10800104 	addi	r2,r2,4
80204608:	e0ffff17 	ldw	r3,-4(fp)
8020460c:	18c00117 	ldw	r3,4(r3)
80204610:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
80204614:	e0bffe17 	ldw	r2,-8(fp)
80204618:	10800204 	addi	r2,r2,8
8020461c:	e0ffff17 	ldw	r3,-4(fp)
80204620:	18c00217 	ldw	r3,8(r3)
80204624:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
80204628:	e0bffe17 	ldw	r2,-8(fp)
8020462c:	10800304 	addi	r2,r2,12
80204630:	e0ffff17 	ldw	r3,-4(fp)
80204634:	18c0030b 	ldhu	r3,12(r3)
80204638:	18ffffcc 	andi	r3,r3,65535
8020463c:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
80204640:	e0bffe17 	ldw	r2,-8(fp)
80204644:	10800384 	addi	r2,r2,14
80204648:	e0ffff17 	ldw	r3,-4(fp)
8020464c:	18c00383 	ldbu	r3,14(r3)
80204650:	18c03fcc 	andi	r3,r3,255
80204654:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
80204658:	e0bffe17 	ldw	r2,-8(fp)
8020465c:	108003c4 	addi	r2,r2,15
80204660:	e0ffff17 	ldw	r3,-4(fp)
80204664:	18c003c3 	ldbu	r3,15(r3)
80204668:	18c03fcc 	andi	r3,r3,255
8020466c:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
80204670:	e0bffe17 	ldw	r2,-8(fp)
80204674:	10800404 	addi	r2,r2,16
80204678:	e0ffff17 	ldw	r3,-4(fp)
8020467c:	18c0040b 	ldhu	r3,16(r3)
80204680:	18ffffcc 	andi	r3,r3,65535
80204684:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
80204688:	e0bffe17 	ldw	r2,-8(fp)
8020468c:	10800484 	addi	r2,r2,18
80204690:	e0ffff17 	ldw	r3,-4(fp)
80204694:	18c0048b 	ldhu	r3,18(r3)
80204698:	18ffffcc 	andi	r3,r3,65535
8020469c:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
802046a0:	e0bffe17 	ldw	r2,-8(fp)
802046a4:	10800504 	addi	r2,r2,20
802046a8:	e0ffff17 	ldw	r3,-4(fp)
802046ac:	18c00517 	ldw	r3,20(r3)
802046b0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
802046b4:	e0bffe17 	ldw	r2,-8(fp)
802046b8:	10800604 	addi	r2,r2,24
802046bc:	e0ffff17 	ldw	r3,-4(fp)
802046c0:	18c00617 	ldw	r3,24(r3)
802046c4:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
802046c8:	e0bffe17 	ldw	r2,-8(fp)
802046cc:	10800704 	addi	r2,r2,28
802046d0:	e0ffff17 	ldw	r3,-4(fp)
802046d4:	18c00717 	ldw	r3,28(r3)
802046d8:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
802046dc:	0005883a 	mov	r2,zero
}
802046e0:	e037883a 	mov	sp,fp
802046e4:	df000017 	ldw	fp,0(sp)
802046e8:	dec00104 	addi	sp,sp,4
802046ec:	f800283a 	ret

802046f0 <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
802046f0:	defff604 	addi	sp,sp,-40
802046f4:	df000915 	stw	fp,36(sp)
802046f8:	df000904 	addi	fp,sp,36
802046fc:	e13ff715 	stw	r4,-36(fp)
80204700:	e17ff815 	stw	r5,-32(fp)
80204704:	e1bff915 	stw	r6,-28(fp)
80204708:	e1fffa15 	stw	r7,-24(fp)
8020470c:	e1800517 	ldw	r6,20(fp)
80204710:	e1400617 	ldw	r5,24(fp)
80204714:	e1000717 	ldw	r4,28(fp)
80204718:	e0c00817 	ldw	r3,32(fp)
8020471c:	e0800917 	ldw	r2,36(fp)
80204720:	e1bffb0d 	sth	r6,-20(fp)
80204724:	e17ffc05 	stb	r5,-16(fp)
80204728:	e13ffd05 	stb	r4,-12(fp)
8020472c:	e0fffe0d 	sth	r3,-8(fp)
80204730:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
80204734:	e0bff717 	ldw	r2,-36(fp)
80204738:	10c01217 	ldw	r3,72(r2)
8020473c:	e0800117 	ldw	r2,4(fp)
80204740:	18801936 	bltu	r3,r2,802047a8 <msgdma_construct_extended_descriptor+0xb8>
80204744:	e13ff717 	ldw	r4,-36(fp)
80204748:	20801317 	ldw	r2,76(r4)
8020474c:	20c01417 	ldw	r3,80(r4)
80204750:	e13ffe0b 	ldhu	r4,-8(fp)
80204754:	213fffcc 	andi	r4,r4,65535
80204758:	2015883a 	mov	r10,r4
8020475c:	0017883a 	mov	r11,zero
80204760:	1ac01136 	bltu	r3,r11,802047a8 <msgdma_construct_extended_descriptor+0xb8>
80204764:	58c0011e 	bne	r11,r3,8020476c <msgdma_construct_extended_descriptor+0x7c>
80204768:	12800f36 	bltu	r2,r10,802047a8 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
8020476c:	e13ff717 	ldw	r4,-36(fp)
80204770:	20801317 	ldw	r2,76(r4)
80204774:	20c01417 	ldw	r3,80(r4)
80204778:	e13fff0b 	ldhu	r4,-4(fp)
8020477c:	213fffcc 	andi	r4,r4,65535
80204780:	2011883a 	mov	r8,r4
80204784:	0013883a 	mov	r9,zero
80204788:	1a400736 	bltu	r3,r9,802047a8 <msgdma_construct_extended_descriptor+0xb8>
8020478c:	48c0011e 	bne	r9,r3,80204794 <msgdma_construct_extended_descriptor+0xa4>
80204790:	12000536 	bltu	r2,r8,802047a8 <msgdma_construct_extended_descriptor+0xb8>
80204794:	e0bff717 	ldw	r2,-36(fp)
80204798:	10801703 	ldbu	r2,92(r2)
8020479c:	10803fcc 	andi	r2,r2,255
802047a0:	10800060 	cmpeqi	r2,r2,1
802047a4:	1000021e 	bne	r2,zero,802047b0 <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
802047a8:	00bffa84 	movi	r2,-22
802047ac:	00002306 	br	8020483c <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
802047b0:	e0bff817 	ldw	r2,-32(fp)
802047b4:	e0fff917 	ldw	r3,-28(fp)
802047b8:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
802047bc:	e0bff817 	ldw	r2,-32(fp)
802047c0:	e0fffa17 	ldw	r3,-24(fp)
802047c4:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
802047c8:	e0bff817 	ldw	r2,-32(fp)
802047cc:	e0c00117 	ldw	r3,4(fp)
802047d0:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
802047d4:	e0bff817 	ldw	r2,-32(fp)
802047d8:	e0fffb0b 	ldhu	r3,-20(fp)
802047dc:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
802047e0:	e0bff817 	ldw	r2,-32(fp)
802047e4:	e0fffc03 	ldbu	r3,-16(fp)
802047e8:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
802047ec:	e0bff817 	ldw	r2,-32(fp)
802047f0:	e0fffd03 	ldbu	r3,-12(fp)
802047f4:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
802047f8:	e0bff817 	ldw	r2,-32(fp)
802047fc:	e0fffe0b 	ldhu	r3,-8(fp)
80204800:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
80204804:	e0bff817 	ldw	r2,-32(fp)
80204808:	e0ffff0b 	ldhu	r3,-4(fp)
8020480c:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
80204810:	e0bff817 	ldw	r2,-32(fp)
80204814:	e0c00317 	ldw	r3,12(fp)
80204818:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
8020481c:	e0bff817 	ldw	r2,-32(fp)
80204820:	e0c00417 	ldw	r3,16(fp)
80204824:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80204828:	e0800217 	ldw	r2,8(fp)
8020482c:	10e00034 	orhi	r3,r2,32768
80204830:	e0bff817 	ldw	r2,-32(fp)
80204834:	10c00715 	stw	r3,28(r2)

	return 0;
80204838:	0005883a 	mov	r2,zero

}
8020483c:	e037883a 	mov	sp,fp
80204840:	df000017 	ldw	fp,0(sp)
80204844:	dec00104 	addi	sp,sp,4
80204848:	f800283a 	ret

8020484c <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
8020484c:	defff004 	addi	sp,sp,-64
80204850:	dfc00f15 	stw	ra,60(sp)
80204854:	df000e15 	stw	fp,56(sp)
80204858:	df000e04 	addi	fp,sp,56
8020485c:	e13ffd15 	stw	r4,-12(fp)
80204860:	e17ffe15 	stw	r5,-8(fp)
80204864:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
80204868:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
8020486c:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
80204870:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204874:	e0bffd17 	ldw	r2,-12(fp)
80204878:	10800317 	ldw	r2,12(r2)
8020487c:	10800204 	addi	r2,r2,8
80204880:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80204884:	10bfffcc 	andi	r2,r2,65535
80204888:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020488c:	e0bffd17 	ldw	r2,-12(fp)
80204890:	10800317 	ldw	r2,12(r2)
80204894:	10800204 	addi	r2,r2,8
80204898:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020489c:	1004d43a 	srli	r2,r2,16
802048a0:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
802048a4:	e0bffd17 	ldw	r2,-12(fp)
802048a8:	10800917 	ldw	r2,36(r2)
802048ac:	e0fff617 	ldw	r3,-40(fp)
802048b0:	1880042e 	bgeu	r3,r2,802048c4 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
802048b4:	e0bffd17 	ldw	r2,-12(fp)
802048b8:	10800917 	ldw	r2,36(r2)
802048bc:	e0fff517 	ldw	r3,-44(fp)
802048c0:	18800236 	bltu	r3,r2,802048cc <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
802048c4:	00bff904 	movi	r2,-28
802048c8:	00007d06 	br	80204ac0 <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
802048cc:	00800804 	movi	r2,32
802048d0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802048d4:	0005303a 	rdctl	r2,status
802048d8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802048dc:	e0fff717 	ldw	r3,-36(fp)
802048e0:	00bfff84 	movi	r2,-2
802048e4:	1884703a 	and	r2,r3,r2
802048e8:	1001703a 	wrctl	status,r2
  
  return context;
802048ec:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
802048f0:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802048f4:	e0bffd17 	ldw	r2,-12(fp)
802048f8:	10800317 	ldw	r2,12(r2)
802048fc:	10800104 	addi	r2,r2,4
80204900:	e0fff317 	ldw	r3,-52(fp)
80204904:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204908:	e0bffd17 	ldw	r2,-12(fp)
8020490c:	10800317 	ldw	r2,12(r2)
80204910:	e0fffd17 	ldw	r3,-12(fp)
80204914:	18c00317 	ldw	r3,12(r3)
80204918:	18c00037 	ldwio	r3,0(r3)
8020491c:	10c00035 	stwio	r3,0(r2)
80204920:	e0bff417 	ldw	r2,-48(fp)
80204924:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204928:	e0bffc17 	ldw	r2,-16(fp)
8020492c:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
80204930:	e0bffe17 	ldw	r2,-8(fp)
80204934:	10000826 	beq	r2,zero,80204958 <msgdma_descriptor_async_transfer+0x10c>
80204938:	e0bfff17 	ldw	r2,-4(fp)
8020493c:	1000061e 	bne	r2,zero,80204958 <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
80204940:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#if DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
80204944:	012008b4 	movhi	r4,32802
80204948:	21352904 	addi	r4,r4,-11100
8020494c:	0206d080 	call	80206d08 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80204950:	00bff084 	movi	r2,-62
80204954:	00005a06 	br	80204ac0 <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204958:	e0bffe17 	ldw	r2,-8(fp)
8020495c:	10001b1e 	bne	r2,zero,802049cc <msgdma_descriptor_async_transfer+0x180>
80204960:	e0bfff17 	ldw	r2,-4(fp)
80204964:	10001926 	beq	r2,zero,802049cc <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
80204968:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020496c:	00000d06 	br	802049a4 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80204970:	01000044 	movi	r4,1
80204974:	02169f80 	call	802169f8 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204978:	e0bff20b 	ldhu	r2,-56(fp)
8020497c:	1084e230 	cmpltui	r2,r2,5000
80204980:	1000051e 	bne	r2,zero,80204998 <msgdma_descriptor_async_transfer+0x14c>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing extended descriptor\n");
80204984:	012008b4 	movhi	r4,32802
80204988:	21353104 	addi	r4,r4,-11068
8020498c:	0206d080 	call	80206d08 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
80204990:	00bff084 	movi	r2,-62
80204994:	00004a06 	br	80204ac0 <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
80204998:	e0bff20b 	ldhu	r2,-56(fp)
8020499c:	10800044 	addi	r2,r2,1
802049a0:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
802049a4:	e0bffd17 	ldw	r2,-12(fp)
802049a8:	10c00317 	ldw	r3,12(r2)
802049ac:	e0bffd17 	ldw	r2,-12(fp)
802049b0:	10800417 	ldw	r2,16(r2)
802049b4:	e1bfff17 	ldw	r6,-4(fp)
802049b8:	100b883a 	mov	r5,r2
802049bc:	1809883a 	mov	r4,r3
802049c0:	02045bc0 	call	802045bc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
802049c4:	103fea1e 	bne	r2,zero,80204970 <__reset+0xfa1e4970>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
802049c8:	00000206 	br	802049d4 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
802049cc:	00bfffc4 	movi	r2,-1
802049d0:	00003b06 	br	80204ac0 <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
802049d4:	e0bffd17 	ldw	r2,-12(fp)
802049d8:	10800b17 	ldw	r2,44(r2)
802049dc:	10001c26 	beq	r2,zero,80204a50 <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
802049e0:	e0bffd17 	ldw	r2,-12(fp)
802049e4:	10c00d17 	ldw	r3,52(r2)
802049e8:	e0bff317 	ldw	r2,-52(fp)
802049ec:	1884b03a 	or	r2,r3,r2
802049f0:	10800514 	ori	r2,r2,20
802049f4:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
802049f8:	e0fff317 	ldw	r3,-52(fp)
802049fc:	00bff7c4 	movi	r2,-33
80204a00:	1884703a 	and	r2,r3,r2
80204a04:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204a08:	0005303a 	rdctl	r2,status
80204a0c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204a10:	e0fff917 	ldw	r3,-28(fp)
80204a14:	00bfff84 	movi	r2,-2
80204a18:	1884703a 	and	r2,r3,r2
80204a1c:	1001703a 	wrctl	status,r2
  
  return context;
80204a20:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80204a24:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204a28:	e0bffd17 	ldw	r2,-12(fp)
80204a2c:	10800317 	ldw	r2,12(r2)
80204a30:	10800104 	addi	r2,r2,4
80204a34:	e0fff317 	ldw	r3,-52(fp)
80204a38:	10c00035 	stwio	r3,0(r2)
80204a3c:	e0bff417 	ldw	r2,-48(fp)
80204a40:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204a44:	e0bffb17 	ldw	r2,-20(fp)
80204a48:	1001703a 	wrctl	status,r2
80204a4c:	00001b06 	br	80204abc <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
80204a50:	e0bffd17 	ldw	r2,-12(fp)
80204a54:	10c00d17 	ldw	r3,52(r2)
80204a58:	e0bff317 	ldw	r2,-52(fp)
80204a5c:	1884b03a 	or	r2,r3,r2
80204a60:	10800114 	ori	r2,r2,4
80204a64:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
80204a68:	e0fff317 	ldw	r3,-52(fp)
80204a6c:	00bff3c4 	movi	r2,-49
80204a70:	1884703a 	and	r2,r3,r2
80204a74:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204a78:	0005303a 	rdctl	r2,status
80204a7c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204a80:	e0fffa17 	ldw	r3,-24(fp)
80204a84:	00bfff84 	movi	r2,-2
80204a88:	1884703a 	and	r2,r3,r2
80204a8c:	1001703a 	wrctl	status,r2
  
  return context;
80204a90:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80204a94:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204a98:	e0bffd17 	ldw	r2,-12(fp)
80204a9c:	10800317 	ldw	r2,12(r2)
80204aa0:	10800104 	addi	r2,r2,4
80204aa4:	e0fff317 	ldw	r3,-52(fp)
80204aa8:	10c00035 	stwio	r3,0(r2)
80204aac:	e0bff417 	ldw	r2,-48(fp)
80204ab0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204ab4:	e0bff817 	ldw	r2,-32(fp)
80204ab8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
80204abc:	0005883a 	mov	r2,zero
}
80204ac0:	e037883a 	mov	sp,fp
80204ac4:	dfc00117 	ldw	ra,4(sp)
80204ac8:	df000017 	ldw	fp,0(sp)
80204acc:	dec00204 	addi	sp,sp,8
80204ad0:	f800283a 	ret

80204ad4 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
80204ad4:	defff004 	addi	sp,sp,-64
80204ad8:	dfc00f15 	stw	ra,60(sp)
80204adc:	df000e15 	stw	fp,56(sp)
80204ae0:	df000e04 	addi	fp,sp,56
80204ae4:	e13ffd15 	stw	r4,-12(fp)
80204ae8:	e17ffe15 	stw	r5,-8(fp)
80204aec:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
80204af0:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
80204af4:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
80204af8:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
80204afc:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204b00:	e0bffd17 	ldw	r2,-12(fp)
80204b04:	10800317 	ldw	r2,12(r2)
80204b08:	10800204 	addi	r2,r2,8
80204b0c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80204b10:	10bfffcc 	andi	r2,r2,65535
80204b14:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204b18:	e0bffd17 	ldw	r2,-12(fp)
80204b1c:	10800317 	ldw	r2,12(r2)
80204b20:	10800204 	addi	r2,r2,8
80204b24:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
80204b28:	1004d43a 	srli	r2,r2,16
80204b2c:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
80204b30:	00807804 	movi	r2,480
80204b34:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204b38:	00002006 	br	80204bbc <msgdma_descriptor_sync_transfer+0xe8>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
80204b3c:	01000044 	movi	r4,1
80204b40:	02169f80 	call	802169f8 <alt_busy_sleep>
#if DEBUG_ON
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
80204b44:	d0a01d17 	ldw	r2,-32652(gp)
80204b48:	100f883a 	mov	r7,r2
80204b4c:	01800a04 	movi	r6,40
80204b50:	01400044 	movi	r5,1
80204b54:	012008b4 	movhi	r4,32802
80204b58:	21354704 	addi	r4,r4,-10980
80204b5c:	0206a600 	call	80206a60 <fwrite>
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204b60:	e0bff30b 	ldhu	r2,-52(fp)
80204b64:	1084e230 	cmpltui	r2,r2,5000
80204b68:	1000051e 	bne	r2,zero,80204b80 <msgdma_descriptor_sync_transfer+0xac>
		{
#if DEBUG_ON
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
80204b6c:	012008b4 	movhi	r4,32802
80204b70:	21355204 	addi	r4,r4,-10936
80204b74:	0206d080 	call	80206d08 <puts>
#endif
			return -ETIME;
80204b78:	00bff084 	movi	r2,-62
80204b7c:	0000a206 	br	80204e08 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
80204b80:	e0bff30b 	ldhu	r2,-52(fp)
80204b84:	10800044 	addi	r2,r2,1
80204b88:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204b8c:	e0bffd17 	ldw	r2,-12(fp)
80204b90:	10800317 	ldw	r2,12(r2)
80204b94:	10800204 	addi	r2,r2,8
80204b98:	10800037 	ldwio	r2,0(r2)
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
80204b9c:	10bfffcc 	andi	r2,r2,65535
80204ba0:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204ba4:	e0bffd17 	ldw	r2,-12(fp)
80204ba8:	10800317 	ldw	r2,12(r2)
80204bac:	10800204 	addi	r2,r2,8
80204bb0:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
80204bb4:	1004d43a 	srli	r2,r2,16
80204bb8:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204bbc:	e0bffd17 	ldw	r2,-12(fp)
80204bc0:	10800917 	ldw	r2,36(r2)
80204bc4:	e0fff517 	ldw	r3,-44(fp)
80204bc8:	18bfdc2e 	bgeu	r3,r2,80204b3c <__reset+0xfa1e4b3c>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
80204bcc:	e0bffd17 	ldw	r2,-12(fp)
80204bd0:	10800917 	ldw	r2,36(r2)
80204bd4:	e0fff417 	ldw	r3,-48(fp)
80204bd8:	18bfd82e 	bgeu	r3,r2,80204b3c <__reset+0xfa1e4b3c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204bdc:	0005303a 	rdctl	r2,status
80204be0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204be4:	e0fffc17 	ldw	r3,-16(fp)
80204be8:	00bfff84 	movi	r2,-2
80204bec:	1884703a 	and	r2,r3,r2
80204bf0:	1001703a 	wrctl	status,r2
  
  return context;
80204bf4:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80204bf8:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80204bfc:	e0bffd17 	ldw	r2,-12(fp)
80204c00:	10800317 	ldw	r2,12(r2)
80204c04:	10800104 	addi	r2,r2,4
80204c08:	00c00804 	movi	r3,32
80204c0c:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204c10:	e0bffd17 	ldw	r2,-12(fp)
80204c14:	10800317 	ldw	r2,12(r2)
80204c18:	e0fffd17 	ldw	r3,-12(fp)
80204c1c:	18c00317 	ldw	r3,12(r3)
80204c20:	18c00037 	ldwio	r3,0(r3)
80204c24:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
80204c28:	e0bffe17 	ldw	r2,-8(fp)
80204c2c:	10000826 	beq	r2,zero,80204c50 <msgdma_descriptor_sync_transfer+0x17c>
80204c30:	e0bfff17 	ldw	r2,-4(fp)
80204c34:	1000061e 	bne	r2,zero,80204c50 <msgdma_descriptor_sync_transfer+0x17c>
		counter = 0; /* reset counter */
80204c38:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		#if DEBUG_ON
			debug(fp, "invalid dma descriptor option\n");
80204c3c:	012008b4 	movhi	r4,32802
80204c40:	21352904 	addi	r4,r4,-11100
80204c44:	0206d080 	call	80206d08 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80204c48:	00bff084 	movi	r2,-62
80204c4c:	00006e06 	br	80204e08 <msgdma_descriptor_sync_transfer+0x334>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204c50:	e0bffe17 	ldw	r2,-8(fp)
80204c54:	10001b1e 	bne	r2,zero,80204cc4 <msgdma_descriptor_sync_transfer+0x1f0>
80204c58:	e0bfff17 	ldw	r2,-4(fp)
80204c5c:	10001926 	beq	r2,zero,80204cc4 <msgdma_descriptor_sync_transfer+0x1f0>
		counter = 0; /* reset counter */
80204c60:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204c64:	00000d06 	br	80204c9c <msgdma_descriptor_sync_transfer+0x1c8>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80204c68:	01000044 	movi	r4,1
80204c6c:	02169f80 	call	802169f8 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204c70:	e0bff30b 	ldhu	r2,-52(fp)
80204c74:	1084e230 	cmpltui	r2,r2,5000
80204c78:	1000051e 	bne	r2,zero,80204c90 <msgdma_descriptor_sync_transfer+0x1bc>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while writing extended descriptor to FIFO\n");
80204c7c:	012008b4 	movhi	r4,32802
80204c80:	21356504 	addi	r4,r4,-10860
80204c84:	0206d080 	call	80206d08 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
80204c88:	00bff084 	movi	r2,-62
80204c8c:	00005e06 	br	80204e08 <msgdma_descriptor_sync_transfer+0x334>
			}
			counter++;
80204c90:	e0bff30b 	ldhu	r2,-52(fp)
80204c94:	10800044 	addi	r2,r2,1
80204c98:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80204c9c:	e0bffd17 	ldw	r2,-12(fp)
80204ca0:	10c00317 	ldw	r3,12(r2)
80204ca4:	e0bffd17 	ldw	r2,-12(fp)
80204ca8:	10800417 	ldw	r2,16(r2)
80204cac:	e1bfff17 	ldw	r6,-4(fp)
80204cb0:	100b883a 	mov	r5,r2
80204cb4:	1809883a 	mov	r4,r3
80204cb8:	02045bc0 	call	802045bc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204cbc:	103fea1e 	bne	r2,zero,80204c68 <__reset+0xfa1e4c68>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204cc0:	00000206 	br	80204ccc <msgdma_descriptor_sync_transfer+0x1f8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80204cc4:	00bfffc4 	movi	r2,-1
80204cc8:	00004f06 	br	80204e08 <msgdma_descriptor_sync_transfer+0x334>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80204ccc:	e0bffd17 	ldw	r2,-12(fp)
80204cd0:	10800317 	ldw	r2,12(r2)
80204cd4:	10800104 	addi	r2,r2,4
80204cd8:	e0fffd17 	ldw	r3,-12(fp)
80204cdc:	19000d17 	ldw	r4,52(r3)
80204ce0:	00fff2c4 	movi	r3,-53
80204ce4:	20c6703a 	and	r3,r4,r3
80204ce8:	18c00114 	ori	r3,r3,4
80204cec:	10c00035 	stwio	r3,0(r2)
80204cf0:	e0bff717 	ldw	r2,-36(fp)
80204cf4:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204cf8:	e0bffb17 	ldw	r2,-20(fp)
80204cfc:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
80204d00:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80204d04:	e0bffd17 	ldw	r2,-12(fp)
80204d08:	10800317 	ldw	r2,12(r2)
80204d0c:	10800037 	ldwio	r2,0(r2)
80204d10:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80204d14:	00001106 	br	80204d5c <msgdma_descriptor_sync_transfer+0x288>
		alt_busy_sleep(1); /* delay 1us */
80204d18:	01000044 	movi	r4,1
80204d1c:	02169f80 	call	802169f8 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204d20:	e0bff30b 	ldhu	r2,-52(fp)
80204d24:	1084e230 	cmpltui	r2,r2,5000
80204d28:	1000051e 	bne	r2,zero,80204d40 <msgdma_descriptor_sync_transfer+0x26c>
		{
			#if DEBUG_ON
				debug(fp, "time out after 5 msec while waiting for any pending transfer complete\n");
80204d2c:	012008b4 	movhi	r4,32802
80204d30:	21357504 	addi	r4,r4,-10796
80204d34:	0206d080 	call	80206d08 <puts>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
80204d38:	00bff084 	movi	r2,-62
80204d3c:	00003206 	br	80204e08 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
80204d40:	e0bff30b 	ldhu	r2,-52(fp)
80204d44:	10800044 	addi	r2,r2,1
80204d48:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80204d4c:	e0bffd17 	ldw	r2,-12(fp)
80204d50:	10800317 	ldw	r2,12(r2)
80204d54:	10800037 	ldwio	r2,0(r2)
80204d58:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80204d5c:	e0fff217 	ldw	r3,-56(fp)
80204d60:	e0bff817 	ldw	r2,-32(fp)
80204d64:	1884703a 	and	r2,r3,r2
80204d68:	1000031e 	bne	r2,zero,80204d78 <msgdma_descriptor_sync_transfer+0x2a4>
80204d6c:	e0bff217 	ldw	r2,-56(fp)
80204d70:	1080004c 	andi	r2,r2,1
80204d74:	103fe81e 	bne	r2,zero,80204d18 <__reset+0xfa1e4d18>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
80204d78:	e0fff217 	ldw	r3,-56(fp)
80204d7c:	e0bff817 	ldw	r2,-32(fp)
80204d80:	1884703a 	and	r2,r3,r2
80204d84:	10000226 	beq	r2,zero,80204d90 <msgdma_descriptor_sync_transfer+0x2bc>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
80204d88:	e0bff817 	ldw	r2,-32(fp)
80204d8c:	00001e06 	br	80204e08 <msgdma_descriptor_sync_transfer+0x334>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
80204d90:	e0bffd17 	ldw	r2,-12(fp)
80204d94:	10800317 	ldw	r2,12(r2)
80204d98:	10800104 	addi	r2,r2,4
80204d9c:	10800037 	ldwio	r2,0(r2)
80204da0:	10800814 	ori	r2,r2,32
80204da4:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204da8:	0005303a 	rdctl	r2,status
80204dac:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204db0:	e0fff917 	ldw	r3,-28(fp)
80204db4:	00bfff84 	movi	r2,-2
80204db8:	1884703a 	and	r2,r3,r2
80204dbc:	1001703a 	wrctl	status,r2
  
  return context;
80204dc0:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80204dc4:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204dc8:	e0bffd17 	ldw	r2,-12(fp)
80204dcc:	10800317 	ldw	r2,12(r2)
80204dd0:	10800104 	addi	r2,r2,4
80204dd4:	e0fff617 	ldw	r3,-40(fp)
80204dd8:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204ddc:	e0bffd17 	ldw	r2,-12(fp)
80204de0:	10800317 	ldw	r2,12(r2)
80204de4:	e0fffd17 	ldw	r3,-12(fp)
80204de8:	18c00317 	ldw	r3,12(r3)
80204dec:	18c00037 	ldwio	r3,0(r3)
80204df0:	10c00035 	stwio	r3,0(r2)
80204df4:	e0bff717 	ldw	r2,-36(fp)
80204df8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204dfc:	e0bffa17 	ldw	r2,-24(fp)
80204e00:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
80204e04:	0005883a 	mov	r2,zero

}
80204e08:	e037883a 	mov	sp,fp
80204e0c:	dfc00117 	ldw	ra,4(sp)
80204e10:	df000017 	ldw	fp,0(sp)
80204e14:	dec00204 	addi	sp,sp,8
80204e18:	f800283a 	ret

80204e1c <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
80204e1c:	deffec04 	addi	sp,sp,-80
80204e20:	dfc01315 	stw	ra,76(sp)
80204e24:	df001215 	stw	fp,72(sp)
80204e28:	df001204 	addi	fp,sp,72
80204e2c:	e13ff715 	stw	r4,-36(fp)
80204e30:	e17ff815 	stw	r5,-32(fp)
80204e34:	e1bff915 	stw	r6,-28(fp)
80204e38:	e1fffa15 	stw	r7,-24(fp)
80204e3c:	e1800617 	ldw	r6,24(fp)
80204e40:	e1400717 	ldw	r5,28(fp)
80204e44:	e1000817 	ldw	r4,32(fp)
80204e48:	e0c00917 	ldw	r3,36(fp)
80204e4c:	e0800a17 	ldw	r2,40(fp)
80204e50:	e1bffb0d 	sth	r6,-20(fp)
80204e54:	e17ffc05 	stb	r5,-16(fp)
80204e58:	e13ffd05 	stb	r4,-12(fp)
80204e5c:	e0fffe0d 	sth	r3,-8(fp)
80204e60:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
80204e64:	e0bffb0b 	ldhu	r2,-20(fp)
80204e68:	e0fffc03 	ldbu	r3,-16(fp)
80204e6c:	e13ffd03 	ldbu	r4,-12(fp)
80204e70:	e17ffe0b 	ldhu	r5,-8(fp)
80204e74:	e1bfff0b 	ldhu	r6,-4(fp)
80204e78:	d9800815 	stw	r6,32(sp)
80204e7c:	d9400715 	stw	r5,28(sp)
80204e80:	d9000615 	stw	r4,24(sp)
80204e84:	d8c00515 	stw	r3,20(sp)
80204e88:	d8800415 	stw	r2,16(sp)
80204e8c:	e0800517 	ldw	r2,20(fp)
80204e90:	d8800315 	stw	r2,12(sp)
80204e94:	e0800417 	ldw	r2,16(fp)
80204e98:	d8800215 	stw	r2,8(sp)
80204e9c:	e0800317 	ldw	r2,12(fp)
80204ea0:	d8800115 	stw	r2,4(sp)
80204ea4:	e0800217 	ldw	r2,8(fp)
80204ea8:	d8800015 	stw	r2,0(sp)
80204eac:	e1fffa17 	ldw	r7,-24(fp)
80204eb0:	e1bff917 	ldw	r6,-28(fp)
80204eb4:	e17ff817 	ldw	r5,-32(fp)
80204eb8:	e13ff717 	ldw	r4,-36(fp)
80204ebc:	02046f00 	call	802046f0 <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
80204ec0:	e037883a 	mov	sp,fp
80204ec4:	dfc00117 	ldw	ra,4(sp)
80204ec8:	df000017 	ldw	fp,0(sp)
80204ecc:	dec00204 	addi	sp,sp,8
80204ed0:	f800283a 	ret

80204ed4 <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
80204ed4:	defffc04 	addi	sp,sp,-16
80204ed8:	dfc00315 	stw	ra,12(sp)
80204edc:	df000215 	stw	fp,8(sp)
80204ee0:	df000204 	addi	fp,sp,8
80204ee4:	e13ffe15 	stw	r4,-8(fp)
80204ee8:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
80204eec:	e1bfff17 	ldw	r6,-4(fp)
80204ef0:	000b883a 	mov	r5,zero
80204ef4:	e13ffe17 	ldw	r4,-8(fp)
80204ef8:	020484c0 	call	8020484c <msgdma_descriptor_async_transfer>
}
80204efc:	e037883a 	mov	sp,fp
80204f00:	dfc00117 	ldw	ra,4(sp)
80204f04:	df000017 	ldw	fp,0(sp)
80204f08:	dec00204 	addi	sp,sp,8
80204f0c:	f800283a 	ret

80204f10 <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
80204f10:	defffc04 	addi	sp,sp,-16
80204f14:	dfc00315 	stw	ra,12(sp)
80204f18:	df000215 	stw	fp,8(sp)
80204f1c:	df000204 	addi	fp,sp,8
80204f20:	e13ffe15 	stw	r4,-8(fp)
80204f24:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
80204f28:	e1bfff17 	ldw	r6,-4(fp)
80204f2c:	000b883a 	mov	r5,zero
80204f30:	e13ffe17 	ldw	r4,-8(fp)
80204f34:	0204ad40 	call	80204ad4 <msgdma_descriptor_sync_transfer>
}
80204f38:	e037883a 	mov	sp,fp
80204f3c:	dfc00117 	ldw	ra,4(sp)
80204f40:	df000017 	ldw	fp,0(sp)
80204f44:	dec00204 	addi	sp,sp,8
80204f48:	f800283a 	ret

80204f4c <POWER_SPI_RW>:
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(CSENSE_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(CSENSE_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock
// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN,
		bool bSGL, alt_u32 *pValue) {
80204f4c:	defff204 	addi	sp,sp,-56
80204f50:	dfc00d15 	stw	ra,52(sp)
80204f54:	df000c15 	stw	fp,48(sp)
80204f58:	df000c04 	addi	fp,sp,48
80204f5c:	2007883a 	mov	r3,r4
80204f60:	2805883a 	mov	r2,r5
80204f64:	e1bffe15 	stw	r6,-8(fp)
80204f68:	e1ffff15 	stw	r7,-4(fp)
80204f6c:	e0fffc05 	stb	r3,-16(fp)
80204f70:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u8 Config8;
	alt_u32 Value32 = 0, Mask32;
80204f74:	e03ff515 	stw	zero,-44(fp)
	int i, nWait = 0, nZeroCnt;
80204f78:	e03ff815 	stw	zero,-32(fp)
	const int nMaxWait = 1000000;
80204f7c:	008003f4 	movhi	r2,15
80204f80:	10909004 	addi	r2,r2,16960
80204f84:	e0bffa15 	stw	r2,-24(fp)

	//
	Config8 = 0x80;
80204f88:	00bfe004 	movi	r2,-128
80204f8c:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bEN) ? 0x20 : 0x00;
80204f90:	e0bffe17 	ldw	r2,-8(fp)
80204f94:	10000226 	beq	r2,zero,80204fa0 <POWER_SPI_RW+0x54>
80204f98:	00800804 	movi	r2,32
80204f9c:	00000106 	br	80204fa4 <POWER_SPI_RW+0x58>
80204fa0:	0005883a 	mov	r2,zero
80204fa4:	e0fff403 	ldbu	r3,-48(fp)
80204fa8:	10c4b03a 	or	r2,r2,r3
80204fac:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSGL) ? 0x10 : 0x00;
80204fb0:	e0800217 	ldw	r2,8(fp)
80204fb4:	10000226 	beq	r2,zero,80204fc0 <POWER_SPI_RW+0x74>
80204fb8:	00800404 	movi	r2,16
80204fbc:	00000106 	br	80204fc4 <POWER_SPI_RW+0x78>
80204fc0:	0005883a 	mov	r2,zero
80204fc4:	e0fff403 	ldbu	r3,-48(fp)
80204fc8:	10c4b03a 	or	r2,r2,r3
80204fcc:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSIGN) ? 0x08 : 0x00;
80204fd0:	e0bfff17 	ldw	r2,-4(fp)
80204fd4:	10000226 	beq	r2,zero,80204fe0 <POWER_SPI_RW+0x94>
80204fd8:	00800204 	movi	r2,8
80204fdc:	00000106 	br	80204fe4 <POWER_SPI_RW+0x98>
80204fe0:	0005883a 	mov	r2,zero
80204fe4:	e0fff403 	ldbu	r3,-48(fp)
80204fe8:	10c4b03a 	or	r2,r2,r3
80204fec:	e0bff405 	stb	r2,-48(fp)
	Config8 |= NextChannel & 0x07; // channel
80204ff0:	e0bffd03 	ldbu	r2,-12(fp)
80204ff4:	108001cc 	andi	r2,r2,7
80204ff8:	1007883a 	mov	r3,r2
80204ffc:	e0bff403 	ldbu	r2,-48(fp)
80205000:	1884b03a 	or	r2,r3,r2
80205004:	e0bff405 	stb	r2,-48(fp)

	SPI_FO(0); // use internal conversion clock
80205008:	0007883a 	mov	r3,zero
8020500c:	00a04034 	movhi	r2,33024
80205010:	10813404 	addi	r2,r2,1232
80205014:	10c00035 	stwio	r3,0(r2)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
80205018:	0007883a 	mov	r3,zero
8020501c:	00a04034 	movhi	r2,33024
80205020:	10813c04 	addi	r2,r2,1264
80205024:	10c00035 	stwio	r3,0(r2)
	SPI_CS_N(IcIndex, 0);  // chip select: active
80205028:	e0bffc03 	ldbu	r2,-16(fp)
8020502c:	1000021e 	bne	r2,zero,80205038 <POWER_SPI_RW+0xec>
80205030:	00c00084 	movi	r3,2
80205034:	00000106 	br	8020503c <POWER_SPI_RW+0xf0>
80205038:	00c00044 	movi	r3,1
8020503c:	00a04034 	movhi	r2,33024
80205040:	10813804 	addi	r2,r2,1248
80205044:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
80205048:	010003c4 	movi	r4,15
8020504c:	02175880 	call	80217588 <usleep>

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
80205050:	00000306 	br	80205060 <POWER_SPI_RW+0x114>
		nWait++;
80205054:	e0bff817 	ldw	r2,-32(fp)
80205058:	10800044 	addi	r2,r2,1
8020505c:	e0bff815 	stw	r2,-32(fp)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
	SPI_CS_N(IcIndex, 0);  // chip select: active
	SPI_DELAY;

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
80205060:	00a04034 	movhi	r2,33024
80205064:	10814404 	addi	r2,r2,1296
80205068:	10800037 	ldwio	r2,0(r2)
8020506c:	1080004c 	andi	r2,r2,1
80205070:	10000326 	beq	r2,zero,80205080 <POWER_SPI_RW+0x134>
80205074:	e0fff817 	ldw	r3,-32(fp)
80205078:	e0bffa17 	ldw	r2,-24(fp)
8020507c:	18bff516 	blt	r3,r2,80205054 <__reset+0xfa1e5054>
		nWait++;
	}

	if (SPI_SDO) {
80205080:	00a04034 	movhi	r2,33024
80205084:	10814404 	addi	r2,r2,1296
80205088:	10800037 	ldwio	r2,0(r2)
8020508c:	1080004c 	andi	r2,r2,1
80205090:	10000626 	beq	r2,zero,802050ac <POWER_SPI_RW+0x160>
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
80205094:	00c000c4 	movi	r3,3
80205098:	00a04034 	movhi	r2,33024
8020509c:	10813804 	addi	r2,r2,1248
802050a0:	10c00035 	stwio	r3,0(r2)
		return FALSE;
802050a4:	0005883a 	mov	r2,zero
802050a8:	0000db06 	br	80205418 <POWER_SPI_RW+0x4cc>
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
802050ac:	e03ff715 	stw	zero,-36(fp)
802050b0:	00002406 	br	80205144 <POWER_SPI_RW+0x1f8>
			// ignore EOC/ and DMY bits
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0);    //sdi=nextch.7; // put data on pin
802050b4:	e0bff403 	ldbu	r2,-48(fp)
802050b8:	10803fcc 	andi	r2,r2,255
802050bc:	1004d1fa 	srli	r2,r2,7
802050c0:	10c03fcc 	andi	r3,r2,255
802050c4:	00a04034 	movhi	r2,33024
802050c8:	10814004 	addi	r2,r2,1280
802050cc:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
802050d0:	e0bff403 	ldbu	r2,-48(fp)
802050d4:	1085883a 	add	r2,r2,r2
802050d8:	e0bff405 	stb	r2,-48(fp)
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
802050dc:	e0bff517 	ldw	r2,-44(fp)
802050e0:	1085883a 	add	r2,r2,r2
802050e4:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
802050e8:	00a04034 	movhi	r2,33024
802050ec:	10814404 	addi	r2,r2,1296
802050f0:	10800037 	ldwio	r2,0(r2)
802050f4:	1080004c 	andi	r2,r2,1
802050f8:	1007883a 	mov	r3,r2
802050fc:	e0bff517 	ldw	r2,-44(fp)
80205100:	10c4b03a 	or	r2,r2,r3
80205104:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80205108:	00c00044 	movi	r3,1
8020510c:	00a04034 	movhi	r2,33024
80205110:	10813c04 	addi	r2,r2,1264
80205114:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205118:	010003c4 	movi	r4,15
8020511c:	02175880 	call	80217588 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80205120:	0007883a 	mov	r3,zero
80205124:	00a04034 	movhi	r2,33024
80205128:	10813c04 	addi	r2,r2,1264
8020512c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205130:	010003c4 	movi	r4,15
80205134:	02175880 	call	80217588 <usleep>
	if (SPI_SDO) {
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
		return FALSE;
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
80205138:	e0bff717 	ldw	r2,-36(fp)
8020513c:	10800044 	addi	r2,r2,1
80205140:	e0bff715 	stw	r2,-36(fp)
80205144:	e0bff717 	ldw	r2,-36(fp)
80205148:	10800090 	cmplti	r2,r2,2
8020514c:	103fd91e 	bne	r2,zero,802050b4 <__reset+0xfa1e50b4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
80205150:	e03ff715 	stw	zero,-36(fp)
80205154:	00002406 	br	802051e8 <POWER_SPI_RW+0x29c>
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0); //sdi=nextch.7; // put data on pin
80205158:	e0bff403 	ldbu	r2,-48(fp)
8020515c:	10803fcc 	andi	r2,r2,255
80205160:	1004d1fa 	srli	r2,r2,7
80205164:	10c03fcc 	andi	r3,r2,255
80205168:	00a04034 	movhi	r2,33024
8020516c:	10814004 	addi	r2,r2,1280
80205170:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
80205174:	e0bff403 	ldbu	r2,-48(fp)
80205178:	1085883a 	add	r2,r2,r2
8020517c:	e0bff405 	stb	r2,-48(fp)

		Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
80205180:	e0bff517 	ldw	r2,-44(fp)
80205184:	1085883a 	add	r2,r2,r2
80205188:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
8020518c:	00a04034 	movhi	r2,33024
80205190:	10814404 	addi	r2,r2,1296
80205194:	10800037 	ldwio	r2,0(r2)
80205198:	1080004c 	andi	r2,r2,1
8020519c:	1007883a 	mov	r3,r2
802051a0:	e0bff517 	ldw	r2,-44(fp)
802051a4:	10c4b03a 	or	r2,r2,r3
802051a8:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
802051ac:	00c00044 	movi	r3,1
802051b0:	00a04034 	movhi	r2,33024
802051b4:	10813c04 	addi	r2,r2,1264
802051b8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802051bc:	010003c4 	movi	r4,15
802051c0:	02175880 	call	80217588 <usleep>
		SPI_SCK(0); //sck=0; // clock low
802051c4:	0007883a 	mov	r3,zero
802051c8:	00a04034 	movhi	r2,33024
802051cc:	10813c04 	addi	r2,r2,1264
802051d0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802051d4:	010003c4 	movi	r4,15
802051d8:	02175880 	call	80217588 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
802051dc:	e0bff717 	ldw	r2,-36(fp)
802051e0:	10800044 	addi	r2,r2,1
802051e4:	e0bff715 	stw	r2,-36(fp)
802051e8:	e0bff717 	ldw	r2,-36(fp)
802051ec:	10800210 	cmplti	r2,r2,8
802051f0:	103fd91e 	bne	r2,zero,80205158 <__reset+0xfa1e5158>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
802051f4:	e03ff715 	stw	zero,-36(fp)
802051f8:	00001a06 	br	80205264 <POWER_SPI_RW+0x318>
			{
		Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
802051fc:	e0bff517 	ldw	r2,-44(fp)
80205200:	1085883a 	add	r2,r2,r2
80205204:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
80205208:	00a04034 	movhi	r2,33024
8020520c:	10814404 	addi	r2,r2,1296
80205210:	10800037 	ldwio	r2,0(r2)
80205214:	1080004c 	andi	r2,r2,1
80205218:	1007883a 	mov	r3,r2
8020521c:	e0bff517 	ldw	r2,-44(fp)
80205220:	10c4b03a 	or	r2,r2,r3
80205224:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80205228:	00c00044 	movi	r3,1
8020522c:	00a04034 	movhi	r2,33024
80205230:	10813c04 	addi	r2,r2,1264
80205234:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205238:	010003c4 	movi	r4,15
8020523c:	02175880 	call	80217588 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80205240:	0007883a 	mov	r3,zero
80205244:	00a04034 	movhi	r2,33024
80205248:	10813c04 	addi	r2,r2,1264
8020524c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205250:	010003c4 	movi	r4,15
80205254:	02175880 	call	80217588 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
80205258:	e0bff717 	ldw	r2,-36(fp)
8020525c:	10800044 	addi	r2,r2,1
80205260:	e0bff715 	stw	r2,-36(fp)
80205264:	e0bff717 	ldw	r2,-36(fp)
80205268:	10800210 	cmplti	r2,r2,8
8020526c:	103fe31e 	bne	r2,zero,802051fc <__reset+0xfa1e51fc>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
80205270:	e03ff715 	stw	zero,-36(fp)
80205274:	00001a06 	br	802052e0 <POWER_SPI_RW+0x394>
			{
		Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
80205278:	e0bff517 	ldw	r2,-44(fp)
8020527c:	1085883a 	add	r2,r2,r2
80205280:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_1.0 = sdo; // load lsb
80205284:	00a04034 	movhi	r2,33024
80205288:	10814404 	addi	r2,r2,1296
8020528c:	10800037 	ldwio	r2,0(r2)
80205290:	1080004c 	andi	r2,r2,1
80205294:	1007883a 	mov	r3,r2
80205298:	e0bff517 	ldw	r2,-44(fp)
8020529c:	10c4b03a 	or	r2,r2,r3
802052a0:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
802052a4:	00c00044 	movi	r3,1
802052a8:	00a04034 	movhi	r2,33024
802052ac:	10813c04 	addi	r2,r2,1264
802052b0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802052b4:	010003c4 	movi	r4,15
802052b8:	02175880 	call	80217588 <usleep>
		SPI_SCK(0); //sck=0; // clock low
802052bc:	0007883a 	mov	r3,zero
802052c0:	00a04034 	movhi	r2,33024
802052c4:	10813c04 	addi	r2,r2,1264
802052c8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802052cc:	010003c4 	movi	r4,15
802052d0:	02175880 	call	80217588 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
802052d4:	e0bff717 	ldw	r2,-36(fp)
802052d8:	10800044 	addi	r2,r2,1
802052dc:	e0bff715 	stw	r2,-36(fp)
802052e0:	e0bff717 	ldw	r2,-36(fp)
802052e4:	10800210 	cmplti	r2,r2,8
802052e8:	103fe31e 	bne	r2,zero,80205278 <__reset+0xfa1e5278>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
802052ec:	e03ff715 	stw	zero,-36(fp)
802052f0:	00001a06 	br	8020535c <POWER_SPI_RW+0x410>
			{
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
802052f4:	e0bff517 	ldw	r2,-44(fp)
802052f8:	1085883a 	add	r2,r2,r2
802052fc:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
80205300:	00a04034 	movhi	r2,33024
80205304:	10814404 	addi	r2,r2,1296
80205308:	10800037 	ldwio	r2,0(r2)
8020530c:	1080004c 	andi	r2,r2,1
80205310:	1007883a 	mov	r3,r2
80205314:	e0bff517 	ldw	r2,-44(fp)
80205318:	10c4b03a 	or	r2,r2,r3
8020531c:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80205320:	00c00044 	movi	r3,1
80205324:	00a04034 	movhi	r2,33024
80205328:	10813c04 	addi	r2,r2,1264
8020532c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205330:	010003c4 	movi	r4,15
80205334:	02175880 	call	80217588 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80205338:	0007883a 	mov	r3,zero
8020533c:	00a04034 	movhi	r2,33024
80205340:	10813c04 	addi	r2,r2,1264
80205344:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205348:	010003c4 	movi	r4,15
8020534c:	02175880 	call	80217588 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
80205350:	e0bff717 	ldw	r2,-36(fp)
80205354:	10800044 	addi	r2,r2,1
80205358:	e0bff715 	stw	r2,-36(fp)
8020535c:	e0bff717 	ldw	r2,-36(fp)
80205360:	10800190 	cmplti	r2,r2,6
80205364:	103fe31e 	bne	r2,zero,802052f4 <__reset+0xfa1e52f4>
		SPI_SCK(1); //sck=1; // clock high
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}
	SPI_SCK(1);
80205368:	00c00044 	movi	r3,1
8020536c:	00a04034 	movhi	r2,33024
80205370:	10813c04 	addi	r2,r2,1264
80205374:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
80205378:	010003c4 	movi	r4,15
8020537c:	02175880 	call	80217588 <usleep>
	SPI_CS_N(IcIndex, 1);  // chip select: inactive
80205380:	00c000c4 	movi	r3,3
80205384:	00a04034 	movhi	r2,33024
80205388:	10813804 	addi	r2,r2,1248
8020538c:	10c00035 	stwio	r3,0(r2)

	// check parity
	nZeroCnt = 0;
80205390:	e03ff915 	stw	zero,-28(fp)
	Mask32 = 0x01;
80205394:	00800044 	movi	r2,1
80205398:	e0bff615 	stw	r2,-40(fp)
	for (i = 0; i < 32; i++) {
8020539c:	e03ff715 	stw	zero,-36(fp)
802053a0:	00000d06 	br	802053d8 <POWER_SPI_RW+0x48c>
		if ((Value32 & Mask32) == 0x00) {
802053a4:	e0fff517 	ldw	r3,-44(fp)
802053a8:	e0bff617 	ldw	r2,-40(fp)
802053ac:	1884703a 	and	r2,r3,r2
802053b0:	1000031e 	bne	r2,zero,802053c0 <POWER_SPI_RW+0x474>
			nZeroCnt++;
802053b4:	e0bff917 	ldw	r2,-28(fp)
802053b8:	10800044 	addi	r2,r2,1
802053bc:	e0bff915 	stw	r2,-28(fp)
		}
		Mask32 <<= 1;
802053c0:	e0bff617 	ldw	r2,-40(fp)
802053c4:	1085883a 	add	r2,r2,r2
802053c8:	e0bff615 	stw	r2,-40(fp)
	SPI_CS_N(IcIndex, 1);  // chip select: inactive

	// check parity
	nZeroCnt = 0;
	Mask32 = 0x01;
	for (i = 0; i < 32; i++) {
802053cc:	e0bff717 	ldw	r2,-36(fp)
802053d0:	10800044 	addi	r2,r2,1
802053d4:	e0bff715 	stw	r2,-36(fp)
802053d8:	e0bff717 	ldw	r2,-36(fp)
802053dc:	10800810 	cmplti	r2,r2,32
802053e0:	103ff01e 	bne	r2,zero,802053a4 <__reset+0xfa1e53a4>
		if ((Value32 & Mask32) == 0x00) {
			nZeroCnt++;
		}
		Mask32 <<= 1;
	}
	bSuccess = (nZeroCnt & 0x01) ? FALSE : TRUE;
802053e4:	e0bff917 	ldw	r2,-28(fp)
802053e8:	1080004c 	andi	r2,r2,1
802053ec:	1005003a 	cmpeq	r2,r2,zero
802053f0:	10803fcc 	andi	r2,r2,255
802053f4:	e0bffb15 	stw	r2,-20(fp)
	if (!bSuccess) {
802053f8:	e0bffb17 	ldw	r2,-20(fp)
802053fc:	1000021e 	bne	r2,zero,80205408 <POWER_SPI_RW+0x4bc>
		return FALSE;
80205400:	0005883a 	mov	r2,zero
80205404:	00000406 	br	80205418 <POWER_SPI_RW+0x4cc>
	}

	*pValue = Value32;
80205408:	e0800317 	ldw	r2,12(fp)
8020540c:	e0fff517 	ldw	r3,-44(fp)
80205410:	10c00015 	stw	r3,0(r2)

	return bSuccess;
80205414:	e0bffb17 	ldw	r2,-20(fp)
}
80205418:	e037883a 	mov	sp,fp
8020541c:	dfc00117 	ldw	ra,4(sp)
80205420:	df000017 	ldw	fp,0(sp)
80205424:	dec00204 	addi	sp,sp,8
80205428:	f800283a 	ret

8020542c <bSSDisplayConfig>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configuração não especificada
 *
 */
bool bSSDisplayConfig(alt_u8 SsdpConfig){
8020542c:	defffd04 	addi	sp,sp,-12
80205430:	df000215 	stw	fp,8(sp)
80205434:	df000204 	addi	fp,sp,8
80205438:	2005883a 	mov	r2,r4
8020543c:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
80205440:	e0bfff03 	ldbu	r2,-4(fp)
80205444:	10c00168 	cmpgeui	r3,r2,5
80205448:	18001c1e 	bne	r3,zero,802054bc <bSSDisplayConfig+0x90>
8020544c:	100690ba 	slli	r3,r2,2
80205450:	00a00834 	movhi	r2,32800
80205454:	10951904 	addi	r2,r2,21604
80205458:	1885883a 	add	r2,r3,r2
8020545c:	10800017 	ldw	r2,0(r2)
80205460:	1000683a 	jmp	r2
80205464:	80205478 	rdprs	zero,r16,-32431
80205468:	80205484 	addi	zero,r16,-32430
8020546c:	80205490 	cmplti	zero,r16,-32430
80205470:	802054a4 	muli	zero,r16,-32430
80205474:	802054b4 	orhi	zero,r16,33106
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
80205478:	00800cc4 	movi	r2,51
8020547c:	d0a01a45 	stb	r2,-32663(gp)
	    break;
80205480:	00001006 	br	802054c4 <bSSDisplayConfig+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
80205484:	00801544 	movi	r2,85
80205488:	d0a01a45 	stb	r2,-32663(gp)
	    break;
8020548c:	00000d06 	br	802054c4 <bSSDisplayConfig+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
80205490:	d0e01a43 	ldbu	r3,-32663(gp)
80205494:	00bff744 	movi	r2,-35
80205498:	1884703a 	and	r2,r3,r2
8020549c:	d0a01a45 	stb	r2,-32663(gp)
	    break;
802054a0:	00000806 	br	802054c4 <bSSDisplayConfig+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
802054a4:	d0a01a43 	ldbu	r2,-32663(gp)
802054a8:	10800894 	ori	r2,r2,34
802054ac:	d0a01a45 	stb	r2,-32663(gp)
	    break;
802054b0:	00000406 	br	802054c4 <bSSDisplayConfig+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
802054b4:	d0201a45 	stb	zero,-32663(gp)
	    break;
802054b8:	00000206 	br	802054c4 <bSSDisplayConfig+0x98>
		
		default:
		    return FALSE;
802054bc:	0005883a 	mov	r2,zero
802054c0:	00000806 	br	802054e4 <bSSDisplayConfig+0xb8>
	}

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
802054c4:	00a04034 	movhi	r2,33024
802054c8:	10817404 	addi	r2,r2,1488
802054cc:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
802054d0:	d0a01a43 	ldbu	r2,-32663(gp)
802054d4:	10c03fcc 	andi	r3,r2,255
802054d8:	e0bffe17 	ldw	r2,-8(fp)
802054dc:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
802054e0:	00800044 	movi	r2,1
}
802054e4:	e037883a 	mov	sp,fp
802054e8:	df000017 	ldw	fp,0(sp)
802054ec:	dec00104 	addi	sp,sp,4
802054f0:	f800283a 	ret

802054f4 <bSSDisplayUpdate>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSSDisplayUpdate(alt_u8 SsdpData){
802054f4:	defffd04 	addi	sp,sp,-12
802054f8:	df000215 	stw	fp,8(sp)
802054fc:	df000204 	addi	fp,sp,8
80205500:	2005883a 	mov	r2,r4
80205504:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
80205508:	00a04034 	movhi	r2,33024
8020550c:	10817404 	addi	r2,r2,1488
80205510:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
80205514:	e0bffe17 	ldw	r2,-8(fp)
80205518:	10800104 	addi	r2,r2,4
8020551c:	e0ffff03 	ldbu	r3,-4(fp)
80205520:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
80205524:	00800044 	movi	r2,1
}
80205528:	e037883a 	mov	sp,fp
8020552c:	df000017 	ldw	fp,0(sp)
80205530:	dec00104 	addi	sp,sp,4
80205534:	f800283a 	ret

80205538 <vFtdiHandleIrq>:
	TPixelBlock xPixelBlocks[162802];
} THalfCcdImage;

static volatile int viFtdiHoldContext;

void vFtdiHandleIrq(void* pvContext) {
80205538:	defffb04 	addi	sp,sp,-20
8020553c:	dfc00415 	stw	ra,16(sp)
80205540:	df000315 	stw	fp,12(sp)
80205544:	df000304 	addi	fp,sp,12
80205548:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;
	volatile TFtdiModule *vpxFtdiModule = (TFtdiModule *)USB_3_FTDI_0_BASE;
8020554c:	00a00034 	movhi	r2,32768
80205550:	e0bffd15 	stw	r2,-12(fp)
	alt_u32 uliTransferSize = 0;
80205554:	e03ffe15 	stw	zero,-8(fp)

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuff0RdableIrqFlag) {
80205558:	e0bffd17 	ldw	r2,-12(fp)
8020555c:	10800617 	ldw	r2,24(r2)
80205560:	10002326 	beq	r2,zero,802055f0 <vFtdiHandleIrq+0xb8>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff0RdableIrqFlagClr = TRUE;
80205564:	e0bffd17 	ldw	r2,-12(fp)
80205568:	00c00044 	movi	r3,1
8020556c:	10c00b15 	stw	r3,44(r2)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxBuff0UsedBytes;
80205570:	e0bffd17 	ldw	r2,-12(fp)
80205574:	1080230b 	ldhu	r2,140(r2)
80205578:	10bfffcc 	andi	r2,r2,65535
8020557c:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
80205580:	d0a01f17 	ldw	r2,-32644(gp)
80205584:	1007883a 	mov	r3,r2
80205588:	e0bffe17 	ldw	r2,-8(fp)
8020558c:	10bfffcc 	andi	r2,r2,65535
80205590:	01800044 	movi	r6,1
80205594:	100b883a 	mov	r5,r2
80205598:	1809883a 	mov	r4,r3
8020559c:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
802055a0:	d0e01f17 	ldw	r3,-32644(gp)
802055a4:	e0bffe17 	ldw	r2,-8(fp)
802055a8:	1885883a 	add	r2,r3,r2
802055ac:	d0a01f15 	stw	r2,-32644(gp)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxBuff1UsedBytes;
802055b0:	e0bffd17 	ldw	r2,-12(fp)
802055b4:	1080270b 	ldhu	r2,156(r2)
802055b8:	10bfffcc 	andi	r2,r2,65535
802055bc:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
802055c0:	d0a01f17 	ldw	r2,-32644(gp)
802055c4:	1007883a 	mov	r3,r2
802055c8:	e0bffe17 	ldw	r2,-8(fp)
802055cc:	10bfffcc 	andi	r2,r2,65535
802055d0:	01800044 	movi	r6,1
802055d4:	100b883a 	mov	r5,r2
802055d8:	1809883a 	mov	r4,r3
802055dc:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
802055e0:	d0e01f17 	ldw	r3,-32644(gp)
802055e4:	e0bffe17 	ldw	r2,-8(fp)
802055e8:	1885883a 	add	r2,r3,r2
802055ec:	d0a01f15 	stw	r2,-32644(gp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuff1RdableIrqFlag) {
802055f0:	e0bffd17 	ldw	r2,-12(fp)
802055f4:	10800717 	ldw	r2,28(r2)
802055f8:	10001326 	beq	r2,zero,80205648 <vFtdiHandleIrq+0x110>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff1RdableIrqFlagClr = TRUE;
802055fc:	e0bffd17 	ldw	r2,-12(fp)
80205600:	00c00044 	movi	r3,1
80205604:	10c00c15 	stw	r3,48(r2)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxBuff1UsedBytes;
80205608:	e0bffd17 	ldw	r2,-12(fp)
8020560c:	1080270b 	ldhu	r2,156(r2)
80205610:	10bfffcc 	andi	r2,r2,65535
80205614:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
80205618:	d0a01f17 	ldw	r2,-32644(gp)
8020561c:	1007883a 	mov	r3,r2
80205620:	e0bffe17 	ldw	r2,-8(fp)
80205624:	10bfffcc 	andi	r2,r2,65535
80205628:	01800044 	movi	r6,1
8020562c:	100b883a 	mov	r5,r2
80205630:	1809883a 	mov	r4,r3
80205634:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
80205638:	d0e01f17 	ldw	r3,-32644(gp)
8020563c:	e0bffe17 	ldw	r2,-8(fp)
80205640:	1885883a 	add	r2,r3,r2
80205644:	d0a01f15 	stw	r2,-32644(gp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastRdableIrqFlag) {
80205648:	e0bffd17 	ldw	r2,-12(fp)
8020564c:	10800817 	ldw	r2,32(r2)
80205650:	10001326 	beq	r2,zero,802056a0 <vFtdiHandleIrq+0x168>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastRdableIrqFlagClr = TRUE;
80205654:	e0bffd17 	ldw	r2,-12(fp)
80205658:	00c00044 	movi	r3,1
8020565c:	10c00d15 	stw	r3,52(r2)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxDbuffUsedBytes;
80205660:	e0bffd17 	ldw	r2,-12(fp)
80205664:	10802b0b 	ldhu	r2,172(r2)
80205668:	10bfffcc 	andi	r2,r2,65535
8020566c:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
80205670:	d0a01f17 	ldw	r2,-32644(gp)
80205674:	1007883a 	mov	r3,r2
80205678:	e0bffe17 	ldw	r2,-8(fp)
8020567c:	10bfffcc 	andi	r2,r2,65535
80205680:	01800044 	movi	r6,1
80205684:	100b883a 	mov	r5,r2
80205688:	1809883a 	mov	r4,r3
8020568c:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
80205690:	d0e01f17 	ldw	r3,-32644(gp)
80205694:	e0bffe17 	ldw	r2,-8(fp)
80205698:	1885883a 	add	r2,r3,r2
8020569c:	d0a01f15 	stw	r2,-32644(gp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastEmptyIrqFlag) {
802056a0:	e0bffd17 	ldw	r2,-12(fp)
802056a4:	10800917 	ldw	r2,36(r2)
802056a8:	10000626 	beq	r2,zero,802056c4 <vFtdiHandleIrq+0x18c>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastEmptyIrqFlagClr = TRUE;
802056ac:	e0bffd17 	ldw	r2,-12(fp)
802056b0:	00c00044 	movi	r3,1
802056b4:	10c00e15 	stw	r3,56(r2)

		uliTransferSize = 0;
802056b8:	e03ffe15 	stw	zero,-8(fp)
		bStopRx = TRUE;
802056bc:	00800044 	movi	r2,1
802056c0:	d0a02015 	stw	r2,-32640(gp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxCommErrIrqFlag) {
802056c4:	e0bffd17 	ldw	r2,-12(fp)
802056c8:	10800a17 	ldw	r2,40(r2)
802056cc:	10000626 	beq	r2,zero,802056e8 <vFtdiHandleIrq+0x1b0>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxCommErrIrqFlagClr = TRUE;
802056d0:	e0bffd17 	ldw	r2,-12(fp)
802056d4:	00c00044 	movi	r3,1
802056d8:	10c00f15 	stw	r3,60(r2)

		uliTransferSize = 0;
802056dc:	e03ffe15 	stw	zero,-8(fp)
		bStopRx = TRUE;
802056e0:	00800044 	movi	r2,1
802056e4:	d0a02015 	stw	r2,-32640(gp)

	}

}
802056e8:	0001883a 	nop
802056ec:	e037883a 	mov	sp,fp
802056f0:	dfc00117 	ldw	ra,4(sp)
802056f4:	df000017 	ldw	fp,0(sp)
802056f8:	dec00204 	addi	sp,sp,8
802056fc:	f800283a 	ret

80205700 <main>:

int main() {
80205700:	deffee04 	addi	sp,sp,-72
80205704:	dfc01115 	stw	ra,68(sp)
80205708:	df001015 	stw	fp,64(sp)
8020570c:	dc000f15 	stw	r16,60(sp)
80205710:	df001004 	addi	fp,sp,64
	printf("Hello from Nios II!\n\n");
80205714:	012008b4 	movhi	r4,32802
80205718:	21358704 	addi	r4,r4,-10724
8020571c:	0206d080 	call	80206d08 <puts>

	THalfCcdImage *pxHalfCcdImage = (THalfCcdImage *) DDR2_EXT_ADDR_WINDOWED_BASE;
80205720:	e03ffc15 	stw	zero,-16(fp)

	TFtdiModule *pxFtdi = (TFtdiModule *) USB_3_FTDI_0_BASE;
80205724:	00a00034 	movhi	r2,32768
80205728:	e0bffd15 	stw	r2,-12(fp)

	bDdr2SwitchMemory(DDR2_M2_ID);
8020572c:	01000044 	movi	r4,1
80205730:	02012940 	call	80201294 <bDdr2SwitchMemory>
	bSdmaInitM2Dma();
80205734:	02026c40 	call	802026c4 <bSdmaInitM2Dma>

	// Stop and Clear Channel
	pxFtdi->xFtdiFtdiModuleControl.bModuleLoopbackEn = FALSE;
80205738:	e0bffd17 	ldw	r2,-12(fp)
8020573c:	10001315 	stw	zero,76(r2)
	pxFtdi->xFtdiFtdiModuleControl.bModuleStop = TRUE;
80205740:	e0bffd17 	ldw	r2,-12(fp)
80205744:	00c00044 	movi	r3,1
80205748:	10c01115 	stw	r3,68(r2)
	pxFtdi->xFtdiFtdiModuleControl.bModuleClear = TRUE;
8020574c:	e0bffd17 	ldw	r2,-12(fp)
80205750:	00c00044 	movi	r3,1
80205754:	10c01215 	stw	r3,72(r2)
	// Enable Loopback
//	pxFtdi->xFtdiFtdiModuleControl.bModuleLoopbackEn = TRUE;
//	printf("Loopback Enabled! \n");

	//Enable IRQs
	pxFtdi->xFtdiRxIrqControl.bRxBuff0RdableIrqEn = TRUE;
80205758:	e0bffd17 	ldw	r2,-12(fp)
8020575c:	00c00044 	movi	r3,1
80205760:	10c00115 	stw	r3,4(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuff1RdableIrqEn = TRUE;
80205764:	e0bffd17 	ldw	r2,-12(fp)
80205768:	00c00044 	movi	r3,1
8020576c:	10c00215 	stw	r3,8(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuffLastRdableIrqEn = TRUE;
80205770:	e0bffd17 	ldw	r2,-12(fp)
80205774:	00c00044 	movi	r3,1
80205778:	10c00315 	stw	r3,12(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuffLastEmptyIrqEn = TRUE;
8020577c:	e0bffd17 	ldw	r2,-12(fp)
80205780:	00c00044 	movi	r3,1
80205784:	10c00415 	stw	r3,16(r2)
	pxFtdi->xFtdiRxIrqControl.bRxCommErrIrqEn = TRUE;
80205788:	e0bffd17 	ldw	r2,-12(fp)
8020578c:	00c00044 	movi	r3,1
80205790:	10c00515 	stw	r3,20(r2)
	pxFtdi->xFtdiFtdiIrqControl.bFtdiGlobalIrqEn = TRUE;
80205794:	e0bffd17 	ldw	r2,-12(fp)
80205798:	00c00044 	movi	r3,1
8020579c:	10c00015 	stw	r3,0(r2)
	vFtdiInitIrq();
802057a0:	0205a440 	call	80205a44 <vFtdiInitIrq>

	alt_u32 uliDataCnt = 0;
802057a4:	e03ff715 	stw	zero,-36(fp)
	alt_u64 *pulliDataAddr = (alt_u64 *)DDR2_EXT_ADDR_WINDOWED_BASE;
802057a8:	e03ff815 	stw	zero,-32(fp)
	for (uliDataCnt = 0; uliDataCnt < 2767634; uliDataCnt++) {
802057ac:	e03ff715 	stw	zero,-36(fp)
802057b0:	00000d06 	br	802057e8 <main+0xe8>
		*pulliDataAddr = 0x5555555555555555;
802057b4:	e0fff817 	ldw	r3,-32(fp)
802057b8:	00955574 	movhi	r2,21845
802057bc:	10955544 	addi	r2,r2,21845
802057c0:	18800015 	stw	r2,0(r3)
802057c4:	00955574 	movhi	r2,21845
802057c8:	10955544 	addi	r2,r2,21845
802057cc:	18800115 	stw	r2,4(r3)
		pulliDataAddr++;
802057d0:	e0bff817 	ldw	r2,-32(fp)
802057d4:	10800204 	addi	r2,r2,8
802057d8:	e0bff815 	stw	r2,-32(fp)
	pxFtdi->xFtdiFtdiIrqControl.bFtdiGlobalIrqEn = TRUE;
	vFtdiInitIrq();

	alt_u32 uliDataCnt = 0;
	alt_u64 *pulliDataAddr = (alt_u64 *)DDR2_EXT_ADDR_WINDOWED_BASE;
	for (uliDataCnt = 0; uliDataCnt < 2767634; uliDataCnt++) {
802057dc:	e0bff717 	ldw	r2,-36(fp)
802057e0:	10800044 	addi	r2,r2,1
802057e4:	e0bff715 	stw	r2,-36(fp)
802057e8:	e0fff717 	ldw	r3,-36(fp)
802057ec:	00800ab4 	movhi	r2,42
802057f0:	108ec444 	addi	r2,r2,15121
802057f4:	10ffef2e 	bgeu	r2,r3,802057b4 <__reset+0xfa1e57b4>
		*pulliDataAddr = 0x5555555555555555;
		pulliDataAddr++;
	}

	usleep(1*1000*1000);
802057f8:	010003f4 	movhi	r4,15
802057fc:	21109004 	addi	r4,r4,16960
80205800:	02175880 	call	80217588 <usleep>

	printf("Ready! \n\n");
80205804:	012008b4 	movhi	r4,32802
80205808:	21358d04 	addi	r4,r4,-10700
8020580c:	0206d080 	call	80206d08 <puts>

	alt_u8 ucCcdCnt = 0;
80205810:	e03ff905 	stb	zero,-28(fp)
	alt_u8 ucFeeCnt = 0;
80205814:	e03ff945 	stb	zero,-27(fp)
	alt_u16 usiExpNumCnt = 0;
80205818:	e03ff98d 	sth	zero,-26(fp)
	alt_u32 uliTransactionCnt = 0;
8020581c:	e03ffa15 	stw	zero,-24(fp)

//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	int iTimeSync = 0;
80205820:	e03ffe15 	stw	zero,-8(fp)
	int iTimeSyncElapsed = 0;
80205824:	e03ffb15 	stw	zero,-20(fp)

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
80205828:	e03ff98d 	sth	zero,-26(fp)
8020582c:	00007e06 	br	80205a28 <main+0x328>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80205830:	d0a02d17 	ldw	r2,-32588(gp)
		iTimeStart = alt_nticks();
80205834:	d0a01e15 	stw	r2,-32648(gp)
80205838:	d0a02d17 	ldw	r2,-32588(gp)
		iTimeSync = alt_nticks();
8020583c:	e0bffe15 	stw	r2,-8(fp)
		for (ucFeeCnt = 0; ucFeeCnt < 6; ucFeeCnt++) {
80205840:	e03ff945 	stb	zero,-27(fp)
80205844:	00003c06 	br	80205938 <main+0x238>
			for (ucCcdCnt = 0; ucCcdCnt < 4; ucCcdCnt++) {
80205848:	e03ff905 	stb	zero,-28(fp)
8020584c:	00003406 	br	80205920 <main+0x220>
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
80205850:	e17ffa17 	ldw	r5,-24(fp)
80205854:	012008b4 	movhi	r4,32802
80205858:	21359004 	addi	r4,r4,-10688
8020585c:	0206c0c0 	call	80206c0c <printf>
80205860:	e0bffa17 	ldw	r2,-24(fp)
80205864:	10800044 	addi	r2,r2,1
80205868:	e0bffa15 	stw	r2,-24(fp)
//				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 50, 50, usiExpNumCnt, FALSE, FALSE);
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, 3, 2, 1, 100, 50, 5, FALSE, FALSE);
8020586c:	d8000615 	stw	zero,24(sp)
80205870:	d8000515 	stw	zero,20(sp)
80205874:	00800144 	movi	r2,5
80205878:	d8800415 	stw	r2,16(sp)
8020587c:	00800c84 	movi	r2,50
80205880:	d8800315 	stw	r2,12(sp)
80205884:	00801904 	movi	r2,100
80205888:	d8800215 	stw	r2,8(sp)
8020588c:	00800044 	movi	r2,1
80205890:	d8800115 	stw	r2,4(sp)
80205894:	00800084 	movi	r2,2
80205898:	d8800015 	stw	r2,0(sp)
8020589c:	01c000c4 	movi	r7,3
802058a0:	01800044 	movi	r6,1
802058a4:	01410034 	movhi	r5,1024
802058a8:	0009883a 	mov	r4,zero
802058ac:	0205a940 	call	80205a94 <vProtocolUsbTestAck>
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
802058b0:	e17ffa17 	ldw	r5,-24(fp)
802058b4:	012008b4 	movhi	r4,32802
802058b8:	21359004 	addi	r4,r4,-10688
802058bc:	0206c0c0 	call	80206c0c <printf>
802058c0:	e0bffa17 	ldw	r2,-24(fp)
802058c4:	10800044 	addi	r2,r2,1
802058c8:	e0bffa15 	stw	r2,-24(fp)
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 1, 50, 50, usiExpNumCnt, FALSE, FALSE);
802058cc:	e13ff943 	ldbu	r4,-27(fp)
802058d0:	e0bff903 	ldbu	r2,-28(fp)
802058d4:	e0fff98b 	ldhu	r3,-26(fp)
802058d8:	d8000615 	stw	zero,24(sp)
802058dc:	d8000515 	stw	zero,20(sp)
802058e0:	d8c00415 	stw	r3,16(sp)
802058e4:	00c00c84 	movi	r3,50
802058e8:	d8c00315 	stw	r3,12(sp)
802058ec:	00c00c84 	movi	r3,50
802058f0:	d8c00215 	stw	r3,8(sp)
802058f4:	00c00044 	movi	r3,1
802058f8:	d8c00115 	stw	r3,4(sp)
802058fc:	d8800015 	stw	r2,0(sp)
80205900:	200f883a 	mov	r7,r4
80205904:	01800044 	movi	r6,1
80205908:	01410034 	movhi	r5,1024
8020590c:	0009883a 	mov	r4,zero
80205910:	0205a940 	call	80205a94 <vProtocolUsbTestAck>

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
		iTimeStart = alt_nticks();
		iTimeSync = alt_nticks();
		for (ucFeeCnt = 0; ucFeeCnt < 6; ucFeeCnt++) {
			for (ucCcdCnt = 0; ucCcdCnt < 4; ucCcdCnt++) {
80205914:	e0bff903 	ldbu	r2,-28(fp)
80205918:	10800044 	addi	r2,r2,1
8020591c:	e0bff905 	stb	r2,-28(fp)
80205920:	e0bff903 	ldbu	r2,-28(fp)
80205924:	10800130 	cmpltui	r2,r2,4
80205928:	103fc91e 	bne	r2,zero,80205850 <__reset+0xfa1e5850>
	int iTimeSyncElapsed = 0;

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
		iTimeStart = alt_nticks();
		iTimeSync = alt_nticks();
		for (ucFeeCnt = 0; ucFeeCnt < 6; ucFeeCnt++) {
8020592c:	e0bff943 	ldbu	r2,-27(fp)
80205930:	10800044 	addi	r2,r2,1
80205934:	e0bff945 	stb	r2,-27(fp)
80205938:	e0bff943 	ldbu	r2,-27(fp)
8020593c:	108001b0 	cmpltui	r2,r2,6
80205940:	103fc11e 	bne	r2,zero,80205848 <__reset+0xfa1e5848>
80205944:	d0a02d17 	ldw	r2,-32588(gp)
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 1, 50, 50, usiExpNumCnt, FALSE, FALSE);
			}
		}

		iTimeElapsed = alt_nticks() - iTimeStart;
80205948:	d0e01e17 	ldw	r3,-32648(gp)
8020594c:	10c5c83a 	sub	r2,r2,r3
80205950:	d0a01b15 	stw	r2,-32660(gp)
		printf("USB data written, size=%d bytes, %.3f sec\n", 0, (float) iTimeElapsed / (float) alt_ticks_per_second());
80205954:	d0a01b17 	ldw	r2,-32660(gp)
80205958:	1009883a 	mov	r4,r2
8020595c:	020660c0 	call	8020660c <__floatsisf>
80205960:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80205964:	d0a02c17 	ldw	r2,-32592(gp)
80205968:	1009883a 	mov	r4,r2
8020596c:	02067300 	call	80206730 <__floatunsisf>
80205970:	1007883a 	mov	r3,r2
80205974:	180b883a 	mov	r5,r3
80205978:	8009883a 	mov	r4,r16
8020597c:	02061040 	call	80206104 <__divsf3>
80205980:	1007883a 	mov	r3,r2
80205984:	1805883a 	mov	r2,r3
80205988:	1009883a 	mov	r4,r2
8020598c:	02068200 	call	80206820 <__extendsfdf2>
80205990:	1009883a 	mov	r4,r2
80205994:	180b883a 	mov	r5,r3
80205998:	200d883a 	mov	r6,r4
8020599c:	280f883a 	mov	r7,r5
802059a0:	000b883a 	mov	r5,zero
802059a4:	012008b4 	movhi	r4,32802
802059a8:	21359504 	addi	r4,r4,-10668
802059ac:	0206c0c0 	call	80206c0c <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802059b0:	d0e02d17 	ldw	r3,-32588(gp)

		iTimeSyncElapsed = alt_nticks() - iTimeSync;
802059b4:	e0bffe17 	ldw	r2,-8(fp)
802059b8:	1885c83a 	sub	r2,r3,r2
802059bc:	e0bffb15 	stw	r2,-20(fp)
		while (((float) iTimeSyncElapsed / (float) alt_ticks_per_second()) < 25.0) {
802059c0:	00000606 	br	802059dc <main+0x2dc>
			usleep(1000);
802059c4:	0100fa04 	movi	r4,1000
802059c8:	02175880 	call	80217588 <usleep>
802059cc:	d0e02d17 	ldw	r3,-32588(gp)
			iTimeSyncElapsed = alt_nticks() - iTimeSync;
802059d0:	e0bffe17 	ldw	r2,-8(fp)
802059d4:	1885c83a 	sub	r2,r3,r2
802059d8:	e0bffb15 	stw	r2,-20(fp)

		iTimeElapsed = alt_nticks() - iTimeStart;
		printf("USB data written, size=%d bytes, %.3f sec\n", 0, (float) iTimeElapsed / (float) alt_ticks_per_second());

		iTimeSyncElapsed = alt_nticks() - iTimeSync;
		while (((float) iTimeSyncElapsed / (float) alt_ticks_per_second()) < 25.0) {
802059dc:	e13ffb17 	ldw	r4,-20(fp)
802059e0:	020660c0 	call	8020660c <__floatsisf>
802059e4:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802059e8:	d0a02c17 	ldw	r2,-32592(gp)
802059ec:	1009883a 	mov	r4,r2
802059f0:	02067300 	call	80206730 <__floatunsisf>
802059f4:	1007883a 	mov	r3,r2
802059f8:	180b883a 	mov	r5,r3
802059fc:	8009883a 	mov	r4,r16
80205a00:	02061040 	call	80206104 <__divsf3>
80205a04:	1007883a 	mov	r3,r2
80205a08:	1805883a 	mov	r2,r3
80205a0c:	01507234 	movhi	r5,16840
80205a10:	1009883a 	mov	r4,r2
80205a14:	02065440 	call	80206544 <__lesf2>
80205a18:	103fea16 	blt	r2,zero,802059c4 <__reset+0xfa1e59c4>
//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	int iTimeSync = 0;
	int iTimeSyncElapsed = 0;

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
80205a1c:	e0bff98b 	ldhu	r2,-26(fp)
80205a20:	10800044 	addi	r2,r2,1
80205a24:	e0bff98d 	sth	r2,-26(fp)
80205a28:	e0bff98b 	ldhu	r2,-26(fp)
80205a2c:	10800730 	cmpltui	r2,r2,28
80205a30:	103f7f1e 	bne	r2,zero,80205830 <__reset+0xfa1e5830>
//			iTimeSyncElapsed = alt_nticks() - iTimeSync;
//		}
//
//	}

	printf("Finished!! \n");
80205a34:	012008b4 	movhi	r4,32802
80205a38:	2135a004 	addi	r4,r4,-10624
80205a3c:	0206d080 	call	80206d08 <puts>

	while (1) {}
80205a40:	003fff06 	br	80205a40 <__reset+0xfa1e5a40>

80205a44 <vFtdiInitIrq>:

	return 0;
}

bool vFtdiInitIrq(void) {
80205a44:	defffc04 	addi	sp,sp,-16
80205a48:	dfc00315 	stw	ra,12(sp)
80205a4c:	df000215 	stw	fp,8(sp)
80205a50:	df000204 	addi	fp,sp,8
	bool bStatus = FALSE;
80205a54:	e03ffe15 	stw	zero,-8(fp)
	void* pvHoldContext;

	// Recast the hold_context pointer to match the alt_irq_register() function
	// prototype.
	pvHoldContext = (void*) &viFtdiHoldContext;
80205a58:	d0a01c04 	addi	r2,gp,-32656
80205a5c:	e0bfff15 	stw	r2,-4(fp)
	// Register the interrupt handler
	alt_irq_register(7, pvHoldContext, vFtdiHandleIrq);
80205a60:	01a00834 	movhi	r6,32800
80205a64:	31954e04 	addi	r6,r6,21816
80205a68:	e17fff17 	ldw	r5,-4(fp)
80205a6c:	010001c4 	movi	r4,7
80205a70:	0216d640 	call	80216d64 <alt_irq_register>
	bStatus = TRUE;
80205a74:	00800044 	movi	r2,1
80205a78:	e0bffe15 	stw	r2,-8(fp)

	return bStatus;
80205a7c:	e0bffe17 	ldw	r2,-8(fp)
}
80205a80:	e037883a 	mov	sp,fp
80205a84:	dfc00117 	ldw	ra,4(sp)
80205a88:	df000017 	ldw	fp,0(sp)
80205a8c:	dec00204 	addi	sp,sp,8
80205a90:	f800283a 	ret

80205a94 <vProtocolUsbTestAck>:
//
//	}
//
//}

void vProtocolUsbTestAck(alt_u32 uliMemOffset, alt_u32 uliMemOffInc, alt_u8 ucMemId, alt_u8 ucFee, alt_u8 ucCcd, alt_u8 ucSide, alt_u16 usiHeight, alt_u16 usiWidth, alt_u16 usiExpNum, bool bMemDump, bool bVerbose){
80205a94:	deffeb04 	addi	sp,sp,-84
80205a98:	dfc01415 	stw	ra,80(sp)
80205a9c:	df001315 	stw	fp,76(sp)
80205aa0:	df001304 	addi	fp,sp,76
80205aa4:	e13ff715 	stw	r4,-36(fp)
80205aa8:	e17ff815 	stw	r5,-32(fp)
80205aac:	3011883a 	mov	r8,r6
80205ab0:	e1800217 	ldw	r6,8(fp)
80205ab4:	e1400317 	ldw	r5,12(fp)
80205ab8:	e1000417 	ldw	r4,16(fp)
80205abc:	e0c00517 	ldw	r3,20(fp)
80205ac0:	e0800617 	ldw	r2,24(fp)
80205ac4:	e23ff905 	stb	r8,-28(fp)
80205ac8:	e1fffa05 	stb	r7,-24(fp)
80205acc:	e1bffb05 	stb	r6,-20(fp)
80205ad0:	e17ffc05 	stb	r5,-16(fp)
80205ad4:	e13ffd0d 	sth	r4,-12(fp)
80205ad8:	e0fffe0d 	sth	r3,-8(fp)
80205adc:	e0bfff0d 	sth	r2,-4(fp)

	TFtdiModule *pxFtdi = (TFtdiModule *) USB_3_FTDI_0_BASE;
80205ae0:	00a00034 	movhi	r2,32768
80205ae4:	e0bff215 	stw	r2,-56(fp)
	THalfCcdImage *pxHalfCcdImage = (THalfCcdImage *) DDR2_EXT_ADDR_WINDOWED_BASE;
80205ae8:	e03ff315 	stw	zero,-52(fp)

	uliPaylodOffset = uliMemOffset;
80205aec:	e0bff717 	ldw	r2,-36(fp)
80205af0:	d0a01f15 	stw	r2,-32644(gp)
	alt_u32 uliPatternOff = uliPaylodOffset + uliMemOffInc;
80205af4:	d0e01f17 	ldw	r3,-32644(gp)
80205af8:	e0bff817 	ldw	r2,-32(fp)
80205afc:	1885883a 	add	r2,r3,r2
80205b00:	e0bff415 	stw	r2,-48(fp)

	// Start Channel
	pxFtdi->xFtdiFtdiModuleControl.bModuleStart = TRUE;
80205b04:	e0bff217 	ldw	r2,-56(fp)
80205b08:	00c00044 	movi	r3,1
80205b0c:	10c01015 	stw	r3,64(r2)

	printf("Starting Full-Image Request test: \n");
80205b10:	012008b4 	movhi	r4,32802
80205b14:	2135a304 	addi	r4,r4,-10612
80205b18:	0206d080 	call	80206d08 <puts>
	printf("FEE[%d], CCD[%d], SIDE[%d], HEIGHT[%d], WIDTH[%d], EXP.NUM.[%d] \n", ucFee, ucCcd, ucSide, usiHeight, usiWidth, usiExpNum);
80205b1c:	e17ffa03 	ldbu	r5,-24(fp)
80205b20:	e1bffb03 	ldbu	r6,-20(fp)
80205b24:	e1fffc03 	ldbu	r7,-16(fp)
80205b28:	e0bffd0b 	ldhu	r2,-12(fp)
80205b2c:	e0fffe0b 	ldhu	r3,-8(fp)
80205b30:	e13fff0b 	ldhu	r4,-4(fp)
80205b34:	d9000215 	stw	r4,8(sp)
80205b38:	d8c00115 	stw	r3,4(sp)
80205b3c:	d8800015 	stw	r2,0(sp)
80205b40:	012008b4 	movhi	r4,32802
80205b44:	2135ac04 	addi	r4,r4,-10576
80205b48:	0206c0c0 	call	80206c0c <printf>

	// Transmitt Request Header
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdFeeNumber = ucFee;
80205b4c:	e0bff217 	ldw	r2,-56(fp)
80205b50:	e0fffa03 	ldbu	r3,-24(fp)
80205b54:	10c01485 	stb	r3,82(r2)
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdCcdNumber = ucCcd;
80205b58:	e0bff217 	ldw	r2,-56(fp)
80205b5c:	e0fffb03 	ldbu	r3,-20(fp)
80205b60:	10c014c5 	stb	r3,83(r2)
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdCcdSide = ucSide;
80205b64:	e0bff217 	ldw	r2,-56(fp)
80205b68:	e0fffc03 	ldbu	r3,-16(fp)
80205b6c:	10c01505 	stb	r3,84(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdCcdHeight = usiHeight;
80205b70:	e0bff217 	ldw	r2,-56(fp)
80205b74:	e0fffd0b 	ldhu	r3,-12(fp)
80205b78:	10c0158d 	sth	r3,86(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdCcdWidth = usiWidth;
80205b7c:	e0bff217 	ldw	r2,-56(fp)
80205b80:	e0fffe0b 	ldhu	r3,-8(fp)
80205b84:	10c0160d 	sth	r3,88(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdExpNumber = usiExpNum;
80205b88:	e0bff217 	ldw	r2,-56(fp)
80205b8c:	e0ffff0b 	ldhu	r3,-4(fp)
80205b90:	10c0168d 	sth	r3,90(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdReqTimeout = 0;
80205b94:	e0bff217 	ldw	r2,-56(fp)
80205b98:	1000140d 	sth	zero,80(r2)
	pxFtdi->xFtdiHalfCcdReqControl.bRequestHalfCcd = TRUE;
80205b9c:	e0bff217 	ldw	r2,-56(fp)
80205ba0:	00c00044 	movi	r3,1
80205ba4:	10c01715 	stw	r3,92(r2)
//	printf("0x17: 0x%08lX \n",(alt_u32)(&(pxFtdi->xFtdiHalfCcdReqControl.bRequestHalfCcd)));
//	printf("0x18: 0x%08lX \n",(alt_u32)(&(pxFtdi->xFtdiHalfCcdReqControl.bAbortHalfCcdReq)));
//	printf("0x19: 0x%08lX \n",(alt_u32)(&(pxFtdi->xFtdiHalfCcdReqControl.bRstHalfCcdController)));

	// Wait for an error or Rx Data
	bStopRx = FALSE;
80205ba8:	d0202015 	stw	zero,-32640(gp)
	alt_u32 uliTransferSize = 0;
80205bac:	e03ff515 	stw	zero,-44(fp)
	alt_u32 uliTransferCnt = 0;
80205bb0:	e03ff615 	stw	zero,-40(fp)

//	while (pxFtdi->xFtdiHalfCcdReplyStatus.bHalfCcdControllerBusy) {
//
//	}

	while (!bStopRx) {}
80205bb4:	0001883a 	nop
80205bb8:	d0a02017 	ldw	r2,-32640(gp)
80205bbc:	103ffe26 	beq	r2,zero,80205bb8 <__reset+0xfa1e5bb8>

	alt_u32 uliDataCnt = 0;
80205bc0:	e03ff015 	stw	zero,-64(fp)
	alt_u16 *pusiDataAddr = (alt_u16 *)uliMemOffset;
80205bc4:	e0bff717 	ldw	r2,-36(fp)
80205bc8:	e0bff115 	stw	r2,-60(fp)
	for (uliDataCnt = 0; uliDataCnt < pxFtdi->xFtdiHalfCcdReplyStatus.uliHalfCcdImgLengthBytes/2 + 64; uliDataCnt++) {
80205bcc:	e03ff015 	stw	zero,-64(fp)
80205bd0:	00001206 	br	80205c1c <vProtocolUsbTestAck+0x188>
//		if (uliDataCnt > (pxFtdi->xFtdiHalfCcdReplyStatus.uliHalfCcdImgLengthBytes/2 - 64)) {
		if (uliDataCnt < 128) {
80205bd4:	e0bff017 	ldw	r2,-64(fp)
80205bd8:	10802028 	cmpgeui	r2,r2,128
80205bdc:	1000091e 	bne	r2,zero,80205c04 <vProtocolUsbTestAck+0x170>
			printf("Addr: 0x%08lX ; Data: 0x%04X \n", (alt_u32)pusiDataAddr, (*pusiDataAddr));
80205be0:	e0fff117 	ldw	r3,-60(fp)
80205be4:	e0bff117 	ldw	r2,-60(fp)
80205be8:	1080000b 	ldhu	r2,0(r2)
80205bec:	10bfffcc 	andi	r2,r2,65535
80205bf0:	100d883a 	mov	r6,r2
80205bf4:	180b883a 	mov	r5,r3
80205bf8:	012008b4 	movhi	r4,32802
80205bfc:	2135bd04 	addi	r4,r4,-10508
80205c00:	0206c0c0 	call	80206c0c <printf>
		}
		pusiDataAddr++;
80205c04:	e0bff117 	ldw	r2,-60(fp)
80205c08:	10800084 	addi	r2,r2,2
80205c0c:	e0bff115 	stw	r2,-60(fp)

	while (!bStopRx) {}

	alt_u32 uliDataCnt = 0;
	alt_u16 *pusiDataAddr = (alt_u16 *)uliMemOffset;
	for (uliDataCnt = 0; uliDataCnt < pxFtdi->xFtdiHalfCcdReplyStatus.uliHalfCcdImgLengthBytes/2 + 64; uliDataCnt++) {
80205c10:	e0bff017 	ldw	r2,-64(fp)
80205c14:	10800044 	addi	r2,r2,1
80205c18:	e0bff015 	stw	r2,-64(fp)
80205c1c:	e0bff217 	ldw	r2,-56(fp)
80205c20:	10801d17 	ldw	r2,116(r2)
80205c24:	1004d07a 	srli	r2,r2,1
80205c28:	10801004 	addi	r2,r2,64
80205c2c:	e0fff017 	ldw	r3,-64(fp)
80205c30:	18bfe836 	bltu	r3,r2,80205bd4 <__reset+0xfa1e5bd4>
			printf("Addr: 0x%08lX ; Data: 0x%04X \n", (alt_u32)pusiDataAddr, (*pusiDataAddr));
		}
		pusiDataAddr++;
	}

	while (1) {}
80205c34:	003fff06 	br	80205c34 <__reset+0xfa1e5c34>

80205c38 <vFillCheckMemoryPattern>:

	printf("\n\n");

}

void vFillCheckMemoryPattern(alt_u32 uliMemPatternOffset, alt_u32 uliMemPayloadOffset, alt_u32 uliPayloadLength, alt_u8 ucMemId, alt_u8 ucCcd, alt_u8 ucSide, alt_u16 usiHeight, alt_u16 usiWidth, alt_u16 usiExpNum, bool bMemDump){
80205c38:	deffee04 	addi	sp,sp,-72
80205c3c:	dfc01115 	stw	ra,68(sp)
80205c40:	df001015 	stw	fp,64(sp)
80205c44:	df001004 	addi	fp,sp,64
80205c48:	e13ff715 	stw	r4,-36(fp)
80205c4c:	e17ff815 	stw	r5,-32(fp)
80205c50:	e1bff915 	stw	r6,-28(fp)
80205c54:	e1800217 	ldw	r6,8(fp)
80205c58:	e1400317 	ldw	r5,12(fp)
80205c5c:	e1000417 	ldw	r4,16(fp)
80205c60:	e0c00517 	ldw	r3,20(fp)
80205c64:	e0800617 	ldw	r2,24(fp)
80205c68:	e1fffa05 	stb	r7,-24(fp)
80205c6c:	e1bffb05 	stb	r6,-20(fp)
80205c70:	e17ffc05 	stb	r5,-16(fp)
80205c74:	e13ffd0d 	sth	r4,-12(fp)
80205c78:	e0fffe0d 	sth	r3,-8(fp)
80205c7c:	e0bfff0d 	sth	r2,-4(fp)

	// Generate Pattern
	pattern_createPattern(ucMemId, uliMemPatternOffset, ucCcd, ucSide, usiWidth, usiHeight, (alt_u8)usiExpNum);
80205c80:	e23ffa03 	ldbu	r8,-24(fp)
80205c84:	e17ffb03 	ldbu	r5,-20(fp)
80205c88:	e1bffc03 	ldbu	r6,-16(fp)
80205c8c:	e0bffe0b 	ldhu	r2,-8(fp)
80205c90:	e0fffd0b 	ldhu	r3,-12(fp)
80205c94:	e13fff0b 	ldhu	r4,-4(fp)
80205c98:	21003fcc 	andi	r4,r4,255
80205c9c:	d9000215 	stw	r4,8(sp)
80205ca0:	d8c00115 	stw	r3,4(sp)
80205ca4:	d8800015 	stw	r2,0(sp)
80205ca8:	300f883a 	mov	r7,r6
80205cac:	280d883a 	mov	r6,r5
80205cb0:	e17ff717 	ldw	r5,-36(fp)
80205cb4:	4009883a 	mov	r4,r8
80205cb8:	0205ebc0 	call	80205ebc <pattern_createPattern>

	// Check and Dump Pattern 32b
	alt_u16 ucErrorCnt = 0;
80205cbc:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 ucDataCnt = 0;
80205cc0:	e03ff415 	stw	zero,-48(fp)
	alt_u64 *puliDataAddr = (alt_u64 *)uliMemPatternOffset;
80205cc4:	e0bff717 	ldw	r2,-36(fp)
80205cc8:	e0bff515 	stw	r2,-44(fp)
	alt_u64 *puliPayloadAddr = (alt_u64 *)uliMemPayloadOffset;
80205ccc:	e0bff817 	ldw	r2,-32(fp)
80205cd0:	e0bff615 	stw	r2,-40(fp)
	puliPayloadAddr += 4;
80205cd4:	e0bff617 	ldw	r2,-40(fp)
80205cd8:	10800804 	addi	r2,r2,32
80205cdc:	e0bff615 	stw	r2,-40(fp)
	for (ucDataCnt = 0; ucDataCnt < (uliPayloadLength)/8; ucDataCnt++) {
80205ce0:	e03ff415 	stw	zero,-48(fp)
80205ce4:	00003406 	br	80205db8 <vFillCheckMemoryPattern+0x180>
		if (bMemDump) {
80205ce8:	e0800717 	ldw	r2,28(fp)
80205cec:	10000d26 	beq	r2,zero,80205d24 <vFillCheckMemoryPattern+0xec>
//			printf("Addr: 0x%08lX, Data: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliDataAddr));
			printf("Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
80205cf0:	e0bff617 	ldw	r2,-40(fp)
80205cf4:	12000017 	ldw	r8,0(r2)
80205cf8:	12400117 	ldw	r9,4(r2)
80205cfc:	e13ff517 	ldw	r4,-44(fp)
80205d00:	20800017 	ldw	r2,0(r4)
80205d04:	20c00117 	ldw	r3,4(r4)
80205d08:	d8c00015 	stw	r3,0(sp)
80205d0c:	100f883a 	mov	r7,r2
80205d10:	400b883a 	mov	r5,r8
80205d14:	480d883a 	mov	r6,r9
80205d18:	012008b4 	movhi	r4,32802
80205d1c:	2135c504 	addi	r4,r4,-10476
80205d20:	0206c0c0 	call	80206c0c <printf>

//		if (ucDataCnt >= 6374820/8) {
//			printf("Addr: 0x%08lX, Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
//		}

		if ((alt_u64)(*puliDataAddr) != (alt_u64)(*puliPayloadAddr)) {
80205d24:	e0bff517 	ldw	r2,-44(fp)
80205d28:	11000017 	ldw	r4,0(r2)
80205d2c:	11400117 	ldw	r5,4(r2)
80205d30:	e1bff617 	ldw	r6,-40(fp)
80205d34:	30800017 	ldw	r2,0(r6)
80205d38:	30c00117 	ldw	r3,4(r6)
80205d3c:	2080011e 	bne	r4,r2,80205d44 <vFillCheckMemoryPattern+0x10c>
80205d40:	28c01426 	beq	r5,r3,80205d94 <vFillCheckMemoryPattern+0x15c>
			ucErrorCnt++;
80205d44:	e0bff30b 	ldhu	r2,-52(fp)
80205d48:	10800044 	addi	r2,r2,1
80205d4c:	e0bff30d 	sth	r2,-52(fp)
			if (!bMemDump) {
80205d50:	e0800717 	ldw	r2,28(fp)
80205d54:	10000f1e 	bne	r2,zero,80205d94 <vFillCheckMemoryPattern+0x15c>
				printf("Addr: 0x%08lX, Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
80205d58:	e23ff517 	ldw	r8,-44(fp)
80205d5c:	e0bff617 	ldw	r2,-40(fp)
80205d60:	11000017 	ldw	r4,0(r2)
80205d64:	11400117 	ldw	r5,4(r2)
80205d68:	e1bff517 	ldw	r6,-44(fp)
80205d6c:	30800017 	ldw	r2,0(r6)
80205d70:	30c00117 	ldw	r3,4(r6)
80205d74:	d8800015 	stw	r2,0(sp)
80205d78:	d8c00115 	stw	r3,4(sp)
80205d7c:	200d883a 	mov	r6,r4
80205d80:	280f883a 	mov	r7,r5
80205d84:	400b883a 	mov	r5,r8
80205d88:	012008b4 	movhi	r4,32802
80205d8c:	2135d004 	addi	r4,r4,-10432
80205d90:	0206c0c0 	call	80206c0c <printf>
			}
		}
		puliDataAddr++; puliPayloadAddr++;
80205d94:	e0bff517 	ldw	r2,-44(fp)
80205d98:	10800204 	addi	r2,r2,8
80205d9c:	e0bff515 	stw	r2,-44(fp)
80205da0:	e0bff617 	ldw	r2,-40(fp)
80205da4:	10800204 	addi	r2,r2,8
80205da8:	e0bff615 	stw	r2,-40(fp)
	alt_u16 ucErrorCnt = 0;
	alt_u32 ucDataCnt = 0;
	alt_u64 *puliDataAddr = (alt_u64 *)uliMemPatternOffset;
	alt_u64 *puliPayloadAddr = (alt_u64 *)uliMemPayloadOffset;
	puliPayloadAddr += 4;
	for (ucDataCnt = 0; ucDataCnt < (uliPayloadLength)/8; ucDataCnt++) {
80205dac:	e0bff417 	ldw	r2,-48(fp)
80205db0:	10800044 	addi	r2,r2,1
80205db4:	e0bff415 	stw	r2,-48(fp)
80205db8:	e0bff917 	ldw	r2,-28(fp)
80205dbc:	1004d0fa 	srli	r2,r2,3
80205dc0:	e0fff417 	ldw	r3,-48(fp)
80205dc4:	18bfc836 	bltu	r3,r2,80205ce8 <__reset+0xfa1e5ce8>
			}
		}
		puliDataAddr++; puliPayloadAddr++;
	}

	if (ucErrorCnt > 0) {
80205dc8:	e0bff30b 	ldhu	r2,-52(fp)
80205dcc:	10000626 	beq	r2,zero,80205de8 <vFillCheckMemoryPattern+0x1b0>
		printf("Pattern and Payload does not match!! %04d errors!! \n", ucErrorCnt);
80205dd0:	e0bff30b 	ldhu	r2,-52(fp)
80205dd4:	100b883a 	mov	r5,r2
80205dd8:	012008b4 	movhi	r4,32802
80205ddc:	2135de04 	addi	r4,r4,-10376
80205de0:	0206c0c0 	call	80206c0c <printf>
	} else {
		printf("Pattern and Payload match!! Payload Length: %ldB\n", uliPayloadLength);
	}

}
80205de4:	00000406 	br	80205df8 <vFillCheckMemoryPattern+0x1c0>
	}

	if (ucErrorCnt > 0) {
		printf("Pattern and Payload does not match!! %04d errors!! \n", ucErrorCnt);
	} else {
		printf("Pattern and Payload match!! Payload Length: %ldB\n", uliPayloadLength);
80205de8:	e17ff917 	ldw	r5,-28(fp)
80205dec:	012008b4 	movhi	r4,32802
80205df0:	2135ec04 	addi	r4,r4,-10320
80205df4:	0206c0c0 	call	80206c0c <printf>
	}

}
80205df8:	0001883a 	nop
80205dfc:	e037883a 	mov	sp,fp
80205e00:	dfc00117 	ldw	ra,4(sp)
80205e04:	df000017 	ldw	fp,0(sp)
80205e08:	dec00204 	addi	sp,sp,8
80205e0c:	f800283a 	ret

80205e10 <uliLittleToBigEndianPixel>:
//
//	return uliBigEndianDword;
//}


alt_u32 uliLittleToBigEndianPixel(alt_u32 uliLittleEndianDword){
80205e10:	defffc04 	addi	sp,sp,-16
80205e14:	df000315 	stw	fp,12(sp)
80205e18:	df000304 	addi	fp,sp,12
80205e1c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliBigEndianDword;

	alt_u16 uiWords[2];
	uiWords[0] = (alt_u16)((uliLittleEndianDword & 0x0000FFFF) >> 0);
80205e20:	e0bfff17 	ldw	r2,-4(fp)
80205e24:	e0bffe0d 	sth	r2,-8(fp)
	uiWords[1] = (alt_u16)((uliLittleEndianDword & 0xFFFF0000) >> 16);
80205e28:	e0bfff17 	ldw	r2,-4(fp)
80205e2c:	1004d43a 	srli	r2,r2,16
80205e30:	e0bffe8d 	sth	r2,-6(fp)

	uliBigEndianDword = (alt_u32)(
		((uiWords[0] << 16) & 0xFFFF0000) |
80205e34:	e0bffe0b 	ldhu	r2,-8(fp)
80205e38:	10bfffcc 	andi	r2,r2,65535
80205e3c:	1004943a 	slli	r2,r2,16
80205e40:	1007883a 	mov	r3,r2
		((uiWords[1] << 0) & 0x0000FFFF));
80205e44:	e0bffe8b 	ldhu	r2,-6(fp)

	alt_u16 uiWords[2];
	uiWords[0] = (alt_u16)((uliLittleEndianDword & 0x0000FFFF) >> 0);
	uiWords[1] = (alt_u16)((uliLittleEndianDword & 0xFFFF0000) >> 16);

	uliBigEndianDword = (alt_u32)(
80205e48:	10bfffcc 	andi	r2,r2,65535
80205e4c:	1884b03a 	or	r2,r3,r2
80205e50:	e0bffd15 	stw	r2,-12(fp)
		((uiWords[0] << 16) & 0xFFFF0000) |
		((uiWords[1] << 0) & 0x0000FFFF));

	return uliBigEndianDword;
80205e54:	e0bffd17 	ldw	r2,-12(fp)
}
80205e58:	e037883a 	mov	sp,fp
80205e5c:	df000017 	ldw	fp,0(sp)
80205e60:	dec00104 	addi	sp,sp,4
80205e64:	f800283a 	ret

80205e68 <vLittleToBigEndianMask>:

void vLittleToBigEndianMask(alt_u32 uliLittleEndianDword[2]){
80205e68:	defffd04 	addi	sp,sp,-12
80205e6c:	df000215 	stw	fp,8(sp)
80205e70:	df000204 	addi	fp,sp,8
80205e74:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliTemp = 0;
80205e78:	e03ffe15 	stw	zero,-8(fp)

	uliTemp = uliLittleEndianDword[0];
80205e7c:	e0bfff17 	ldw	r2,-4(fp)
80205e80:	10800017 	ldw	r2,0(r2)
80205e84:	e0bffe15 	stw	r2,-8(fp)
	uliLittleEndianDword[0] = uliLittleEndianDword[1];
80205e88:	e0bfff17 	ldw	r2,-4(fp)
80205e8c:	10c00117 	ldw	r3,4(r2)
80205e90:	e0bfff17 	ldw	r2,-4(fp)
80205e94:	10c00015 	stw	r3,0(r2)
	uliLittleEndianDword[1] = uliTemp;
80205e98:	e0bfff17 	ldw	r2,-4(fp)
80205e9c:	10800104 	addi	r2,r2,4
80205ea0:	e0fffe17 	ldw	r3,-8(fp)
80205ea4:	10c00015 	stw	r3,0(r2)

}
80205ea8:	0001883a 	nop
80205eac:	e037883a 	mov	sp,fp
80205eb0:	df000017 	ldw	fp,0(sp)
80205eb4:	dec00104 	addi	sp,sp,4
80205eb8:	f800283a 	ret

80205ebc <pattern_createPattern>:
#include "pattern.h"

alt_u32 pattern_createPattern(alt_u8 mem_number, alt_u32 mem_offset, alt_u8 ccd_number, alt_u8 ccd_side, alt_u32 width_cols, alt_u32 height_rows, alt_u8 timecode)
{
80205ebc:	deffef04 	addi	sp,sp,-68
80205ec0:	dfc01015 	stw	ra,64(sp)
80205ec4:	df000f15 	stw	fp,60(sp)
80205ec8:	dcc00e15 	stw	r19,56(sp)
80205ecc:	dc800d15 	stw	r18,52(sp)
80205ed0:	dc400c15 	stw	r17,48(sp)
80205ed4:	dc000b15 	stw	r16,44(sp)
80205ed8:	df000f04 	addi	fp,sp,60
80205edc:	2011883a 	mov	r8,r4
80205ee0:	e17ff815 	stw	r5,-32(fp)
80205ee4:	3009883a 	mov	r4,r6
80205ee8:	3807883a 	mov	r3,r7
80205eec:	e0800417 	ldw	r2,16(fp)
80205ef0:	e23ff705 	stb	r8,-36(fp)
80205ef4:	e13ff905 	stb	r4,-28(fp)
80205ef8:	e0fffa05 	stb	r3,-24(fp)
80205efc:	e0bffb05 	stb	r2,-20(fp)
	bDdr2SwitchMemory(mem_number); // Switch to the desired memory
80205f00:	e0bff703 	ldbu	r2,-36(fp)
80205f04:	1009883a 	mov	r4,r2
80205f08:	02012940 	call	80201294 <bDdr2SwitchMemory>
	alt_u32 offset = mem_offset;
80205f0c:	e0bff817 	ldw	r2,-32(fp)
80205f10:	e0bff115 	stw	r2,-60(fp)
	alt_u8 i = 0;
80205f14:	e03ff205 	stb	zero,-56(fp)
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
80205f18:	e0bff117 	ldw	r2,-60(fp)
80205f1c:	e0bff315 	stw	r2,-52(fp)
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
80205f20:	e03ff415 	stw	zero,-48(fp)
80205f24:	00003706 	br	80206004 <pattern_createPattern+0x148>
	{
		for (alt_u32 col = 0; col < width_cols; col++) // column sweep
80205f28:	e03ff515 	stw	zero,-44(fp)
80205f2c:	00002f06 	br	80205fec <pattern_createPattern+0x130>
		{
			if (i == 64) // filled one block of memory, time to save full pattern and readress the structure
80205f30:	e0bff203 	ldbu	r2,-56(fp)
80205f34:	10801018 	cmpnei	r2,r2,64
80205f38:	10000b1e 	bne	r2,zero,80205f68 <pattern_createPattern+0xac>
			{
				pxPixelData->ulliMask = PATTERN_MEMORY_FULLMASK;
80205f3c:	e0bff317 	ldw	r2,-52(fp)
80205f40:	00ffffc4 	movi	r3,-1
80205f44:	10c02015 	stw	r3,128(r2)
80205f48:	00ffffc4 	movi	r3,-1
80205f4c:	10c02115 	stw	r3,132(r2)
				offset += sizeof(TSdmaPixelDataBlock);
80205f50:	e0bff117 	ldw	r2,-60(fp)
80205f54:	10802204 	addi	r2,r2,136
80205f58:	e0bff115 	stw	r2,-60(fp)
				pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset);
80205f5c:	e0bff117 	ldw	r2,-60(fp)
80205f60:	e0bff315 	stw	r2,-52(fp)
				i = 0;
80205f64:	e03ff205 	stb	zero,-56(fp)
			}
			// Generate pattern pixel (16-bits)
			pxPixelData->usiPixel[i++] = PATTERN_MASK_TIMECODE(timecode) | PATTERN_MASK_CCDNUMBER(ccd_number) | PATTERN_MASK_CCDSIDE(ccd_side) | PATTERN_MASK_ROW(row) | PATTERN_MASK_COLUMN(col);
80205f68:	e0bff203 	ldbu	r2,-56(fp)
80205f6c:	10c00044 	addi	r3,r2,1
80205f70:	e0fff205 	stb	r3,-56(fp)
80205f74:	10803fcc 	andi	r2,r2,255
80205f78:	e0fffb03 	ldbu	r3,-20(fp)
80205f7c:	1806937a 	slli	r3,r3,13
80205f80:	1809883a 	mov	r4,r3
80205f84:	e0fff903 	ldbu	r3,-28(fp)
80205f88:	18c000cc 	andi	r3,r3,3
80205f8c:	180692fa 	slli	r3,r3,11
80205f90:	20c6b03a 	or	r3,r4,r3
80205f94:	1809883a 	mov	r4,r3
80205f98:	e0fffa03 	ldbu	r3,-24(fp)
80205f9c:	18c0004c 	andi	r3,r3,1
80205fa0:	180692ba 	slli	r3,r3,10
80205fa4:	20c6b03a 	or	r3,r4,r3
80205fa8:	1809883a 	mov	r4,r3
80205fac:	e0fff417 	ldw	r3,-48(fp)
80205fb0:	18c007cc 	andi	r3,r3,31
80205fb4:	1806917a 	slli	r3,r3,5
80205fb8:	20c6b03a 	or	r3,r4,r3
80205fbc:	1809883a 	mov	r4,r3
80205fc0:	e0fff517 	ldw	r3,-44(fp)
80205fc4:	18c007cc 	andi	r3,r3,31
80205fc8:	20c6b03a 	or	r3,r4,r3
80205fcc:	1809883a 	mov	r4,r3
80205fd0:	e0fff317 	ldw	r3,-52(fp)
80205fd4:	1085883a 	add	r2,r2,r2
80205fd8:	1885883a 	add	r2,r3,r2
80205fdc:	1100000d 	sth	r4,0(r2)
	alt_u32 offset = mem_offset;
	alt_u8 i = 0;
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
	{
		for (alt_u32 col = 0; col < width_cols; col++) // column sweep
80205fe0:	e0bff517 	ldw	r2,-44(fp)
80205fe4:	10800044 	addi	r2,r2,1
80205fe8:	e0bff515 	stw	r2,-44(fp)
80205fec:	e0fff517 	ldw	r3,-44(fp)
80205ff0:	e0800217 	ldw	r2,8(fp)
80205ff4:	18bfce36 	bltu	r3,r2,80205f30 <__reset+0xfa1e5f30>
{
	bDdr2SwitchMemory(mem_number); // Switch to the desired memory
	alt_u32 offset = mem_offset;
	alt_u8 i = 0;
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
80205ff8:	e0bff417 	ldw	r2,-48(fp)
80205ffc:	10800044 	addi	r2,r2,1
80206000:	e0bff415 	stw	r2,-48(fp)
80206004:	e0fff417 	ldw	r3,-48(fp)
80206008:	e0800317 	ldw	r2,12(fp)
8020600c:	18bfc636 	bltu	r3,r2,80205f28 <__reset+0xfa1e5f28>
//			pxPixelData->usiPixel[i++] = PATTERN_MASK_TIMECODE(PATTERN_TIMECODE_VALUE) | PATTERN_MASK_CCDNUMBER(ccd_number) | PATTERN_MASK_CCDSIDE(ccd_side) | PATTERN_MASK_ROW(row) | PATTERN_MASK_COLUMN(col);
			//pxPixelData->usiPixel[i++] = 0xFFFF;
		}
	}
	//pxPixelData->ulliMask = xSimMeb.xFeeControl.xNfee[0].xMemMap.xCommon.ucPaddingMask.ullWord;
	pxPixelData->ulliMask = 0;
80206010:	e0bff317 	ldw	r2,-52(fp)
80206014:	10002015 	stw	zero,128(r2)
80206018:	10002115 	stw	zero,132(r2)
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
8020601c:	e03ff605 	stb	zero,-40(fp)
80206020:	00001c06 	br	80206094 <pattern_createPattern+0x1d8>
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
80206024:	e13ff317 	ldw	r4,-52(fp)
80206028:	20802017 	ldw	r2,128(r4)
8020602c:	20c02117 	ldw	r3,132(r4)
80206030:	e13ff603 	ldbu	r4,-40(fp)
80206034:	217ff804 	addi	r5,r4,-32
80206038:	28000416 	blt	r5,zero,8020604c <pattern_createPattern+0x190>
8020603c:	01200034 	movhi	r4,32768
80206040:	2160d83a 	srl	r16,r4,r5
80206044:	0023883a 	mov	r17,zero
80206048:	00000a06 	br	80206074 <pattern_createPattern+0x1b8>
8020604c:	01600034 	movhi	r5,32768
80206050:	280c907a 	slli	r6,r5,1
80206054:	014007c4 	movi	r5,31
80206058:	290bc83a 	sub	r5,r5,r4
8020605c:	314a983a 	sll	r5,r6,r5
80206060:	000d883a 	mov	r6,zero
80206064:	3120d83a 	srl	r16,r6,r4
80206068:	2c20b03a 	or	r16,r5,r16
8020606c:	01600034 	movhi	r5,32768
80206070:	2922d83a 	srl	r17,r5,r4
80206074:	1424b03a 	or	r18,r2,r16
80206078:	1c66b03a 	or	r19,r3,r17
8020607c:	e0bff317 	ldw	r2,-52(fp)
80206080:	14802015 	stw	r18,128(r2)
80206084:	14c02115 	stw	r19,132(r2)
			//pxPixelData->usiPixel[i++] = 0xFFFF;
		}
	}
	//pxPixelData->ulliMask = xSimMeb.xFeeControl.xNfee[0].xMemMap.xCommon.ucPaddingMask.ullWord;
	pxPixelData->ulliMask = 0;
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
80206088:	e0bff603 	ldbu	r2,-40(fp)
8020608c:	10800044 	addi	r2,r2,1
80206090:	e0bff605 	stb	r2,-40(fp)
80206094:	e0fff603 	ldbu	r3,-40(fp)
80206098:	e0bff203 	ldbu	r2,-56(fp)
8020609c:	18bfe136 	bltu	r3,r2,80206024 <__reset+0xfa1e6024>
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
	}

	while (i < 64) {
802060a0:	00000806 	br	802060c4 <pattern_createPattern+0x208>
		pxPixelData->usiPixel[i++] = 0x0000;
802060a4:	e0bff203 	ldbu	r2,-56(fp)
802060a8:	10c00044 	addi	r3,r2,1
802060ac:	e0fff205 	stb	r3,-56(fp)
802060b0:	10803fcc 	andi	r2,r2,255
802060b4:	e0fff317 	ldw	r3,-52(fp)
802060b8:	1085883a 	add	r2,r2,r2
802060bc:	1885883a 	add	r2,r3,r2
802060c0:	1000000d 	sth	zero,0(r2)
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
	}

	while (i < 64) {
802060c4:	e0bff203 	ldbu	r2,-56(fp)
802060c8:	10801030 	cmpltui	r2,r2,64
802060cc:	103ff51e 	bne	r2,zero,802060a4 <__reset+0xfa1e60a4>
		pxPixelData->usiPixel[i++] = 0x0000;
	}

	offset += sizeof(TSdmaPixelDataBlock); // increment offset so we return the next available memory block
802060d0:	e0bff117 	ldw	r2,-60(fp)
802060d4:	10802204 	addi	r2,r2,136
802060d8:	e0bff115 	stw	r2,-60(fp)
	return offset;
802060dc:	e0bff117 	ldw	r2,-60(fp)
}
802060e0:	e6fffc04 	addi	sp,fp,-16
802060e4:	dfc00517 	ldw	ra,20(sp)
802060e8:	df000417 	ldw	fp,16(sp)
802060ec:	dcc00317 	ldw	r19,12(sp)
802060f0:	dc800217 	ldw	r18,8(sp)
802060f4:	dc400117 	ldw	r17,4(sp)
802060f8:	dc000017 	ldw	r16,0(sp)
802060fc:	dec00604 	addi	sp,sp,24
80206100:	f800283a 	ret

80206104 <__divsf3>:
80206104:	defff504 	addi	sp,sp,-44
80206108:	200cd5fa 	srli	r6,r4,23
8020610c:	dcc00415 	stw	r19,16(sp)
80206110:	2026d7fa 	srli	r19,r4,31
80206114:	00c02034 	movhi	r3,128
80206118:	dd800715 	stw	r22,28(sp)
8020611c:	dd000515 	stw	r20,20(sp)
80206120:	dc800315 	stw	r18,12(sp)
80206124:	18ffffc4 	addi	r3,r3,-1
80206128:	dfc00a15 	stw	ra,40(sp)
8020612c:	df000915 	stw	fp,36(sp)
80206130:	ddc00815 	stw	r23,32(sp)
80206134:	dd400615 	stw	r21,24(sp)
80206138:	dc400215 	stw	r17,8(sp)
8020613c:	dc000115 	stw	r16,4(sp)
80206140:	35003fcc 	andi	r20,r6,255
80206144:	1924703a 	and	r18,r3,r4
80206148:	9d803fcc 	andi	r22,r19,255
8020614c:	a0005226 	beq	r20,zero,80206298 <__divsf3+0x194>
80206150:	00803fc4 	movi	r2,255
80206154:	a0802e26 	beq	r20,r2,80206210 <__divsf3+0x10c>
80206158:	91002034 	orhi	r4,r18,128
8020615c:	202490fa 	slli	r18,r4,3
80206160:	a53fe044 	addi	r20,r20,-127
80206164:	0021883a 	mov	r16,zero
80206168:	002f883a 	mov	r23,zero
8020616c:	280cd5fa 	srli	r6,r5,23
80206170:	282ad7fa 	srli	r21,r5,31
80206174:	00c02034 	movhi	r3,128
80206178:	18ffffc4 	addi	r3,r3,-1
8020617c:	31803fcc 	andi	r6,r6,255
80206180:	1962703a 	and	r17,r3,r5
80206184:	af003fcc 	andi	fp,r21,255
80206188:	30004a26 	beq	r6,zero,802062b4 <__divsf3+0x1b0>
8020618c:	00803fc4 	movi	r2,255
80206190:	30804526 	beq	r6,r2,802062a8 <__divsf3+0x1a4>
80206194:	89402034 	orhi	r5,r17,128
80206198:	282290fa 	slli	r17,r5,3
8020619c:	31bfe044 	addi	r6,r6,-127
802061a0:	000b883a 	mov	r5,zero
802061a4:	2c20b03a 	or	r16,r5,r16
802061a8:	802090ba 	slli	r16,r16,2
802061ac:	00a00834 	movhi	r2,32800
802061b0:	10987404 	addi	r2,r2,25040
802061b4:	80a1883a 	add	r16,r16,r2
802061b8:	81000017 	ldw	r4,0(r16)
802061bc:	9d46f03a 	xor	r3,r19,r21
802061c0:	180f883a 	mov	r7,r3
802061c4:	18803fcc 	andi	r2,r3,255
802061c8:	a18dc83a 	sub	r6,r20,r6
802061cc:	2000683a 	jmp	r4
802061d0:	802063b4 	orhi	zero,r16,33166
802061d4:	80206238 	rdprs	zero,r16,-32376
802061d8:	802063a8 	cmpgeui	zero,r16,33166
802061dc:	80206224 	muli	zero,r16,-32376
802061e0:	802063a8 	cmpgeui	zero,r16,33166
802061e4:	80206380 	call	88020638 <__reset+0x2000638>
802061e8:	802063a8 	cmpgeui	zero,r16,33166
802061ec:	80206224 	muli	zero,r16,-32376
802061f0:	80206238 	rdprs	zero,r16,-32376
802061f4:	80206238 	rdprs	zero,r16,-32376
802061f8:	80206380 	call	88020638 <__reset+0x2000638>
802061fc:	80206224 	muli	zero,r16,-32376
80206200:	80206494 	ori	zero,r16,33170
80206204:	80206494 	ori	zero,r16,33170
80206208:	80206494 	ori	zero,r16,33170
8020620c:	80206448 	cmpgei	zero,r16,-32367
80206210:	9000581e 	bne	r18,zero,80206374 <__divsf3+0x270>
80206214:	04000204 	movi	r16,8
80206218:	05c00084 	movi	r23,2
8020621c:	003fd306 	br	8020616c <__reset+0xfa1e616c>
80206220:	0023883a 	mov	r17,zero
80206224:	e02d883a 	mov	r22,fp
80206228:	282f883a 	mov	r23,r5
8020622c:	00800084 	movi	r2,2
80206230:	b8808f1e 	bne	r23,r2,80206470 <__divsf3+0x36c>
80206234:	b005883a 	mov	r2,r22
80206238:	11c0004c 	andi	r7,r2,1
8020623c:	013fffc4 	movi	r4,-1
80206240:	000d883a 	mov	r6,zero
80206244:	21003fcc 	andi	r4,r4,255
80206248:	200895fa 	slli	r4,r4,23
8020624c:	38803fcc 	andi	r2,r7,255
80206250:	00c02034 	movhi	r3,128
80206254:	100497fa 	slli	r2,r2,31
80206258:	18ffffc4 	addi	r3,r3,-1
8020625c:	30c6703a 	and	r3,r6,r3
80206260:	1906b03a 	or	r3,r3,r4
80206264:	1884b03a 	or	r2,r3,r2
80206268:	dfc00a17 	ldw	ra,40(sp)
8020626c:	df000917 	ldw	fp,36(sp)
80206270:	ddc00817 	ldw	r23,32(sp)
80206274:	dd800717 	ldw	r22,28(sp)
80206278:	dd400617 	ldw	r21,24(sp)
8020627c:	dd000517 	ldw	r20,20(sp)
80206280:	dcc00417 	ldw	r19,16(sp)
80206284:	dc800317 	ldw	r18,12(sp)
80206288:	dc400217 	ldw	r17,8(sp)
8020628c:	dc000117 	ldw	r16,4(sp)
80206290:	dec00b04 	addi	sp,sp,44
80206294:	f800283a 	ret
80206298:	90002b1e 	bne	r18,zero,80206348 <__divsf3+0x244>
8020629c:	04000104 	movi	r16,4
802062a0:	05c00044 	movi	r23,1
802062a4:	003fb106 	br	8020616c <__reset+0xfa1e616c>
802062a8:	8800251e 	bne	r17,zero,80206340 <__divsf3+0x23c>
802062ac:	01400084 	movi	r5,2
802062b0:	00000206 	br	802062bc <__divsf3+0x1b8>
802062b4:	88001a1e 	bne	r17,zero,80206320 <__divsf3+0x21c>
802062b8:	01400044 	movi	r5,1
802062bc:	8160b03a 	or	r16,r16,r5
802062c0:	802090ba 	slli	r16,r16,2
802062c4:	00e00834 	movhi	r3,32800
802062c8:	18d8b804 	addi	r3,r3,25312
802062cc:	80e1883a 	add	r16,r16,r3
802062d0:	80c00017 	ldw	r3,0(r16)
802062d4:	9d44f03a 	xor	r2,r19,r21
802062d8:	a18dc83a 	sub	r6,r20,r6
802062dc:	1800683a 	jmp	r3
802062e0:	80206238 	rdprs	zero,r16,-32376
802062e4:	80206238 	rdprs	zero,r16,-32376
802062e8:	80206484 	addi	zero,r16,-32366
802062ec:	80206220 	cmpeqi	zero,r16,-32376
802062f0:	80206484 	addi	zero,r16,-32366
802062f4:	80206380 	call	88020638 <__reset+0x2000638>
802062f8:	80206484 	addi	zero,r16,-32366
802062fc:	80206220 	cmpeqi	zero,r16,-32376
80206300:	80206238 	rdprs	zero,r16,-32376
80206304:	80206238 	rdprs	zero,r16,-32376
80206308:	80206380 	call	88020638 <__reset+0x2000638>
8020630c:	80206220 	cmpeqi	zero,r16,-32376
80206310:	80206494 	ori	zero,r16,33170
80206314:	80206494 	ori	zero,r16,33170
80206318:	80206494 	ori	zero,r16,33170
8020631c:	802064ac 	andhi	zero,r16,33170
80206320:	8809883a 	mov	r4,r17
80206324:	02069300 	call	80206930 <__clzsi2>
80206328:	10fffec4 	addi	r3,r2,-5
8020632c:	10801d84 	addi	r2,r2,118
80206330:	88e2983a 	sll	r17,r17,r3
80206334:	008dc83a 	sub	r6,zero,r2
80206338:	000b883a 	mov	r5,zero
8020633c:	003f9906 	br	802061a4 <__reset+0xfa1e61a4>
80206340:	014000c4 	movi	r5,3
80206344:	003f9706 	br	802061a4 <__reset+0xfa1e61a4>
80206348:	9009883a 	mov	r4,r18
8020634c:	d9400015 	stw	r5,0(sp)
80206350:	02069300 	call	80206930 <__clzsi2>
80206354:	10fffec4 	addi	r3,r2,-5
80206358:	11801d84 	addi	r6,r2,118
8020635c:	90e4983a 	sll	r18,r18,r3
80206360:	01a9c83a 	sub	r20,zero,r6
80206364:	0021883a 	mov	r16,zero
80206368:	002f883a 	mov	r23,zero
8020636c:	d9400017 	ldw	r5,0(sp)
80206370:	003f7e06 	br	8020616c <__reset+0xfa1e616c>
80206374:	04000304 	movi	r16,12
80206378:	05c000c4 	movi	r23,3
8020637c:	003f7b06 	br	8020616c <__reset+0xfa1e616c>
80206380:	01802034 	movhi	r6,128
80206384:	000f883a 	mov	r7,zero
80206388:	31bfffc4 	addi	r6,r6,-1
8020638c:	013fffc4 	movi	r4,-1
80206390:	003fac06 	br	80206244 <__reset+0xfa1e6244>
80206394:	01400044 	movi	r5,1
80206398:	2909c83a 	sub	r4,r5,r4
8020639c:	00c006c4 	movi	r3,27
802063a0:	19004b0e 	bge	r3,r4,802064d0 <__divsf3+0x3cc>
802063a4:	114e703a 	and	r7,r2,r5
802063a8:	0009883a 	mov	r4,zero
802063ac:	000d883a 	mov	r6,zero
802063b0:	003fa406 	br	80206244 <__reset+0xfa1e6244>
802063b4:	9006917a 	slli	r3,r18,5
802063b8:	8822917a 	slli	r17,r17,5
802063bc:	1c40372e 	bgeu	r3,r17,8020649c <__divsf3+0x398>
802063c0:	31bfffc4 	addi	r6,r6,-1
802063c4:	010006c4 	movi	r4,27
802063c8:	000b883a 	mov	r5,zero
802063cc:	180f883a 	mov	r7,r3
802063d0:	294b883a 	add	r5,r5,r5
802063d4:	18c7883a 	add	r3,r3,r3
802063d8:	38000116 	blt	r7,zero,802063e0 <__divsf3+0x2dc>
802063dc:	1c400236 	bltu	r3,r17,802063e8 <__divsf3+0x2e4>
802063e0:	1c47c83a 	sub	r3,r3,r17
802063e4:	29400054 	ori	r5,r5,1
802063e8:	213fffc4 	addi	r4,r4,-1
802063ec:	203ff71e 	bne	r4,zero,802063cc <__reset+0xfa1e63cc>
802063f0:	1806c03a 	cmpne	r3,r3,zero
802063f4:	1962b03a 	or	r17,r3,r5
802063f8:	31001fc4 	addi	r4,r6,127
802063fc:	013fe50e 	bge	zero,r4,80206394 <__reset+0xfa1e6394>
80206400:	88c001cc 	andi	r3,r17,7
80206404:	18000426 	beq	r3,zero,80206418 <__divsf3+0x314>
80206408:	88c003cc 	andi	r3,r17,15
8020640c:	01400104 	movi	r5,4
80206410:	19400126 	beq	r3,r5,80206418 <__divsf3+0x314>
80206414:	8963883a 	add	r17,r17,r5
80206418:	88c2002c 	andhi	r3,r17,2048
8020641c:	18000426 	beq	r3,zero,80206430 <__divsf3+0x32c>
80206420:	00fe0034 	movhi	r3,63488
80206424:	18ffffc4 	addi	r3,r3,-1
80206428:	31002004 	addi	r4,r6,128
8020642c:	88e2703a 	and	r17,r17,r3
80206430:	00c03f84 	movi	r3,254
80206434:	193f8016 	blt	r3,r4,80206238 <__reset+0xfa1e6238>
80206438:	880c91ba 	slli	r6,r17,6
8020643c:	11c0004c 	andi	r7,r2,1
80206440:	300cd27a 	srli	r6,r6,9
80206444:	003f7f06 	br	80206244 <__reset+0xfa1e6244>
80206448:	9080102c 	andhi	r2,r18,64
8020644c:	10000226 	beq	r2,zero,80206458 <__divsf3+0x354>
80206450:	8880102c 	andhi	r2,r17,64
80206454:	10001826 	beq	r2,zero,802064b8 <__divsf3+0x3b4>
80206458:	00802034 	movhi	r2,128
8020645c:	91801034 	orhi	r6,r18,64
80206460:	10bfffc4 	addi	r2,r2,-1
80206464:	980f883a 	mov	r7,r19
80206468:	308c703a 	and	r6,r6,r2
8020646c:	003fc706 	br	8020638c <__reset+0xfa1e638c>
80206470:	008000c4 	movi	r2,3
80206474:	b8802d26 	beq	r23,r2,8020652c <__divsf3+0x428>
80206478:	00c00044 	movi	r3,1
8020647c:	b005883a 	mov	r2,r22
80206480:	b8ffdd1e 	bne	r23,r3,802063f8 <__reset+0xfa1e63f8>
80206484:	11c0004c 	andi	r7,r2,1
80206488:	0009883a 	mov	r4,zero
8020648c:	000d883a 	mov	r6,zero
80206490:	003f6c06 	br	80206244 <__reset+0xfa1e6244>
80206494:	9023883a 	mov	r17,r18
80206498:	003f6406 	br	8020622c <__reset+0xfa1e622c>
8020649c:	1c47c83a 	sub	r3,r3,r17
802064a0:	01000684 	movi	r4,26
802064a4:	01400044 	movi	r5,1
802064a8:	003fc806 	br	802063cc <__reset+0xfa1e63cc>
802064ac:	9080102c 	andhi	r2,r18,64
802064b0:	103fe926 	beq	r2,zero,80206458 <__reset+0xfa1e6458>
802064b4:	0023883a 	mov	r17,zero
802064b8:	00802034 	movhi	r2,128
802064bc:	89801034 	orhi	r6,r17,64
802064c0:	10bfffc4 	addi	r2,r2,-1
802064c4:	a80f883a 	mov	r7,r21
802064c8:	308c703a 	and	r6,r6,r2
802064cc:	003faf06 	br	8020638c <__reset+0xfa1e638c>
802064d0:	01c00804 	movi	r7,32
802064d4:	390fc83a 	sub	r7,r7,r4
802064d8:	89ce983a 	sll	r7,r17,r7
802064dc:	890ad83a 	srl	r5,r17,r4
802064e0:	380ec03a 	cmpne	r7,r7,zero
802064e4:	29cab03a 	or	r5,r5,r7
802064e8:	28c001cc 	andi	r3,r5,7
802064ec:	18000426 	beq	r3,zero,80206500 <__divsf3+0x3fc>
802064f0:	28c003cc 	andi	r3,r5,15
802064f4:	01000104 	movi	r4,4
802064f8:	19000126 	beq	r3,r4,80206500 <__divsf3+0x3fc>
802064fc:	290b883a 	add	r5,r5,r4
80206500:	28c1002c 	andhi	r3,r5,1024
80206504:	18000426 	beq	r3,zero,80206518 <__divsf3+0x414>
80206508:	11c0004c 	andi	r7,r2,1
8020650c:	01000044 	movi	r4,1
80206510:	000d883a 	mov	r6,zero
80206514:	003f4b06 	br	80206244 <__reset+0xfa1e6244>
80206518:	280a91ba 	slli	r5,r5,6
8020651c:	11c0004c 	andi	r7,r2,1
80206520:	0009883a 	mov	r4,zero
80206524:	280cd27a 	srli	r6,r5,9
80206528:	003f4606 	br	80206244 <__reset+0xfa1e6244>
8020652c:	00802034 	movhi	r2,128
80206530:	89801034 	orhi	r6,r17,64
80206534:	10bfffc4 	addi	r2,r2,-1
80206538:	b00f883a 	mov	r7,r22
8020653c:	308c703a 	and	r6,r6,r2
80206540:	003f9206 	br	8020638c <__reset+0xfa1e638c>

80206544 <__lesf2>:
80206544:	2004d5fa 	srli	r2,r4,23
80206548:	280cd5fa 	srli	r6,r5,23
8020654c:	00c02034 	movhi	r3,128
80206550:	18ffffc4 	addi	r3,r3,-1
80206554:	10803fcc 	andi	r2,r2,255
80206558:	01c03fc4 	movi	r7,255
8020655c:	1910703a 	and	r8,r3,r4
80206560:	31803fcc 	andi	r6,r6,255
80206564:	1946703a 	and	r3,r3,r5
80206568:	2008d7fa 	srli	r4,r4,31
8020656c:	280ad7fa 	srli	r5,r5,31
80206570:	11c01b26 	beq	r2,r7,802065e0 <__lesf2+0x9c>
80206574:	01c03fc4 	movi	r7,255
80206578:	31c01126 	beq	r6,r7,802065c0 <__lesf2+0x7c>
8020657c:	1000071e 	bne	r2,zero,8020659c <__lesf2+0x58>
80206580:	400f003a 	cmpeq	r7,r8,zero
80206584:	21003fcc 	andi	r4,r4,255
80206588:	3000081e 	bne	r6,zero,802065ac <__lesf2+0x68>
8020658c:	1800071e 	bne	r3,zero,802065ac <__lesf2+0x68>
80206590:	0005883a 	mov	r2,zero
80206594:	40000f1e 	bne	r8,zero,802065d4 <__lesf2+0x90>
80206598:	f800283a 	ret
8020659c:	21003fcc 	andi	r4,r4,255
802065a0:	30000a1e 	bne	r6,zero,802065cc <__lesf2+0x88>
802065a4:	18000b26 	beq	r3,zero,802065d4 <__lesf2+0x90>
802065a8:	000f883a 	mov	r7,zero
802065ac:	29403fcc 	andi	r5,r5,255
802065b0:	38000726 	beq	r7,zero,802065d0 <__lesf2+0x8c>
802065b4:	28000826 	beq	r5,zero,802065d8 <__lesf2+0x94>
802065b8:	00800044 	movi	r2,1
802065bc:	f800283a 	ret
802065c0:	183fee26 	beq	r3,zero,8020657c <__reset+0xfa1e657c>
802065c4:	00800084 	movi	r2,2
802065c8:	f800283a 	ret
802065cc:	29403fcc 	andi	r5,r5,255
802065d0:	21400626 	beq	r4,r5,802065ec <__lesf2+0xa8>
802065d4:	203ff826 	beq	r4,zero,802065b8 <__reset+0xfa1e65b8>
802065d8:	00bfffc4 	movi	r2,-1
802065dc:	f800283a 	ret
802065e0:	403fe426 	beq	r8,zero,80206574 <__reset+0xfa1e6574>
802065e4:	00800084 	movi	r2,2
802065e8:	f800283a 	ret
802065ec:	30bff916 	blt	r6,r2,802065d4 <__reset+0xfa1e65d4>
802065f0:	11800216 	blt	r2,r6,802065fc <__lesf2+0xb8>
802065f4:	1a3ff736 	bltu	r3,r8,802065d4 <__reset+0xfa1e65d4>
802065f8:	40c0022e 	bgeu	r8,r3,80206604 <__lesf2+0xc0>
802065fc:	203fee1e 	bne	r4,zero,802065b8 <__reset+0xfa1e65b8>
80206600:	003ff506 	br	802065d8 <__reset+0xfa1e65d8>
80206604:	0005883a 	mov	r2,zero
80206608:	f800283a 	ret

8020660c <__floatsisf>:
8020660c:	defffd04 	addi	sp,sp,-12
80206610:	dfc00215 	stw	ra,8(sp)
80206614:	dc400115 	stw	r17,4(sp)
80206618:	dc000015 	stw	r16,0(sp)
8020661c:	20003526 	beq	r4,zero,802066f4 <__floatsisf+0xe8>
80206620:	2021883a 	mov	r16,r4
80206624:	2022d7fa 	srli	r17,r4,31
80206628:	20003616 	blt	r4,zero,80206704 <__floatsisf+0xf8>
8020662c:	8009883a 	mov	r4,r16
80206630:	02069300 	call	80206930 <__clzsi2>
80206634:	00c02784 	movi	r3,158
80206638:	1887c83a 	sub	r3,r3,r2
8020663c:	01002584 	movi	r4,150
80206640:	20c01416 	blt	r4,r3,80206694 <__floatsisf+0x88>
80206644:	20c9c83a 	sub	r4,r4,r3
80206648:	8120983a 	sll	r16,r16,r4
8020664c:	00802034 	movhi	r2,128
80206650:	10bfffc4 	addi	r2,r2,-1
80206654:	8809883a 	mov	r4,r17
80206658:	80a0703a 	and	r16,r16,r2
8020665c:	18803fcc 	andi	r2,r3,255
80206660:	100695fa 	slli	r3,r2,23
80206664:	20803fcc 	andi	r2,r4,255
80206668:	100897fa 	slli	r4,r2,31
8020666c:	00802034 	movhi	r2,128
80206670:	10bfffc4 	addi	r2,r2,-1
80206674:	8084703a 	and	r2,r16,r2
80206678:	10c4b03a 	or	r2,r2,r3
8020667c:	1104b03a 	or	r2,r2,r4
80206680:	dfc00217 	ldw	ra,8(sp)
80206684:	dc400117 	ldw	r17,4(sp)
80206688:	dc000017 	ldw	r16,0(sp)
8020668c:	dec00304 	addi	sp,sp,12
80206690:	f800283a 	ret
80206694:	01002644 	movi	r4,153
80206698:	20c01c16 	blt	r4,r3,8020670c <__floatsisf+0x100>
8020669c:	20c9c83a 	sub	r4,r4,r3
802066a0:	8120983a 	sll	r16,r16,r4
802066a4:	013f0034 	movhi	r4,64512
802066a8:	213fffc4 	addi	r4,r4,-1
802066ac:	814001cc 	andi	r5,r16,7
802066b0:	8108703a 	and	r4,r16,r4
802066b4:	28000426 	beq	r5,zero,802066c8 <__floatsisf+0xbc>
802066b8:	840003cc 	andi	r16,r16,15
802066bc:	01400104 	movi	r5,4
802066c0:	81400126 	beq	r16,r5,802066c8 <__floatsisf+0xbc>
802066c4:	2149883a 	add	r4,r4,r5
802066c8:	2141002c 	andhi	r5,r4,1024
802066cc:	28000526 	beq	r5,zero,802066e4 <__floatsisf+0xd8>
802066d0:	00c027c4 	movi	r3,159
802066d4:	1887c83a 	sub	r3,r3,r2
802066d8:	00bf0034 	movhi	r2,64512
802066dc:	10bfffc4 	addi	r2,r2,-1
802066e0:	2088703a 	and	r4,r4,r2
802066e4:	202091ba 	slli	r16,r4,6
802066e8:	8809883a 	mov	r4,r17
802066ec:	8020d27a 	srli	r16,r16,9
802066f0:	003fda06 	br	8020665c <__reset+0xfa1e665c>
802066f4:	0009883a 	mov	r4,zero
802066f8:	0007883a 	mov	r3,zero
802066fc:	0021883a 	mov	r16,zero
80206700:	003fd606 	br	8020665c <__reset+0xfa1e665c>
80206704:	0121c83a 	sub	r16,zero,r4
80206708:	003fc806 	br	8020662c <__reset+0xfa1e662c>
8020670c:	01002e44 	movi	r4,185
80206710:	20c9c83a 	sub	r4,r4,r3
80206714:	01400144 	movi	r5,5
80206718:	8108983a 	sll	r4,r16,r4
8020671c:	288bc83a 	sub	r5,r5,r2
80206720:	8160d83a 	srl	r16,r16,r5
80206724:	2008c03a 	cmpne	r4,r4,zero
80206728:	8120b03a 	or	r16,r16,r4
8020672c:	003fdd06 	br	802066a4 <__reset+0xfa1e66a4>

80206730 <__floatunsisf>:
80206730:	defffe04 	addi	sp,sp,-8
80206734:	dfc00115 	stw	ra,4(sp)
80206738:	dc000015 	stw	r16,0(sp)
8020673c:	20002c26 	beq	r4,zero,802067f0 <__floatunsisf+0xc0>
80206740:	2021883a 	mov	r16,r4
80206744:	02069300 	call	80206930 <__clzsi2>
80206748:	00c02784 	movi	r3,158
8020674c:	1887c83a 	sub	r3,r3,r2
80206750:	01002584 	movi	r4,150
80206754:	20c00f16 	blt	r4,r3,80206794 <__floatunsisf+0x64>
80206758:	20c9c83a 	sub	r4,r4,r3
8020675c:	8108983a 	sll	r4,r16,r4
80206760:	00802034 	movhi	r2,128
80206764:	10bfffc4 	addi	r2,r2,-1
80206768:	2088703a 	and	r4,r4,r2
8020676c:	18803fcc 	andi	r2,r3,255
80206770:	100695fa 	slli	r3,r2,23
80206774:	00802034 	movhi	r2,128
80206778:	10bfffc4 	addi	r2,r2,-1
8020677c:	2084703a 	and	r2,r4,r2
80206780:	10c4b03a 	or	r2,r2,r3
80206784:	dfc00117 	ldw	ra,4(sp)
80206788:	dc000017 	ldw	r16,0(sp)
8020678c:	dec00204 	addi	sp,sp,8
80206790:	f800283a 	ret
80206794:	01002644 	movi	r4,153
80206798:	20c01816 	blt	r4,r3,802067fc <__floatunsisf+0xcc>
8020679c:	20c9c83a 	sub	r4,r4,r3
802067a0:	8108983a 	sll	r4,r16,r4
802067a4:	017f0034 	movhi	r5,64512
802067a8:	297fffc4 	addi	r5,r5,-1
802067ac:	218001cc 	andi	r6,r4,7
802067b0:	214a703a 	and	r5,r4,r5
802067b4:	30000426 	beq	r6,zero,802067c8 <__floatunsisf+0x98>
802067b8:	210003cc 	andi	r4,r4,15
802067bc:	01800104 	movi	r6,4
802067c0:	21800126 	beq	r4,r6,802067c8 <__floatunsisf+0x98>
802067c4:	298b883a 	add	r5,r5,r6
802067c8:	2901002c 	andhi	r4,r5,1024
802067cc:	20000526 	beq	r4,zero,802067e4 <__floatunsisf+0xb4>
802067d0:	00c027c4 	movi	r3,159
802067d4:	1887c83a 	sub	r3,r3,r2
802067d8:	00bf0034 	movhi	r2,64512
802067dc:	10bfffc4 	addi	r2,r2,-1
802067e0:	288a703a 	and	r5,r5,r2
802067e4:	280891ba 	slli	r4,r5,6
802067e8:	2008d27a 	srli	r4,r4,9
802067ec:	003fdf06 	br	8020676c <__reset+0xfa1e676c>
802067f0:	0007883a 	mov	r3,zero
802067f4:	0009883a 	mov	r4,zero
802067f8:	003fdc06 	br	8020676c <__reset+0xfa1e676c>
802067fc:	01402e44 	movi	r5,185
80206800:	28cbc83a 	sub	r5,r5,r3
80206804:	01000144 	movi	r4,5
80206808:	2089c83a 	sub	r4,r4,r2
8020680c:	814a983a 	sll	r5,r16,r5
80206810:	8108d83a 	srl	r4,r16,r4
80206814:	2820c03a 	cmpne	r16,r5,zero
80206818:	2408b03a 	or	r4,r4,r16
8020681c:	003fe106 	br	802067a4 <__reset+0xfa1e67a4>

80206820 <__extendsfdf2>:
80206820:	200ad5fa 	srli	r5,r4,23
80206824:	defffd04 	addi	sp,sp,-12
80206828:	dc400115 	stw	r17,4(sp)
8020682c:	29403fcc 	andi	r5,r5,255
80206830:	29800044 	addi	r6,r5,1
80206834:	04402034 	movhi	r17,128
80206838:	dc000015 	stw	r16,0(sp)
8020683c:	8c7fffc4 	addi	r17,r17,-1
80206840:	dfc00215 	stw	ra,8(sp)
80206844:	31803fcc 	andi	r6,r6,255
80206848:	00800044 	movi	r2,1
8020684c:	8922703a 	and	r17,r17,r4
80206850:	2020d7fa 	srli	r16,r4,31
80206854:	1180110e 	bge	r2,r6,8020689c <__extendsfdf2+0x7c>
80206858:	880cd0fa 	srli	r6,r17,3
8020685c:	8822977a 	slli	r17,r17,29
80206860:	2940e004 	addi	r5,r5,896
80206864:	2941ffcc 	andi	r5,r5,2047
80206868:	2804953a 	slli	r2,r5,20
8020686c:	01400434 	movhi	r5,16
80206870:	800697fa 	slli	r3,r16,31
80206874:	297fffc4 	addi	r5,r5,-1
80206878:	314a703a 	and	r5,r6,r5
8020687c:	288ab03a 	or	r5,r5,r2
80206880:	28c6b03a 	or	r3,r5,r3
80206884:	8805883a 	mov	r2,r17
80206888:	dfc00217 	ldw	ra,8(sp)
8020688c:	dc400117 	ldw	r17,4(sp)
80206890:	dc000017 	ldw	r16,0(sp)
80206894:	dec00304 	addi	sp,sp,12
80206898:	f800283a 	ret
8020689c:	2800111e 	bne	r5,zero,802068e4 <__extendsfdf2+0xc4>
802068a0:	88001c26 	beq	r17,zero,80206914 <__extendsfdf2+0xf4>
802068a4:	8809883a 	mov	r4,r17
802068a8:	02069300 	call	80206930 <__clzsi2>
802068ac:	00c00284 	movi	r3,10
802068b0:	18801b16 	blt	r3,r2,80206920 <__extendsfdf2+0x100>
802068b4:	018002c4 	movi	r6,11
802068b8:	308dc83a 	sub	r6,r6,r2
802068bc:	11000544 	addi	r4,r2,21
802068c0:	8986d83a 	srl	r3,r17,r6
802068c4:	8922983a 	sll	r17,r17,r4
802068c8:	0180e244 	movi	r6,905
802068cc:	01400434 	movhi	r5,16
802068d0:	3085c83a 	sub	r2,r6,r2
802068d4:	297fffc4 	addi	r5,r5,-1
802068d8:	194c703a 	and	r6,r3,r5
802068dc:	1141ffcc 	andi	r5,r2,2047
802068e0:	003fe006 	br	80206864 <__reset+0xfa1e6864>
802068e4:	88000826 	beq	r17,zero,80206908 <__extendsfdf2+0xe8>
802068e8:	880cd0fa 	srli	r6,r17,3
802068ec:	00800434 	movhi	r2,16
802068f0:	10bfffc4 	addi	r2,r2,-1
802068f4:	31800234 	orhi	r6,r6,8
802068f8:	8822977a 	slli	r17,r17,29
802068fc:	308c703a 	and	r6,r6,r2
80206900:	0141ffc4 	movi	r5,2047
80206904:	003fd706 	br	80206864 <__reset+0xfa1e6864>
80206908:	0141ffc4 	movi	r5,2047
8020690c:	000d883a 	mov	r6,zero
80206910:	003fd406 	br	80206864 <__reset+0xfa1e6864>
80206914:	000b883a 	mov	r5,zero
80206918:	000d883a 	mov	r6,zero
8020691c:	003fd106 	br	80206864 <__reset+0xfa1e6864>
80206920:	11bffd44 	addi	r6,r2,-11
80206924:	8986983a 	sll	r3,r17,r6
80206928:	0023883a 	mov	r17,zero
8020692c:	003fe606 	br	802068c8 <__reset+0xfa1e68c8>

80206930 <__clzsi2>:
80206930:	00bfffd4 	movui	r2,65535
80206934:	11000536 	bltu	r2,r4,8020694c <__clzsi2+0x1c>
80206938:	00803fc4 	movi	r2,255
8020693c:	11000f36 	bltu	r2,r4,8020697c <__clzsi2+0x4c>
80206940:	00800804 	movi	r2,32
80206944:	0007883a 	mov	r3,zero
80206948:	00000506 	br	80206960 <__clzsi2+0x30>
8020694c:	00804034 	movhi	r2,256
80206950:	10bfffc4 	addi	r2,r2,-1
80206954:	11000c2e 	bgeu	r2,r4,80206988 <__clzsi2+0x58>
80206958:	00800204 	movi	r2,8
8020695c:	00c00604 	movi	r3,24
80206960:	20c8d83a 	srl	r4,r4,r3
80206964:	00e008b4 	movhi	r3,32802
80206968:	18f5f884 	addi	r3,r3,-10270
8020696c:	1909883a 	add	r4,r3,r4
80206970:	20c00003 	ldbu	r3,0(r4)
80206974:	10c5c83a 	sub	r2,r2,r3
80206978:	f800283a 	ret
8020697c:	00800604 	movi	r2,24
80206980:	00c00204 	movi	r3,8
80206984:	003ff606 	br	80206960 <__reset+0xfa1e6960>
80206988:	00800404 	movi	r2,16
8020698c:	1007883a 	mov	r3,r2
80206990:	003ff306 	br	80206960 <__reset+0xfa1e6960>

80206994 <_fwrite_r>:
80206994:	defff504 	addi	sp,sp,-44
80206998:	dc800815 	stw	r18,32(sp)
8020699c:	39a5383a 	mul	r18,r7,r6
802069a0:	d8800304 	addi	r2,sp,12
802069a4:	d8800015 	stw	r2,0(sp)
802069a8:	00800044 	movi	r2,1
802069ac:	dcc00915 	stw	r19,36(sp)
802069b0:	dc400715 	stw	r17,28(sp)
802069b4:	dc000615 	stw	r16,24(sp)
802069b8:	d9400315 	stw	r5,12(sp)
802069bc:	dfc00a15 	stw	ra,40(sp)
802069c0:	dc800415 	stw	r18,16(sp)
802069c4:	dc800215 	stw	r18,8(sp)
802069c8:	d8800115 	stw	r2,4(sp)
802069cc:	3027883a 	mov	r19,r6
802069d0:	3821883a 	mov	r16,r7
802069d4:	2023883a 	mov	r17,r4
802069d8:	d9400b17 	ldw	r5,44(sp)
802069dc:	20000226 	beq	r4,zero,802069e8 <_fwrite_r+0x54>
802069e0:	20800e17 	ldw	r2,56(r4)
802069e4:	10001a26 	beq	r2,zero,80206a50 <_fwrite_r+0xbc>
802069e8:	2880030b 	ldhu	r2,12(r5)
802069ec:	10c8000c 	andi	r3,r2,8192
802069f0:	1800061e 	bne	r3,zero,80206a0c <_fwrite_r+0x78>
802069f4:	29001917 	ldw	r4,100(r5)
802069f8:	00f7ffc4 	movi	r3,-8193
802069fc:	10880014 	ori	r2,r2,8192
80206a00:	20c6703a 	and	r3,r4,r3
80206a04:	2880030d 	sth	r2,12(r5)
80206a08:	28c01915 	stw	r3,100(r5)
80206a0c:	d80d883a 	mov	r6,sp
80206a10:	8809883a 	mov	r4,r17
80206a14:	020d7780 	call	8020d778 <__sfvwrite_r>
80206a18:	10000b26 	beq	r2,zero,80206a48 <_fwrite_r+0xb4>
80206a1c:	d9000217 	ldw	r4,8(sp)
80206a20:	980b883a 	mov	r5,r19
80206a24:	9109c83a 	sub	r4,r18,r4
80206a28:	02143380 	call	80214338 <__udivsi3>
80206a2c:	dfc00a17 	ldw	ra,40(sp)
80206a30:	dcc00917 	ldw	r19,36(sp)
80206a34:	dc800817 	ldw	r18,32(sp)
80206a38:	dc400717 	ldw	r17,28(sp)
80206a3c:	dc000617 	ldw	r16,24(sp)
80206a40:	dec00b04 	addi	sp,sp,44
80206a44:	f800283a 	ret
80206a48:	8005883a 	mov	r2,r16
80206a4c:	003ff706 	br	80206a2c <__reset+0xfa1e6a2c>
80206a50:	d9400515 	stw	r5,20(sp)
80206a54:	020d2f40 	call	8020d2f4 <__sinit>
80206a58:	d9400517 	ldw	r5,20(sp)
80206a5c:	003fe206 	br	802069e8 <__reset+0xfa1e69e8>

80206a60 <fwrite>:
80206a60:	defffe04 	addi	sp,sp,-8
80206a64:	00a008b4 	movhi	r2,32802
80206a68:	d9c00015 	stw	r7,0(sp)
80206a6c:	10be8104 	addi	r2,r2,-1532
80206a70:	300f883a 	mov	r7,r6
80206a74:	280d883a 	mov	r6,r5
80206a78:	200b883a 	mov	r5,r4
80206a7c:	11000017 	ldw	r4,0(r2)
80206a80:	dfc00115 	stw	ra,4(sp)
80206a84:	02069940 	call	80206994 <_fwrite_r>
80206a88:	dfc00117 	ldw	ra,4(sp)
80206a8c:	dec00204 	addi	sp,sp,8
80206a90:	f800283a 	ret

80206a94 <memcpy>:
80206a94:	defffd04 	addi	sp,sp,-12
80206a98:	dfc00215 	stw	ra,8(sp)
80206a9c:	dc400115 	stw	r17,4(sp)
80206aa0:	dc000015 	stw	r16,0(sp)
80206aa4:	00c003c4 	movi	r3,15
80206aa8:	2005883a 	mov	r2,r4
80206aac:	1980452e 	bgeu	r3,r6,80206bc4 <memcpy+0x130>
80206ab0:	2906b03a 	or	r3,r5,r4
80206ab4:	18c000cc 	andi	r3,r3,3
80206ab8:	1800441e 	bne	r3,zero,80206bcc <memcpy+0x138>
80206abc:	347ffc04 	addi	r17,r6,-16
80206ac0:	8822d13a 	srli	r17,r17,4
80206ac4:	28c00104 	addi	r3,r5,4
80206ac8:	23400104 	addi	r13,r4,4
80206acc:	8820913a 	slli	r16,r17,4
80206ad0:	2b000204 	addi	r12,r5,8
80206ad4:	22c00204 	addi	r11,r4,8
80206ad8:	84000504 	addi	r16,r16,20
80206adc:	2a800304 	addi	r10,r5,12
80206ae0:	22400304 	addi	r9,r4,12
80206ae4:	2c21883a 	add	r16,r5,r16
80206ae8:	2811883a 	mov	r8,r5
80206aec:	200f883a 	mov	r7,r4
80206af0:	41000017 	ldw	r4,0(r8)
80206af4:	1fc00017 	ldw	ra,0(r3)
80206af8:	63c00017 	ldw	r15,0(r12)
80206afc:	39000015 	stw	r4,0(r7)
80206b00:	53800017 	ldw	r14,0(r10)
80206b04:	6fc00015 	stw	ra,0(r13)
80206b08:	5bc00015 	stw	r15,0(r11)
80206b0c:	4b800015 	stw	r14,0(r9)
80206b10:	18c00404 	addi	r3,r3,16
80206b14:	39c00404 	addi	r7,r7,16
80206b18:	42000404 	addi	r8,r8,16
80206b1c:	6b400404 	addi	r13,r13,16
80206b20:	63000404 	addi	r12,r12,16
80206b24:	5ac00404 	addi	r11,r11,16
80206b28:	52800404 	addi	r10,r10,16
80206b2c:	4a400404 	addi	r9,r9,16
80206b30:	1c3fef1e 	bne	r3,r16,80206af0 <__reset+0xfa1e6af0>
80206b34:	89c00044 	addi	r7,r17,1
80206b38:	380e913a 	slli	r7,r7,4
80206b3c:	310003cc 	andi	r4,r6,15
80206b40:	02c000c4 	movi	r11,3
80206b44:	11c7883a 	add	r3,r2,r7
80206b48:	29cb883a 	add	r5,r5,r7
80206b4c:	5900212e 	bgeu	r11,r4,80206bd4 <memcpy+0x140>
80206b50:	1813883a 	mov	r9,r3
80206b54:	2811883a 	mov	r8,r5
80206b58:	200f883a 	mov	r7,r4
80206b5c:	42800017 	ldw	r10,0(r8)
80206b60:	4a400104 	addi	r9,r9,4
80206b64:	39ffff04 	addi	r7,r7,-4
80206b68:	4abfff15 	stw	r10,-4(r9)
80206b6c:	42000104 	addi	r8,r8,4
80206b70:	59fffa36 	bltu	r11,r7,80206b5c <__reset+0xfa1e6b5c>
80206b74:	213fff04 	addi	r4,r4,-4
80206b78:	2008d0ba 	srli	r4,r4,2
80206b7c:	318000cc 	andi	r6,r6,3
80206b80:	21000044 	addi	r4,r4,1
80206b84:	2109883a 	add	r4,r4,r4
80206b88:	2109883a 	add	r4,r4,r4
80206b8c:	1907883a 	add	r3,r3,r4
80206b90:	290b883a 	add	r5,r5,r4
80206b94:	30000626 	beq	r6,zero,80206bb0 <memcpy+0x11c>
80206b98:	198d883a 	add	r6,r3,r6
80206b9c:	29c00003 	ldbu	r7,0(r5)
80206ba0:	18c00044 	addi	r3,r3,1
80206ba4:	29400044 	addi	r5,r5,1
80206ba8:	19ffffc5 	stb	r7,-1(r3)
80206bac:	19bffb1e 	bne	r3,r6,80206b9c <__reset+0xfa1e6b9c>
80206bb0:	dfc00217 	ldw	ra,8(sp)
80206bb4:	dc400117 	ldw	r17,4(sp)
80206bb8:	dc000017 	ldw	r16,0(sp)
80206bbc:	dec00304 	addi	sp,sp,12
80206bc0:	f800283a 	ret
80206bc4:	2007883a 	mov	r3,r4
80206bc8:	003ff206 	br	80206b94 <__reset+0xfa1e6b94>
80206bcc:	2007883a 	mov	r3,r4
80206bd0:	003ff106 	br	80206b98 <__reset+0xfa1e6b98>
80206bd4:	200d883a 	mov	r6,r4
80206bd8:	003fee06 	br	80206b94 <__reset+0xfa1e6b94>

80206bdc <_printf_r>:
80206bdc:	defffd04 	addi	sp,sp,-12
80206be0:	2805883a 	mov	r2,r5
80206be4:	dfc00015 	stw	ra,0(sp)
80206be8:	d9800115 	stw	r6,4(sp)
80206bec:	d9c00215 	stw	r7,8(sp)
80206bf0:	21400217 	ldw	r5,8(r4)
80206bf4:	d9c00104 	addi	r7,sp,4
80206bf8:	100d883a 	mov	r6,r2
80206bfc:	02090500 	call	80209050 <___vfprintf_internal_r>
80206c00:	dfc00017 	ldw	ra,0(sp)
80206c04:	dec00304 	addi	sp,sp,12
80206c08:	f800283a 	ret

80206c0c <printf>:
80206c0c:	defffc04 	addi	sp,sp,-16
80206c10:	dfc00015 	stw	ra,0(sp)
80206c14:	d9400115 	stw	r5,4(sp)
80206c18:	d9800215 	stw	r6,8(sp)
80206c1c:	d9c00315 	stw	r7,12(sp)
80206c20:	00a008b4 	movhi	r2,32802
80206c24:	10be8104 	addi	r2,r2,-1532
80206c28:	10800017 	ldw	r2,0(r2)
80206c2c:	200b883a 	mov	r5,r4
80206c30:	d9800104 	addi	r6,sp,4
80206c34:	11000217 	ldw	r4,8(r2)
80206c38:	020b2480 	call	8020b248 <__vfprintf_internal>
80206c3c:	dfc00017 	ldw	ra,0(sp)
80206c40:	dec00404 	addi	sp,sp,16
80206c44:	f800283a 	ret

80206c48 <_puts_r>:
80206c48:	defff604 	addi	sp,sp,-40
80206c4c:	dc000715 	stw	r16,28(sp)
80206c50:	2021883a 	mov	r16,r4
80206c54:	2809883a 	mov	r4,r5
80206c58:	dc400815 	stw	r17,32(sp)
80206c5c:	dfc00915 	stw	ra,36(sp)
80206c60:	2823883a 	mov	r17,r5
80206c64:	0206de00 	call	80206de0 <strlen>
80206c68:	10c00044 	addi	r3,r2,1
80206c6c:	d8800115 	stw	r2,4(sp)
80206c70:	00a008b4 	movhi	r2,32802
80206c74:	10b63a04 	addi	r2,r2,-10008
80206c78:	d8800215 	stw	r2,8(sp)
80206c7c:	00800044 	movi	r2,1
80206c80:	d8800315 	stw	r2,12(sp)
80206c84:	00800084 	movi	r2,2
80206c88:	dc400015 	stw	r17,0(sp)
80206c8c:	d8c00615 	stw	r3,24(sp)
80206c90:	dec00415 	stw	sp,16(sp)
80206c94:	d8800515 	stw	r2,20(sp)
80206c98:	80000226 	beq	r16,zero,80206ca4 <_puts_r+0x5c>
80206c9c:	80800e17 	ldw	r2,56(r16)
80206ca0:	10001426 	beq	r2,zero,80206cf4 <_puts_r+0xac>
80206ca4:	81400217 	ldw	r5,8(r16)
80206ca8:	2880030b 	ldhu	r2,12(r5)
80206cac:	10c8000c 	andi	r3,r2,8192
80206cb0:	1800061e 	bne	r3,zero,80206ccc <_puts_r+0x84>
80206cb4:	29001917 	ldw	r4,100(r5)
80206cb8:	00f7ffc4 	movi	r3,-8193
80206cbc:	10880014 	ori	r2,r2,8192
80206cc0:	20c6703a 	and	r3,r4,r3
80206cc4:	2880030d 	sth	r2,12(r5)
80206cc8:	28c01915 	stw	r3,100(r5)
80206ccc:	d9800404 	addi	r6,sp,16
80206cd0:	8009883a 	mov	r4,r16
80206cd4:	020d7780 	call	8020d778 <__sfvwrite_r>
80206cd8:	1000091e 	bne	r2,zero,80206d00 <_puts_r+0xb8>
80206cdc:	00800284 	movi	r2,10
80206ce0:	dfc00917 	ldw	ra,36(sp)
80206ce4:	dc400817 	ldw	r17,32(sp)
80206ce8:	dc000717 	ldw	r16,28(sp)
80206cec:	dec00a04 	addi	sp,sp,40
80206cf0:	f800283a 	ret
80206cf4:	8009883a 	mov	r4,r16
80206cf8:	020d2f40 	call	8020d2f4 <__sinit>
80206cfc:	003fe906 	br	80206ca4 <__reset+0xfa1e6ca4>
80206d00:	00bfffc4 	movi	r2,-1
80206d04:	003ff606 	br	80206ce0 <__reset+0xfa1e6ce0>

80206d08 <puts>:
80206d08:	00a008b4 	movhi	r2,32802
80206d0c:	10be8104 	addi	r2,r2,-1532
80206d10:	200b883a 	mov	r5,r4
80206d14:	11000017 	ldw	r4,0(r2)
80206d18:	0206c481 	jmpi	80206c48 <_puts_r>

80206d1c <_sprintf_r>:
80206d1c:	deffe404 	addi	sp,sp,-112
80206d20:	2807883a 	mov	r3,r5
80206d24:	dfc01a15 	stw	ra,104(sp)
80206d28:	d9c01b15 	stw	r7,108(sp)
80206d2c:	00a00034 	movhi	r2,32768
80206d30:	10bfffc4 	addi	r2,r2,-1
80206d34:	02008204 	movi	r8,520
80206d38:	d8800215 	stw	r2,8(sp)
80206d3c:	d8800515 	stw	r2,20(sp)
80206d40:	d9c01b04 	addi	r7,sp,108
80206d44:	d80b883a 	mov	r5,sp
80206d48:	00bfffc4 	movi	r2,-1
80206d4c:	d8c00015 	stw	r3,0(sp)
80206d50:	d8c00415 	stw	r3,16(sp)
80206d54:	da00030d 	sth	r8,12(sp)
80206d58:	d880038d 	sth	r2,14(sp)
80206d5c:	0206e780 	call	80206e78 <___svfprintf_internal_r>
80206d60:	d8c00017 	ldw	r3,0(sp)
80206d64:	18000005 	stb	zero,0(r3)
80206d68:	dfc01a17 	ldw	ra,104(sp)
80206d6c:	dec01c04 	addi	sp,sp,112
80206d70:	f800283a 	ret

80206d74 <sprintf>:
80206d74:	deffe304 	addi	sp,sp,-116
80206d78:	2007883a 	mov	r3,r4
80206d7c:	dfc01a15 	stw	ra,104(sp)
80206d80:	d9801b15 	stw	r6,108(sp)
80206d84:	d9c01c15 	stw	r7,112(sp)
80206d88:	012008b4 	movhi	r4,32802
80206d8c:	213e8104 	addi	r4,r4,-1532
80206d90:	21000017 	ldw	r4,0(r4)
80206d94:	00a00034 	movhi	r2,32768
80206d98:	10bfffc4 	addi	r2,r2,-1
80206d9c:	280d883a 	mov	r6,r5
80206da0:	02008204 	movi	r8,520
80206da4:	d8800215 	stw	r2,8(sp)
80206da8:	d8800515 	stw	r2,20(sp)
80206dac:	d9c01b04 	addi	r7,sp,108
80206db0:	d80b883a 	mov	r5,sp
80206db4:	00bfffc4 	movi	r2,-1
80206db8:	d8c00015 	stw	r3,0(sp)
80206dbc:	d8c00415 	stw	r3,16(sp)
80206dc0:	da00030d 	sth	r8,12(sp)
80206dc4:	d880038d 	sth	r2,14(sp)
80206dc8:	0206e780 	call	80206e78 <___svfprintf_internal_r>
80206dcc:	d8c00017 	ldw	r3,0(sp)
80206dd0:	18000005 	stb	zero,0(r3)
80206dd4:	dfc01a17 	ldw	ra,104(sp)
80206dd8:	dec01d04 	addi	sp,sp,116
80206ddc:	f800283a 	ret

80206de0 <strlen>:
80206de0:	208000cc 	andi	r2,r4,3
80206de4:	10002026 	beq	r2,zero,80206e68 <strlen+0x88>
80206de8:	20800007 	ldb	r2,0(r4)
80206dec:	10002026 	beq	r2,zero,80206e70 <strlen+0x90>
80206df0:	2005883a 	mov	r2,r4
80206df4:	00000206 	br	80206e00 <strlen+0x20>
80206df8:	10c00007 	ldb	r3,0(r2)
80206dfc:	18001826 	beq	r3,zero,80206e60 <strlen+0x80>
80206e00:	10800044 	addi	r2,r2,1
80206e04:	10c000cc 	andi	r3,r2,3
80206e08:	183ffb1e 	bne	r3,zero,80206df8 <__reset+0xfa1e6df8>
80206e0c:	10c00017 	ldw	r3,0(r2)
80206e10:	01ffbff4 	movhi	r7,65279
80206e14:	39ffbfc4 	addi	r7,r7,-257
80206e18:	00ca303a 	nor	r5,zero,r3
80206e1c:	01a02074 	movhi	r6,32897
80206e20:	19c7883a 	add	r3,r3,r7
80206e24:	31a02004 	addi	r6,r6,-32640
80206e28:	1946703a 	and	r3,r3,r5
80206e2c:	1986703a 	and	r3,r3,r6
80206e30:	1800091e 	bne	r3,zero,80206e58 <strlen+0x78>
80206e34:	10800104 	addi	r2,r2,4
80206e38:	10c00017 	ldw	r3,0(r2)
80206e3c:	19cb883a 	add	r5,r3,r7
80206e40:	00c6303a 	nor	r3,zero,r3
80206e44:	28c6703a 	and	r3,r5,r3
80206e48:	1986703a 	and	r3,r3,r6
80206e4c:	183ff926 	beq	r3,zero,80206e34 <__reset+0xfa1e6e34>
80206e50:	00000106 	br	80206e58 <strlen+0x78>
80206e54:	10800044 	addi	r2,r2,1
80206e58:	10c00007 	ldb	r3,0(r2)
80206e5c:	183ffd1e 	bne	r3,zero,80206e54 <__reset+0xfa1e6e54>
80206e60:	1105c83a 	sub	r2,r2,r4
80206e64:	f800283a 	ret
80206e68:	2005883a 	mov	r2,r4
80206e6c:	003fe706 	br	80206e0c <__reset+0xfa1e6e0c>
80206e70:	0005883a 	mov	r2,zero
80206e74:	f800283a 	ret

80206e78 <___svfprintf_internal_r>:
80206e78:	deffb704 	addi	sp,sp,-292
80206e7c:	dfc04815 	stw	ra,288(sp)
80206e80:	ddc04615 	stw	r23,280(sp)
80206e84:	d9402c15 	stw	r5,176(sp)
80206e88:	d9003915 	stw	r4,228(sp)
80206e8c:	302f883a 	mov	r23,r6
80206e90:	d9c02d15 	stw	r7,180(sp)
80206e94:	df004715 	stw	fp,284(sp)
80206e98:	dd804515 	stw	r22,276(sp)
80206e9c:	dd404415 	stw	r21,272(sp)
80206ea0:	dd004315 	stw	r20,268(sp)
80206ea4:	dcc04215 	stw	r19,264(sp)
80206ea8:	dc804115 	stw	r18,260(sp)
80206eac:	dc404015 	stw	r17,256(sp)
80206eb0:	dc003f15 	stw	r16,252(sp)
80206eb4:	020de680 	call	8020de68 <_localeconv_r>
80206eb8:	10800017 	ldw	r2,0(r2)
80206ebc:	1009883a 	mov	r4,r2
80206ec0:	d8803415 	stw	r2,208(sp)
80206ec4:	0206de00 	call	80206de0 <strlen>
80206ec8:	d8c02c17 	ldw	r3,176(sp)
80206ecc:	d8803815 	stw	r2,224(sp)
80206ed0:	1880030b 	ldhu	r2,12(r3)
80206ed4:	1080200c 	andi	r2,r2,128
80206ed8:	10000226 	beq	r2,zero,80206ee4 <___svfprintf_internal_r+0x6c>
80206edc:	18800417 	ldw	r2,16(r3)
80206ee0:	10067f26 	beq	r2,zero,802088e0 <___svfprintf_internal_r+0x1a68>
80206ee4:	dcc03917 	ldw	r19,228(sp)
80206ee8:	d8c00404 	addi	r3,sp,16
80206eec:	056008b4 	movhi	r21,32802
80206ef0:	d9001e04 	addi	r4,sp,120
80206ef4:	ad764b84 	addi	r21,r21,-9938
80206ef8:	d8c01e15 	stw	r3,120(sp)
80206efc:	d8002015 	stw	zero,128(sp)
80206f00:	d8001f15 	stw	zero,124(sp)
80206f04:	d8003315 	stw	zero,204(sp)
80206f08:	d8003615 	stw	zero,216(sp)
80206f0c:	d8003715 	stw	zero,220(sp)
80206f10:	1811883a 	mov	r8,r3
80206f14:	d8003a15 	stw	zero,232(sp)
80206f18:	d8003b15 	stw	zero,236(sp)
80206f1c:	d8002f15 	stw	zero,188(sp)
80206f20:	d9002815 	stw	r4,160(sp)
80206f24:	b8800007 	ldb	r2,0(r23)
80206f28:	10026726 	beq	r2,zero,802078c8 <___svfprintf_internal_r+0xa50>
80206f2c:	00c00944 	movi	r3,37
80206f30:	b821883a 	mov	r16,r23
80206f34:	10c0021e 	bne	r2,r3,80206f40 <___svfprintf_internal_r+0xc8>
80206f38:	00001406 	br	80206f8c <___svfprintf_internal_r+0x114>
80206f3c:	10c00326 	beq	r2,r3,80206f4c <___svfprintf_internal_r+0xd4>
80206f40:	84000044 	addi	r16,r16,1
80206f44:	80800007 	ldb	r2,0(r16)
80206f48:	103ffc1e 	bne	r2,zero,80206f3c <__reset+0xfa1e6f3c>
80206f4c:	85e3c83a 	sub	r17,r16,r23
80206f50:	88000e26 	beq	r17,zero,80206f8c <___svfprintf_internal_r+0x114>
80206f54:	d8c02017 	ldw	r3,128(sp)
80206f58:	d8801f17 	ldw	r2,124(sp)
80206f5c:	45c00015 	stw	r23,0(r8)
80206f60:	1c47883a 	add	r3,r3,r17
80206f64:	10800044 	addi	r2,r2,1
80206f68:	d8c02015 	stw	r3,128(sp)
80206f6c:	44400115 	stw	r17,4(r8)
80206f70:	d8801f15 	stw	r2,124(sp)
80206f74:	00c001c4 	movi	r3,7
80206f78:	18809716 	blt	r3,r2,802071d8 <___svfprintf_internal_r+0x360>
80206f7c:	42000204 	addi	r8,r8,8
80206f80:	d9402f17 	ldw	r5,188(sp)
80206f84:	2c4b883a 	add	r5,r5,r17
80206f88:	d9402f15 	stw	r5,188(sp)
80206f8c:	80800007 	ldb	r2,0(r16)
80206f90:	10009826 	beq	r2,zero,802071f4 <___svfprintf_internal_r+0x37c>
80206f94:	84400047 	ldb	r17,1(r16)
80206f98:	00bfffc4 	movi	r2,-1
80206f9c:	85c00044 	addi	r23,r16,1
80206fa0:	d8002785 	stb	zero,158(sp)
80206fa4:	0007883a 	mov	r3,zero
80206fa8:	000f883a 	mov	r7,zero
80206fac:	d8802915 	stw	r2,164(sp)
80206fb0:	d8003115 	stw	zero,196(sp)
80206fb4:	0025883a 	mov	r18,zero
80206fb8:	01401604 	movi	r5,88
80206fbc:	01800244 	movi	r6,9
80206fc0:	02800a84 	movi	r10,42
80206fc4:	02401b04 	movi	r9,108
80206fc8:	bdc00044 	addi	r23,r23,1
80206fcc:	88bff804 	addi	r2,r17,-32
80206fd0:	2882f036 	bltu	r5,r2,80207b94 <___svfprintf_internal_r+0xd1c>
80206fd4:	100490ba 	slli	r2,r2,2
80206fd8:	01200834 	movhi	r4,32800
80206fdc:	211bfb04 	addi	r4,r4,28652
80206fe0:	1105883a 	add	r2,r2,r4
80206fe4:	10800017 	ldw	r2,0(r2)
80206fe8:	1000683a 	jmp	r2
80206fec:	80207afc 	xorhi	zero,r16,33259
80206ff0:	80207b94 	ori	zero,r16,33262
80206ff4:	80207b94 	ori	zero,r16,33262
80206ff8:	80207af0 	cmpltui	zero,r16,33259
80206ffc:	80207b94 	ori	zero,r16,33262
80207000:	80207b94 	ori	zero,r16,33262
80207004:	80207b94 	ori	zero,r16,33262
80207008:	80207b94 	ori	zero,r16,33262
8020700c:	80207b94 	ori	zero,r16,33262
80207010:	80207b94 	ori	zero,r16,33262
80207014:	80207250 	cmplti	zero,r16,-32311
80207018:	80207a2c 	andhi	zero,r16,33256
8020701c:	80207b94 	ori	zero,r16,33262
80207020:	80207160 	cmpeqi	zero,r16,-32315
80207024:	80207278 	rdprs	zero,r16,-32311
80207028:	80207b94 	ori	zero,r16,33262
8020702c:	802072ec 	andhi	zero,r16,33227
80207030:	802072b8 	rdprs	zero,r16,-32310
80207034:	802072b8 	rdprs	zero,r16,-32310
80207038:	802072b8 	rdprs	zero,r16,-32310
8020703c:	802072b8 	rdprs	zero,r16,-32310
80207040:	802072b8 	rdprs	zero,r16,-32310
80207044:	802072b8 	rdprs	zero,r16,-32310
80207048:	802072b8 	rdprs	zero,r16,-32310
8020704c:	802072b8 	rdprs	zero,r16,-32310
80207050:	802072b8 	rdprs	zero,r16,-32310
80207054:	80207b94 	ori	zero,r16,33262
80207058:	80207b94 	ori	zero,r16,33262
8020705c:	80207b94 	ori	zero,r16,33262
80207060:	80207b94 	ori	zero,r16,33262
80207064:	80207b94 	ori	zero,r16,33262
80207068:	80207b94 	ori	zero,r16,33262
8020706c:	80207b94 	ori	zero,r16,33262
80207070:	80207b94 	ori	zero,r16,33262
80207074:	80207b94 	ori	zero,r16,33262
80207078:	80207b94 	ori	zero,r16,33262
8020707c:	802073a4 	muli	zero,r16,-32306
80207080:	802072f8 	rdprs	zero,r16,-32309
80207084:	80207b94 	ori	zero,r16,33262
80207088:	802072f8 	rdprs	zero,r16,-32309
8020708c:	80207b94 	ori	zero,r16,33262
80207090:	80207b94 	ori	zero,r16,33262
80207094:	80207b94 	ori	zero,r16,33262
80207098:	80207b94 	ori	zero,r16,33262
8020709c:	80207398 	cmpnei	zero,r16,-32306
802070a0:	80207b94 	ori	zero,r16,33262
802070a4:	80207b94 	ori	zero,r16,33262
802070a8:	80207460 	cmpeqi	zero,r16,-32303
802070ac:	80207b94 	ori	zero,r16,33262
802070b0:	80207b94 	ori	zero,r16,33262
802070b4:	80207b94 	ori	zero,r16,33262
802070b8:	80207b94 	ori	zero,r16,33262
802070bc:	80207b94 	ori	zero,r16,33262
802070c0:	802078d0 	cmplti	zero,r16,-32285
802070c4:	80207b94 	ori	zero,r16,33262
802070c8:	80207b94 	ori	zero,r16,33262
802070cc:	80207930 	cmpltui	zero,r16,33252
802070d0:	80207b94 	ori	zero,r16,33262
802070d4:	80207b94 	ori	zero,r16,33262
802070d8:	80207b94 	ori	zero,r16,33262
802070dc:	80207b94 	ori	zero,r16,33262
802070e0:	80207b94 	ori	zero,r16,33262
802070e4:	80207b94 	ori	zero,r16,33262
802070e8:	80207b94 	ori	zero,r16,33262
802070ec:	80207b94 	ori	zero,r16,33262
802070f0:	80207b94 	ori	zero,r16,33262
802070f4:	80207b94 	ori	zero,r16,33262
802070f8:	802079e0 	cmpeqi	zero,r16,-32281
802070fc:	80207b1c 	xori	zero,r16,33260
80207100:	802072f8 	rdprs	zero,r16,-32309
80207104:	802072f8 	rdprs	zero,r16,-32309
80207108:	802072f8 	rdprs	zero,r16,-32309
8020710c:	80207b70 	cmpltui	zero,r16,33261
80207110:	80207b1c 	xori	zero,r16,33260
80207114:	80207b94 	ori	zero,r16,33262
80207118:	80207b94 	ori	zero,r16,33262
8020711c:	80207b2c 	andhi	zero,r16,33260
80207120:	80207b94 	ori	zero,r16,33262
80207124:	80207b3c 	xorhi	zero,r16,33260
80207128:	80207a1c 	xori	zero,r16,33256
8020712c:	8020716c 	andhi	zero,r16,33221
80207130:	80207a3c 	xorhi	zero,r16,33256
80207134:	80207b94 	ori	zero,r16,33262
80207138:	80207a48 	cmpgei	zero,r16,-32279
8020713c:	80207b94 	ori	zero,r16,33262
80207140:	80207aa4 	muli	zero,r16,-32278
80207144:	80207b94 	ori	zero,r16,33262
80207148:	80207b94 	ori	zero,r16,33262
8020714c:	80207ab4 	orhi	zero,r16,33258
80207150:	d9003117 	ldw	r4,196(sp)
80207154:	d8802d15 	stw	r2,180(sp)
80207158:	0109c83a 	sub	r4,zero,r4
8020715c:	d9003115 	stw	r4,196(sp)
80207160:	94800114 	ori	r18,r18,4
80207164:	bc400007 	ldb	r17,0(r23)
80207168:	003f9706 	br	80206fc8 <__reset+0xfa1e6fc8>
8020716c:	00800c04 	movi	r2,48
80207170:	d9002d17 	ldw	r4,180(sp)
80207174:	d9402917 	ldw	r5,164(sp)
80207178:	d8802705 	stb	r2,156(sp)
8020717c:	00801e04 	movi	r2,120
80207180:	d8802745 	stb	r2,157(sp)
80207184:	d8002785 	stb	zero,158(sp)
80207188:	20c00104 	addi	r3,r4,4
8020718c:	25000017 	ldw	r20,0(r4)
80207190:	002d883a 	mov	r22,zero
80207194:	90800094 	ori	r2,r18,2
80207198:	28028616 	blt	r5,zero,80207bb4 <___svfprintf_internal_r+0xd3c>
8020719c:	00bfdfc4 	movi	r2,-129
802071a0:	90a4703a 	and	r18,r18,r2
802071a4:	d8c02d15 	stw	r3,180(sp)
802071a8:	94800094 	ori	r18,r18,2
802071ac:	a002731e 	bne	r20,zero,80207b7c <___svfprintf_internal_r+0xd04>
802071b0:	00a008b4 	movhi	r2,32802
802071b4:	10b64404 	addi	r2,r2,-9968
802071b8:	d8803a15 	stw	r2,232(sp)
802071bc:	04401e04 	movi	r17,120
802071c0:	d8c02917 	ldw	r3,164(sp)
802071c4:	0039883a 	mov	fp,zero
802071c8:	1801d526 	beq	r3,zero,80207920 <___svfprintf_internal_r+0xaa8>
802071cc:	0029883a 	mov	r20,zero
802071d0:	002d883a 	mov	r22,zero
802071d4:	0001f106 	br	8020799c <___svfprintf_internal_r+0xb24>
802071d8:	d9402c17 	ldw	r5,176(sp)
802071dc:	d9801e04 	addi	r6,sp,120
802071e0:	9809883a 	mov	r4,r19
802071e4:	02104080 	call	80210408 <__ssprint_r>
802071e8:	1000081e 	bne	r2,zero,8020720c <___svfprintf_internal_r+0x394>
802071ec:	da000404 	addi	r8,sp,16
802071f0:	003f6306 	br	80206f80 <__reset+0xfa1e6f80>
802071f4:	d8802017 	ldw	r2,128(sp)
802071f8:	10000426 	beq	r2,zero,8020720c <___svfprintf_internal_r+0x394>
802071fc:	d9402c17 	ldw	r5,176(sp)
80207200:	d9003917 	ldw	r4,228(sp)
80207204:	d9801e04 	addi	r6,sp,120
80207208:	02104080 	call	80210408 <__ssprint_r>
8020720c:	d8802c17 	ldw	r2,176(sp)
80207210:	10c0030b 	ldhu	r3,12(r2)
80207214:	d8802f17 	ldw	r2,188(sp)
80207218:	18c0100c 	andi	r3,r3,64
8020721c:	1805f51e 	bne	r3,zero,802089f4 <___svfprintf_internal_r+0x1b7c>
80207220:	dfc04817 	ldw	ra,288(sp)
80207224:	df004717 	ldw	fp,284(sp)
80207228:	ddc04617 	ldw	r23,280(sp)
8020722c:	dd804517 	ldw	r22,276(sp)
80207230:	dd404417 	ldw	r21,272(sp)
80207234:	dd004317 	ldw	r20,268(sp)
80207238:	dcc04217 	ldw	r19,264(sp)
8020723c:	dc804117 	ldw	r18,260(sp)
80207240:	dc404017 	ldw	r17,256(sp)
80207244:	dc003f17 	ldw	r16,252(sp)
80207248:	dec04904 	addi	sp,sp,292
8020724c:	f800283a 	ret
80207250:	d8802d17 	ldw	r2,180(sp)
80207254:	d9002d17 	ldw	r4,180(sp)
80207258:	10800017 	ldw	r2,0(r2)
8020725c:	d8803115 	stw	r2,196(sp)
80207260:	20800104 	addi	r2,r4,4
80207264:	d9003117 	ldw	r4,196(sp)
80207268:	203fb916 	blt	r4,zero,80207150 <__reset+0xfa1e7150>
8020726c:	d8802d15 	stw	r2,180(sp)
80207270:	bc400007 	ldb	r17,0(r23)
80207274:	003f5406 	br	80206fc8 <__reset+0xfa1e6fc8>
80207278:	bc400007 	ldb	r17,0(r23)
8020727c:	bac00044 	addi	r11,r23,1
80207280:	8a873926 	beq	r17,r10,80208f68 <___svfprintf_internal_r+0x20f0>
80207284:	88bff404 	addi	r2,r17,-48
80207288:	0009883a 	mov	r4,zero
8020728c:	30868836 	bltu	r6,r2,80208cb0 <___svfprintf_internal_r+0x1e38>
80207290:	5c400007 	ldb	r17,0(r11)
80207294:	210002a4 	muli	r4,r4,10
80207298:	5dc00044 	addi	r23,r11,1
8020729c:	b817883a 	mov	r11,r23
802072a0:	2089883a 	add	r4,r4,r2
802072a4:	88bff404 	addi	r2,r17,-48
802072a8:	30bff92e 	bgeu	r6,r2,80207290 <__reset+0xfa1e7290>
802072ac:	2005d716 	blt	r4,zero,80208a0c <___svfprintf_internal_r+0x1b94>
802072b0:	d9002915 	stw	r4,164(sp)
802072b4:	003f4506 	br	80206fcc <__reset+0xfa1e6fcc>
802072b8:	b809883a 	mov	r4,r23
802072bc:	d8003115 	stw	zero,196(sp)
802072c0:	88bff404 	addi	r2,r17,-48
802072c4:	0017883a 	mov	r11,zero
802072c8:	24400007 	ldb	r17,0(r4)
802072cc:	5ac002a4 	muli	r11,r11,10
802072d0:	bdc00044 	addi	r23,r23,1
802072d4:	b809883a 	mov	r4,r23
802072d8:	12d7883a 	add	r11,r2,r11
802072dc:	88bff404 	addi	r2,r17,-48
802072e0:	30bff92e 	bgeu	r6,r2,802072c8 <__reset+0xfa1e72c8>
802072e4:	dac03115 	stw	r11,196(sp)
802072e8:	003f3806 	br	80206fcc <__reset+0xfa1e6fcc>
802072ec:	94802014 	ori	r18,r18,128
802072f0:	bc400007 	ldb	r17,0(r23)
802072f4:	003f3406 	br	80206fc8 <__reset+0xfa1e6fc8>
802072f8:	18c03fcc 	andi	r3,r3,255
802072fc:	1807471e 	bne	r3,zero,8020901c <___svfprintf_internal_r+0x21a4>
80207300:	9080020c 	andi	r2,r18,8
80207304:	10047d26 	beq	r2,zero,802084fc <___svfprintf_internal_r+0x1684>
80207308:	d8c02d17 	ldw	r3,180(sp)
8020730c:	d9002d17 	ldw	r4,180(sp)
80207310:	d9402d17 	ldw	r5,180(sp)
80207314:	18c00017 	ldw	r3,0(r3)
80207318:	21000117 	ldw	r4,4(r4)
8020731c:	29400204 	addi	r5,r5,8
80207320:	d8c03615 	stw	r3,216(sp)
80207324:	d9003715 	stw	r4,220(sp)
80207328:	d9402d15 	stw	r5,180(sp)
8020732c:	d9003617 	ldw	r4,216(sp)
80207330:	d9403717 	ldw	r5,220(sp)
80207334:	da003e15 	stw	r8,248(sp)
80207338:	04000044 	movi	r16,1
8020733c:	02101280 	call	80210128 <__fpclassifyd>
80207340:	da003e17 	ldw	r8,248(sp)
80207344:	14044b1e 	bne	r2,r16,80208474 <___svfprintf_internal_r+0x15fc>
80207348:	d9003617 	ldw	r4,216(sp)
8020734c:	d9403717 	ldw	r5,220(sp)
80207350:	000d883a 	mov	r6,zero
80207354:	000f883a 	mov	r7,zero
80207358:	02156ec0 	call	802156ec <__ledf2>
8020735c:	da003e17 	ldw	r8,248(sp)
80207360:	1005f316 	blt	r2,zero,80208b30 <___svfprintf_internal_r+0x1cb8>
80207364:	df002783 	ldbu	fp,158(sp)
80207368:	008011c4 	movi	r2,71
8020736c:	1445590e 	bge	r2,r17,802088d4 <___svfprintf_internal_r+0x1a5c>
80207370:	042008b4 	movhi	r16,32802
80207374:	84363c04 	addi	r16,r16,-10000
80207378:	00c000c4 	movi	r3,3
8020737c:	00bfdfc4 	movi	r2,-129
80207380:	d8c02a15 	stw	r3,168(sp)
80207384:	90a4703a 	and	r18,r18,r2
80207388:	d8c02e15 	stw	r3,184(sp)
8020738c:	d8002915 	stw	zero,164(sp)
80207390:	d8003215 	stw	zero,200(sp)
80207394:	00006606 	br	80207530 <___svfprintf_internal_r+0x6b8>
80207398:	94800214 	ori	r18,r18,8
8020739c:	bc400007 	ldb	r17,0(r23)
802073a0:	003f0906 	br	80206fc8 <__reset+0xfa1e6fc8>
802073a4:	18c03fcc 	andi	r3,r3,255
802073a8:	1807181e 	bne	r3,zero,8020900c <___svfprintf_internal_r+0x2194>
802073ac:	94800414 	ori	r18,r18,16
802073b0:	9080080c 	andi	r2,r18,32
802073b4:	10039626 	beq	r2,zero,80208210 <___svfprintf_internal_r+0x1398>
802073b8:	d9402d17 	ldw	r5,180(sp)
802073bc:	28800117 	ldw	r2,4(r5)
802073c0:	2d000017 	ldw	r20,0(r5)
802073c4:	29400204 	addi	r5,r5,8
802073c8:	d9402d15 	stw	r5,180(sp)
802073cc:	102d883a 	mov	r22,r2
802073d0:	10039816 	blt	r2,zero,80208234 <___svfprintf_internal_r+0x13bc>
802073d4:	d9402917 	ldw	r5,164(sp)
802073d8:	df002783 	ldbu	fp,158(sp)
802073dc:	2803ab16 	blt	r5,zero,8020828c <___svfprintf_internal_r+0x1414>
802073e0:	00ffdfc4 	movi	r3,-129
802073e4:	a584b03a 	or	r2,r20,r22
802073e8:	90e4703a 	and	r18,r18,r3
802073ec:	10014a26 	beq	r2,zero,80207918 <___svfprintf_internal_r+0xaa0>
802073f0:	b0034b26 	beq	r22,zero,80208120 <___svfprintf_internal_r+0x12a8>
802073f4:	dc402a15 	stw	r17,168(sp)
802073f8:	dc001e04 	addi	r16,sp,120
802073fc:	b023883a 	mov	r17,r22
80207400:	402d883a 	mov	r22,r8
80207404:	a009883a 	mov	r4,r20
80207408:	880b883a 	mov	r5,r17
8020740c:	01800284 	movi	r6,10
80207410:	000f883a 	mov	r7,zero
80207414:	0213d080 	call	80213d08 <__umoddi3>
80207418:	10800c04 	addi	r2,r2,48
8020741c:	843fffc4 	addi	r16,r16,-1
80207420:	a009883a 	mov	r4,r20
80207424:	880b883a 	mov	r5,r17
80207428:	80800005 	stb	r2,0(r16)
8020742c:	01800284 	movi	r6,10
80207430:	000f883a 	mov	r7,zero
80207434:	02137900 	call	80213790 <__udivdi3>
80207438:	1029883a 	mov	r20,r2
8020743c:	10c4b03a 	or	r2,r2,r3
80207440:	1823883a 	mov	r17,r3
80207444:	103fef1e 	bne	r2,zero,80207404 <__reset+0xfa1e7404>
80207448:	d8c02817 	ldw	r3,160(sp)
8020744c:	dc402a17 	ldw	r17,168(sp)
80207450:	b011883a 	mov	r8,r22
80207454:	1c07c83a 	sub	r3,r3,r16
80207458:	d8c02e15 	stw	r3,184(sp)
8020745c:	00002e06 	br	80207518 <___svfprintf_internal_r+0x6a0>
80207460:	18c03fcc 	andi	r3,r3,255
80207464:	1806e71e 	bne	r3,zero,80209004 <___svfprintf_internal_r+0x218c>
80207468:	94800414 	ori	r18,r18,16
8020746c:	9080080c 	andi	r2,r18,32
80207470:	1002d426 	beq	r2,zero,80207fc4 <___svfprintf_internal_r+0x114c>
80207474:	d9402d17 	ldw	r5,180(sp)
80207478:	d8c02917 	ldw	r3,164(sp)
8020747c:	d8002785 	stb	zero,158(sp)
80207480:	28800204 	addi	r2,r5,8
80207484:	2d000017 	ldw	r20,0(r5)
80207488:	2d800117 	ldw	r22,4(r5)
8020748c:	18041516 	blt	r3,zero,802084e4 <___svfprintf_internal_r+0x166c>
80207490:	013fdfc4 	movi	r4,-129
80207494:	a586b03a 	or	r3,r20,r22
80207498:	d8802d15 	stw	r2,180(sp)
8020749c:	9124703a 	and	r18,r18,r4
802074a0:	1802d51e 	bne	r3,zero,80207ff8 <___svfprintf_internal_r+0x1180>
802074a4:	d9402917 	ldw	r5,164(sp)
802074a8:	0039883a 	mov	fp,zero
802074ac:	2806be26 	beq	r5,zero,80208fa8 <___svfprintf_internal_r+0x2130>
802074b0:	0029883a 	mov	r20,zero
802074b4:	002d883a 	mov	r22,zero
802074b8:	dc001e04 	addi	r16,sp,120
802074bc:	a006d0fa 	srli	r3,r20,3
802074c0:	b008977a 	slli	r4,r22,29
802074c4:	b02cd0fa 	srli	r22,r22,3
802074c8:	a50001cc 	andi	r20,r20,7
802074cc:	a0800c04 	addi	r2,r20,48
802074d0:	843fffc4 	addi	r16,r16,-1
802074d4:	20e8b03a 	or	r20,r4,r3
802074d8:	80800005 	stb	r2,0(r16)
802074dc:	a586b03a 	or	r3,r20,r22
802074e0:	183ff61e 	bne	r3,zero,802074bc <__reset+0xfa1e74bc>
802074e4:	90c0004c 	andi	r3,r18,1
802074e8:	18013926 	beq	r3,zero,802079d0 <___svfprintf_internal_r+0xb58>
802074ec:	10803fcc 	andi	r2,r2,255
802074f0:	1080201c 	xori	r2,r2,128
802074f4:	10bfe004 	addi	r2,r2,-128
802074f8:	00c00c04 	movi	r3,48
802074fc:	10c13426 	beq	r2,r3,802079d0 <___svfprintf_internal_r+0xb58>
80207500:	80ffffc5 	stb	r3,-1(r16)
80207504:	d8c02817 	ldw	r3,160(sp)
80207508:	80bfffc4 	addi	r2,r16,-1
8020750c:	1021883a 	mov	r16,r2
80207510:	1887c83a 	sub	r3,r3,r2
80207514:	d8c02e15 	stw	r3,184(sp)
80207518:	d8802e17 	ldw	r2,184(sp)
8020751c:	d9002917 	ldw	r4,164(sp)
80207520:	1100010e 	bge	r2,r4,80207528 <___svfprintf_internal_r+0x6b0>
80207524:	2005883a 	mov	r2,r4
80207528:	d8802a15 	stw	r2,168(sp)
8020752c:	d8003215 	stw	zero,200(sp)
80207530:	e7003fcc 	andi	fp,fp,255
80207534:	e700201c 	xori	fp,fp,128
80207538:	e73fe004 	addi	fp,fp,-128
8020753c:	e0000326 	beq	fp,zero,8020754c <___svfprintf_internal_r+0x6d4>
80207540:	d8c02a17 	ldw	r3,168(sp)
80207544:	18c00044 	addi	r3,r3,1
80207548:	d8c02a15 	stw	r3,168(sp)
8020754c:	90c0008c 	andi	r3,r18,2
80207550:	d8c02b15 	stw	r3,172(sp)
80207554:	18000326 	beq	r3,zero,80207564 <___svfprintf_internal_r+0x6ec>
80207558:	d8c02a17 	ldw	r3,168(sp)
8020755c:	18c00084 	addi	r3,r3,2
80207560:	d8c02a15 	stw	r3,168(sp)
80207564:	90c0210c 	andi	r3,r18,132
80207568:	d8c03015 	stw	r3,192(sp)
8020756c:	1801a11e 	bne	r3,zero,80207bf4 <___svfprintf_internal_r+0xd7c>
80207570:	d9003117 	ldw	r4,196(sp)
80207574:	d8c02a17 	ldw	r3,168(sp)
80207578:	20e9c83a 	sub	r20,r4,r3
8020757c:	05019d0e 	bge	zero,r20,80207bf4 <___svfprintf_internal_r+0xd7c>
80207580:	02400404 	movi	r9,16
80207584:	d8c02017 	ldw	r3,128(sp)
80207588:	d8801f17 	ldw	r2,124(sp)
8020758c:	4d051b0e 	bge	r9,r20,802089fc <___svfprintf_internal_r+0x1b84>
80207590:	016008b4 	movhi	r5,32802
80207594:	29764f84 	addi	r5,r5,-9922
80207598:	dc403c15 	stw	r17,240(sp)
8020759c:	d9403515 	stw	r5,212(sp)
802075a0:	a023883a 	mov	r17,r20
802075a4:	482d883a 	mov	r22,r9
802075a8:	9029883a 	mov	r20,r18
802075ac:	070001c4 	movi	fp,7
802075b0:	8025883a 	mov	r18,r16
802075b4:	dc002c17 	ldw	r16,176(sp)
802075b8:	00000306 	br	802075c8 <___svfprintf_internal_r+0x750>
802075bc:	8c7ffc04 	addi	r17,r17,-16
802075c0:	42000204 	addi	r8,r8,8
802075c4:	b440130e 	bge	r22,r17,80207614 <___svfprintf_internal_r+0x79c>
802075c8:	012008b4 	movhi	r4,32802
802075cc:	18c00404 	addi	r3,r3,16
802075d0:	10800044 	addi	r2,r2,1
802075d4:	21364f84 	addi	r4,r4,-9922
802075d8:	41000015 	stw	r4,0(r8)
802075dc:	45800115 	stw	r22,4(r8)
802075e0:	d8c02015 	stw	r3,128(sp)
802075e4:	d8801f15 	stw	r2,124(sp)
802075e8:	e0bff40e 	bge	fp,r2,802075bc <__reset+0xfa1e75bc>
802075ec:	d9801e04 	addi	r6,sp,120
802075f0:	800b883a 	mov	r5,r16
802075f4:	9809883a 	mov	r4,r19
802075f8:	02104080 	call	80210408 <__ssprint_r>
802075fc:	103f031e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207600:	8c7ffc04 	addi	r17,r17,-16
80207604:	d8c02017 	ldw	r3,128(sp)
80207608:	d8801f17 	ldw	r2,124(sp)
8020760c:	da000404 	addi	r8,sp,16
80207610:	b47fed16 	blt	r22,r17,802075c8 <__reset+0xfa1e75c8>
80207614:	9021883a 	mov	r16,r18
80207618:	a025883a 	mov	r18,r20
8020761c:	8829883a 	mov	r20,r17
80207620:	dc403c17 	ldw	r17,240(sp)
80207624:	d9403517 	ldw	r5,212(sp)
80207628:	a0c7883a 	add	r3,r20,r3
8020762c:	10800044 	addi	r2,r2,1
80207630:	41400015 	stw	r5,0(r8)
80207634:	45000115 	stw	r20,4(r8)
80207638:	d8c02015 	stw	r3,128(sp)
8020763c:	d8801f15 	stw	r2,124(sp)
80207640:	010001c4 	movi	r4,7
80207644:	20829f16 	blt	r4,r2,802080c4 <___svfprintf_internal_r+0x124c>
80207648:	df002787 	ldb	fp,158(sp)
8020764c:	42000204 	addi	r8,r8,8
80207650:	e0000c26 	beq	fp,zero,80207684 <___svfprintf_internal_r+0x80c>
80207654:	d8801f17 	ldw	r2,124(sp)
80207658:	d9002784 	addi	r4,sp,158
8020765c:	18c00044 	addi	r3,r3,1
80207660:	10800044 	addi	r2,r2,1
80207664:	41000015 	stw	r4,0(r8)
80207668:	01000044 	movi	r4,1
8020766c:	41000115 	stw	r4,4(r8)
80207670:	d8c02015 	stw	r3,128(sp)
80207674:	d8801f15 	stw	r2,124(sp)
80207678:	010001c4 	movi	r4,7
8020767c:	20823816 	blt	r4,r2,80207f60 <___svfprintf_internal_r+0x10e8>
80207680:	42000204 	addi	r8,r8,8
80207684:	d8802b17 	ldw	r2,172(sp)
80207688:	10000c26 	beq	r2,zero,802076bc <___svfprintf_internal_r+0x844>
8020768c:	d8801f17 	ldw	r2,124(sp)
80207690:	d9002704 	addi	r4,sp,156
80207694:	18c00084 	addi	r3,r3,2
80207698:	10800044 	addi	r2,r2,1
8020769c:	41000015 	stw	r4,0(r8)
802076a0:	01000084 	movi	r4,2
802076a4:	41000115 	stw	r4,4(r8)
802076a8:	d8c02015 	stw	r3,128(sp)
802076ac:	d8801f15 	stw	r2,124(sp)
802076b0:	010001c4 	movi	r4,7
802076b4:	20823216 	blt	r4,r2,80207f80 <___svfprintf_internal_r+0x1108>
802076b8:	42000204 	addi	r8,r8,8
802076bc:	d9003017 	ldw	r4,192(sp)
802076c0:	00802004 	movi	r2,128
802076c4:	20819726 	beq	r4,r2,80207d24 <___svfprintf_internal_r+0xeac>
802076c8:	d9402917 	ldw	r5,164(sp)
802076cc:	d8802e17 	ldw	r2,184(sp)
802076d0:	28adc83a 	sub	r22,r5,r2
802076d4:	05802f0e 	bge	zero,r22,80207794 <___svfprintf_internal_r+0x91c>
802076d8:	07000404 	movi	fp,16
802076dc:	d8801f17 	ldw	r2,124(sp)
802076e0:	e583c00e 	bge	fp,r22,802085e4 <___svfprintf_internal_r+0x176c>
802076e4:	016008b4 	movhi	r5,32802
802076e8:	29764b84 	addi	r5,r5,-9938
802076ec:	dc402915 	stw	r17,164(sp)
802076f0:	d9402b15 	stw	r5,172(sp)
802076f4:	b023883a 	mov	r17,r22
802076f8:	050001c4 	movi	r20,7
802076fc:	902d883a 	mov	r22,r18
80207700:	8025883a 	mov	r18,r16
80207704:	dc002c17 	ldw	r16,176(sp)
80207708:	00000306 	br	80207718 <___svfprintf_internal_r+0x8a0>
8020770c:	8c7ffc04 	addi	r17,r17,-16
80207710:	42000204 	addi	r8,r8,8
80207714:	e440110e 	bge	fp,r17,8020775c <___svfprintf_internal_r+0x8e4>
80207718:	18c00404 	addi	r3,r3,16
8020771c:	10800044 	addi	r2,r2,1
80207720:	45400015 	stw	r21,0(r8)
80207724:	47000115 	stw	fp,4(r8)
80207728:	d8c02015 	stw	r3,128(sp)
8020772c:	d8801f15 	stw	r2,124(sp)
80207730:	a0bff60e 	bge	r20,r2,8020770c <__reset+0xfa1e770c>
80207734:	d9801e04 	addi	r6,sp,120
80207738:	800b883a 	mov	r5,r16
8020773c:	9809883a 	mov	r4,r19
80207740:	02104080 	call	80210408 <__ssprint_r>
80207744:	103eb11e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207748:	8c7ffc04 	addi	r17,r17,-16
8020774c:	d8c02017 	ldw	r3,128(sp)
80207750:	d8801f17 	ldw	r2,124(sp)
80207754:	da000404 	addi	r8,sp,16
80207758:	e47fef16 	blt	fp,r17,80207718 <__reset+0xfa1e7718>
8020775c:	9021883a 	mov	r16,r18
80207760:	b025883a 	mov	r18,r22
80207764:	882d883a 	mov	r22,r17
80207768:	dc402917 	ldw	r17,164(sp)
8020776c:	d9002b17 	ldw	r4,172(sp)
80207770:	1d87883a 	add	r3,r3,r22
80207774:	10800044 	addi	r2,r2,1
80207778:	41000015 	stw	r4,0(r8)
8020777c:	45800115 	stw	r22,4(r8)
80207780:	d8c02015 	stw	r3,128(sp)
80207784:	d8801f15 	stw	r2,124(sp)
80207788:	010001c4 	movi	r4,7
8020778c:	2081ec16 	blt	r4,r2,80207f40 <___svfprintf_internal_r+0x10c8>
80207790:	42000204 	addi	r8,r8,8
80207794:	9080400c 	andi	r2,r18,256
80207798:	1001181e 	bne	r2,zero,80207bfc <___svfprintf_internal_r+0xd84>
8020779c:	d9402e17 	ldw	r5,184(sp)
802077a0:	d8801f17 	ldw	r2,124(sp)
802077a4:	44000015 	stw	r16,0(r8)
802077a8:	1947883a 	add	r3,r3,r5
802077ac:	10800044 	addi	r2,r2,1
802077b0:	41400115 	stw	r5,4(r8)
802077b4:	d8c02015 	stw	r3,128(sp)
802077b8:	d8801f15 	stw	r2,124(sp)
802077bc:	010001c4 	movi	r4,7
802077c0:	2081d116 	blt	r4,r2,80207f08 <___svfprintf_internal_r+0x1090>
802077c4:	42000204 	addi	r8,r8,8
802077c8:	9480010c 	andi	r18,r18,4
802077cc:	90003226 	beq	r18,zero,80207898 <___svfprintf_internal_r+0xa20>
802077d0:	d9403117 	ldw	r5,196(sp)
802077d4:	d8802a17 	ldw	r2,168(sp)
802077d8:	28a1c83a 	sub	r16,r5,r2
802077dc:	04002e0e 	bge	zero,r16,80207898 <___svfprintf_internal_r+0xa20>
802077e0:	04400404 	movi	r17,16
802077e4:	d8801f17 	ldw	r2,124(sp)
802077e8:	8c04b90e 	bge	r17,r16,80208ad0 <___svfprintf_internal_r+0x1c58>
802077ec:	016008b4 	movhi	r5,32802
802077f0:	29764f84 	addi	r5,r5,-9922
802077f4:	d9403515 	stw	r5,212(sp)
802077f8:	048001c4 	movi	r18,7
802077fc:	dd002c17 	ldw	r20,176(sp)
80207800:	00000306 	br	80207810 <___svfprintf_internal_r+0x998>
80207804:	843ffc04 	addi	r16,r16,-16
80207808:	42000204 	addi	r8,r8,8
8020780c:	8c00130e 	bge	r17,r16,8020785c <___svfprintf_internal_r+0x9e4>
80207810:	012008b4 	movhi	r4,32802
80207814:	18c00404 	addi	r3,r3,16
80207818:	10800044 	addi	r2,r2,1
8020781c:	21364f84 	addi	r4,r4,-9922
80207820:	41000015 	stw	r4,0(r8)
80207824:	44400115 	stw	r17,4(r8)
80207828:	d8c02015 	stw	r3,128(sp)
8020782c:	d8801f15 	stw	r2,124(sp)
80207830:	90bff40e 	bge	r18,r2,80207804 <__reset+0xfa1e7804>
80207834:	d9801e04 	addi	r6,sp,120
80207838:	a00b883a 	mov	r5,r20
8020783c:	9809883a 	mov	r4,r19
80207840:	02104080 	call	80210408 <__ssprint_r>
80207844:	103e711e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207848:	843ffc04 	addi	r16,r16,-16
8020784c:	d8c02017 	ldw	r3,128(sp)
80207850:	d8801f17 	ldw	r2,124(sp)
80207854:	da000404 	addi	r8,sp,16
80207858:	8c3fed16 	blt	r17,r16,80207810 <__reset+0xfa1e7810>
8020785c:	d9403517 	ldw	r5,212(sp)
80207860:	1c07883a 	add	r3,r3,r16
80207864:	10800044 	addi	r2,r2,1
80207868:	41400015 	stw	r5,0(r8)
8020786c:	44000115 	stw	r16,4(r8)
80207870:	d8c02015 	stw	r3,128(sp)
80207874:	d8801f15 	stw	r2,124(sp)
80207878:	010001c4 	movi	r4,7
8020787c:	2080060e 	bge	r4,r2,80207898 <___svfprintf_internal_r+0xa20>
80207880:	d9402c17 	ldw	r5,176(sp)
80207884:	d9801e04 	addi	r6,sp,120
80207888:	9809883a 	mov	r4,r19
8020788c:	02104080 	call	80210408 <__ssprint_r>
80207890:	103e5e1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207894:	d8c02017 	ldw	r3,128(sp)
80207898:	d8803117 	ldw	r2,196(sp)
8020789c:	d9002a17 	ldw	r4,168(sp)
802078a0:	1100010e 	bge	r2,r4,802078a8 <___svfprintf_internal_r+0xa30>
802078a4:	2005883a 	mov	r2,r4
802078a8:	d9402f17 	ldw	r5,188(sp)
802078ac:	288b883a 	add	r5,r5,r2
802078b0:	d9402f15 	stw	r5,188(sp)
802078b4:	18019c1e 	bne	r3,zero,80207f28 <___svfprintf_internal_r+0x10b0>
802078b8:	b8800007 	ldb	r2,0(r23)
802078bc:	d8001f15 	stw	zero,124(sp)
802078c0:	da000404 	addi	r8,sp,16
802078c4:	103d991e 	bne	r2,zero,80206f2c <__reset+0xfa1e6f2c>
802078c8:	b821883a 	mov	r16,r23
802078cc:	003daf06 	br	80206f8c <__reset+0xfa1e6f8c>
802078d0:	18c03fcc 	andi	r3,r3,255
802078d4:	1805c71e 	bne	r3,zero,80208ff4 <___svfprintf_internal_r+0x217c>
802078d8:	94800414 	ori	r18,r18,16
802078dc:	9080080c 	andi	r2,r18,32
802078e0:	10020126 	beq	r2,zero,802080e8 <___svfprintf_internal_r+0x1270>
802078e4:	d8802d17 	ldw	r2,180(sp)
802078e8:	d9002917 	ldw	r4,164(sp)
802078ec:	d8002785 	stb	zero,158(sp)
802078f0:	10c00204 	addi	r3,r2,8
802078f4:	15000017 	ldw	r20,0(r2)
802078f8:	15800117 	ldw	r22,4(r2)
802078fc:	20038e16 	blt	r4,zero,80208738 <___svfprintf_internal_r+0x18c0>
80207900:	013fdfc4 	movi	r4,-129
80207904:	a584b03a 	or	r2,r20,r22
80207908:	d8c02d15 	stw	r3,180(sp)
8020790c:	9124703a 	and	r18,r18,r4
80207910:	0039883a 	mov	fp,zero
80207914:	103eb61e 	bne	r2,zero,802073f0 <__reset+0xfa1e73f0>
80207918:	d8802917 	ldw	r2,164(sp)
8020791c:	1002c81e 	bne	r2,zero,80208440 <___svfprintf_internal_r+0x15c8>
80207920:	d8002915 	stw	zero,164(sp)
80207924:	d8002e15 	stw	zero,184(sp)
80207928:	dc001e04 	addi	r16,sp,120
8020792c:	003efa06 	br	80207518 <__reset+0xfa1e7518>
80207930:	18c03fcc 	andi	r3,r3,255
80207934:	1805ad1e 	bne	r3,zero,80208fec <___svfprintf_internal_r+0x2174>
80207938:	016008b4 	movhi	r5,32802
8020793c:	29763f04 	addi	r5,r5,-9988
80207940:	d9403a15 	stw	r5,232(sp)
80207944:	9080080c 	andi	r2,r18,32
80207948:	10006126 	beq	r2,zero,80207ad0 <___svfprintf_internal_r+0xc58>
8020794c:	d8802d17 	ldw	r2,180(sp)
80207950:	15000017 	ldw	r20,0(r2)
80207954:	15800117 	ldw	r22,4(r2)
80207958:	10800204 	addi	r2,r2,8
8020795c:	d8802d15 	stw	r2,180(sp)
80207960:	9080004c 	andi	r2,r18,1
80207964:	10018e26 	beq	r2,zero,80207fa0 <___svfprintf_internal_r+0x1128>
80207968:	a584b03a 	or	r2,r20,r22
8020796c:	10030926 	beq	r2,zero,80208594 <___svfprintf_internal_r+0x171c>
80207970:	d8c02917 	ldw	r3,164(sp)
80207974:	00800c04 	movi	r2,48
80207978:	d8802705 	stb	r2,156(sp)
8020797c:	dc402745 	stb	r17,157(sp)
80207980:	d8002785 	stb	zero,158(sp)
80207984:	90800094 	ori	r2,r18,2
80207988:	18048716 	blt	r3,zero,80208ba8 <___svfprintf_internal_r+0x1d30>
8020798c:	00bfdfc4 	movi	r2,-129
80207990:	90a4703a 	and	r18,r18,r2
80207994:	94800094 	ori	r18,r18,2
80207998:	0039883a 	mov	fp,zero
8020799c:	d9003a17 	ldw	r4,232(sp)
802079a0:	dc001e04 	addi	r16,sp,120
802079a4:	a08003cc 	andi	r2,r20,15
802079a8:	b006973a 	slli	r3,r22,28
802079ac:	2085883a 	add	r2,r4,r2
802079b0:	a028d13a 	srli	r20,r20,4
802079b4:	10800003 	ldbu	r2,0(r2)
802079b8:	b02cd13a 	srli	r22,r22,4
802079bc:	843fffc4 	addi	r16,r16,-1
802079c0:	1d28b03a 	or	r20,r3,r20
802079c4:	80800005 	stb	r2,0(r16)
802079c8:	a584b03a 	or	r2,r20,r22
802079cc:	103ff51e 	bne	r2,zero,802079a4 <__reset+0xfa1e79a4>
802079d0:	d8c02817 	ldw	r3,160(sp)
802079d4:	1c07c83a 	sub	r3,r3,r16
802079d8:	d8c02e15 	stw	r3,184(sp)
802079dc:	003ece06 	br	80207518 <__reset+0xfa1e7518>
802079e0:	d8c02d17 	ldw	r3,180(sp)
802079e4:	d9002d17 	ldw	r4,180(sp)
802079e8:	d8002785 	stb	zero,158(sp)
802079ec:	18800017 	ldw	r2,0(r3)
802079f0:	21000104 	addi	r4,r4,4
802079f4:	00c00044 	movi	r3,1
802079f8:	d8c02a15 	stw	r3,168(sp)
802079fc:	d8801405 	stb	r2,80(sp)
80207a00:	d9002d15 	stw	r4,180(sp)
80207a04:	d8c02e15 	stw	r3,184(sp)
80207a08:	d8002915 	stw	zero,164(sp)
80207a0c:	d8003215 	stw	zero,200(sp)
80207a10:	dc001404 	addi	r16,sp,80
80207a14:	0039883a 	mov	fp,zero
80207a18:	003ecc06 	br	8020754c <__reset+0xfa1e754c>
80207a1c:	18c03fcc 	andi	r3,r3,255
80207a20:	183e9226 	beq	r3,zero,8020746c <__reset+0xfa1e746c>
80207a24:	d9c02785 	stb	r7,158(sp)
80207a28:	003e9006 	br	8020746c <__reset+0xfa1e746c>
80207a2c:	00c00044 	movi	r3,1
80207a30:	01c00ac4 	movi	r7,43
80207a34:	bc400007 	ldb	r17,0(r23)
80207a38:	003d6306 	br	80206fc8 <__reset+0xfa1e6fc8>
80207a3c:	94800814 	ori	r18,r18,32
80207a40:	bc400007 	ldb	r17,0(r23)
80207a44:	003d6006 	br	80206fc8 <__reset+0xfa1e6fc8>
80207a48:	d8c02d17 	ldw	r3,180(sp)
80207a4c:	d8002785 	stb	zero,158(sp)
80207a50:	1c000017 	ldw	r16,0(r3)
80207a54:	1d000104 	addi	r20,r3,4
80207a58:	80040f26 	beq	r16,zero,80208a98 <___svfprintf_internal_r+0x1c20>
80207a5c:	d9002917 	ldw	r4,164(sp)
80207a60:	2003dc16 	blt	r4,zero,802089d4 <___svfprintf_internal_r+0x1b5c>
80207a64:	200d883a 	mov	r6,r4
80207a68:	000b883a 	mov	r5,zero
80207a6c:	8009883a 	mov	r4,r16
80207a70:	da003e15 	stw	r8,248(sp)
80207a74:	020e8600 	call	8020e860 <memchr>
80207a78:	da003e17 	ldw	r8,248(sp)
80207a7c:	10045826 	beq	r2,zero,80208be0 <___svfprintf_internal_r+0x1d68>
80207a80:	1405c83a 	sub	r2,r2,r16
80207a84:	d8802e15 	stw	r2,184(sp)
80207a88:	1003d816 	blt	r2,zero,802089ec <___svfprintf_internal_r+0x1b74>
80207a8c:	df002783 	ldbu	fp,158(sp)
80207a90:	d8802a15 	stw	r2,168(sp)
80207a94:	dd002d15 	stw	r20,180(sp)
80207a98:	d8002915 	stw	zero,164(sp)
80207a9c:	d8003215 	stw	zero,200(sp)
80207aa0:	003ea306 	br	80207530 <__reset+0xfa1e7530>
80207aa4:	18c03fcc 	andi	r3,r3,255
80207aa8:	183f8c26 	beq	r3,zero,802078dc <__reset+0xfa1e78dc>
80207aac:	d9c02785 	stb	r7,158(sp)
80207ab0:	003f8a06 	br	802078dc <__reset+0xfa1e78dc>
80207ab4:	18c03fcc 	andi	r3,r3,255
80207ab8:	1805631e 	bne	r3,zero,80209048 <___svfprintf_internal_r+0x21d0>
80207abc:	016008b4 	movhi	r5,32802
80207ac0:	29764404 	addi	r5,r5,-9968
80207ac4:	d9403a15 	stw	r5,232(sp)
80207ac8:	9080080c 	andi	r2,r18,32
80207acc:	103f9f1e 	bne	r2,zero,8020794c <__reset+0xfa1e794c>
80207ad0:	9080040c 	andi	r2,r18,16
80207ad4:	10029c26 	beq	r2,zero,80208548 <___svfprintf_internal_r+0x16d0>
80207ad8:	d8c02d17 	ldw	r3,180(sp)
80207adc:	002d883a 	mov	r22,zero
80207ae0:	1d000017 	ldw	r20,0(r3)
80207ae4:	18c00104 	addi	r3,r3,4
80207ae8:	d8c02d15 	stw	r3,180(sp)
80207aec:	003f9c06 	br	80207960 <__reset+0xfa1e7960>
80207af0:	94800054 	ori	r18,r18,1
80207af4:	bc400007 	ldb	r17,0(r23)
80207af8:	003d3306 	br	80206fc8 <__reset+0xfa1e6fc8>
80207afc:	38803fcc 	andi	r2,r7,255
80207b00:	1080201c 	xori	r2,r2,128
80207b04:	10bfe004 	addi	r2,r2,-128
80207b08:	1002971e 	bne	r2,zero,80208568 <___svfprintf_internal_r+0x16f0>
80207b0c:	00c00044 	movi	r3,1
80207b10:	01c00804 	movi	r7,32
80207b14:	bc400007 	ldb	r17,0(r23)
80207b18:	003d2b06 	br	80206fc8 <__reset+0xfa1e6fc8>
80207b1c:	18c03fcc 	andi	r3,r3,255
80207b20:	183e2326 	beq	r3,zero,802073b0 <__reset+0xfa1e73b0>
80207b24:	d9c02785 	stb	r7,158(sp)
80207b28:	003e2106 	br	802073b0 <__reset+0xfa1e73b0>
80207b2c:	bc400007 	ldb	r17,0(r23)
80207b30:	8a430426 	beq	r17,r9,80208744 <___svfprintf_internal_r+0x18cc>
80207b34:	94800414 	ori	r18,r18,16
80207b38:	003d2306 	br	80206fc8 <__reset+0xfa1e6fc8>
80207b3c:	18c03fcc 	andi	r3,r3,255
80207b40:	18053f1e 	bne	r3,zero,80209040 <___svfprintf_internal_r+0x21c8>
80207b44:	9080080c 	andi	r2,r18,32
80207b48:	10028926 	beq	r2,zero,80208570 <___svfprintf_internal_r+0x16f8>
80207b4c:	d9402d17 	ldw	r5,180(sp)
80207b50:	d9002f17 	ldw	r4,188(sp)
80207b54:	28800017 	ldw	r2,0(r5)
80207b58:	2007d7fa 	srai	r3,r4,31
80207b5c:	29400104 	addi	r5,r5,4
80207b60:	d9402d15 	stw	r5,180(sp)
80207b64:	11000015 	stw	r4,0(r2)
80207b68:	10c00115 	stw	r3,4(r2)
80207b6c:	003ced06 	br	80206f24 <__reset+0xfa1e6f24>
80207b70:	94801014 	ori	r18,r18,64
80207b74:	bc400007 	ldb	r17,0(r23)
80207b78:	003d1306 	br	80206fc8 <__reset+0xfa1e6fc8>
80207b7c:	012008b4 	movhi	r4,32802
80207b80:	21364404 	addi	r4,r4,-9968
80207b84:	0039883a 	mov	fp,zero
80207b88:	d9003a15 	stw	r4,232(sp)
80207b8c:	04401e04 	movi	r17,120
80207b90:	003f8206 	br	8020799c <__reset+0xfa1e799c>
80207b94:	18c03fcc 	andi	r3,r3,255
80207b98:	1805221e 	bne	r3,zero,80209024 <___svfprintf_internal_r+0x21ac>
80207b9c:	883d9526 	beq	r17,zero,802071f4 <__reset+0xfa1e71f4>
80207ba0:	00c00044 	movi	r3,1
80207ba4:	d8c02a15 	stw	r3,168(sp)
80207ba8:	dc401405 	stb	r17,80(sp)
80207bac:	d8002785 	stb	zero,158(sp)
80207bb0:	003f9406 	br	80207a04 <__reset+0xfa1e7a04>
80207bb4:	012008b4 	movhi	r4,32802
80207bb8:	21364404 	addi	r4,r4,-9968
80207bbc:	d9003a15 	stw	r4,232(sp)
80207bc0:	d8c02d15 	stw	r3,180(sp)
80207bc4:	1025883a 	mov	r18,r2
80207bc8:	04401e04 	movi	r17,120
80207bcc:	a584b03a 	or	r2,r20,r22
80207bd0:	1000fa1e 	bne	r2,zero,80207fbc <___svfprintf_internal_r+0x1144>
80207bd4:	0039883a 	mov	fp,zero
80207bd8:	00800084 	movi	r2,2
80207bdc:	10803fcc 	andi	r2,r2,255
80207be0:	00c00044 	movi	r3,1
80207be4:	10c21626 	beq	r2,r3,80208440 <___svfprintf_internal_r+0x15c8>
80207be8:	00c00084 	movi	r3,2
80207bec:	10fe301e 	bne	r2,r3,802074b0 <__reset+0xfa1e74b0>
80207bf0:	003d7606 	br	802071cc <__reset+0xfa1e71cc>
80207bf4:	d8c02017 	ldw	r3,128(sp)
80207bf8:	003e9506 	br	80207650 <__reset+0xfa1e7650>
80207bfc:	00801944 	movi	r2,101
80207c00:	14407c0e 	bge	r2,r17,80207df4 <___svfprintf_internal_r+0xf7c>
80207c04:	d9003617 	ldw	r4,216(sp)
80207c08:	d9403717 	ldw	r5,220(sp)
80207c0c:	000d883a 	mov	r6,zero
80207c10:	000f883a 	mov	r7,zero
80207c14:	d8c03d15 	stw	r3,244(sp)
80207c18:	da003e15 	stw	r8,248(sp)
80207c1c:	02155880 	call	80215588 <__eqdf2>
80207c20:	d8c03d17 	ldw	r3,244(sp)
80207c24:	da003e17 	ldw	r8,248(sp)
80207c28:	1000f51e 	bne	r2,zero,80208000 <___svfprintf_internal_r+0x1188>
80207c2c:	d8801f17 	ldw	r2,124(sp)
80207c30:	012008b4 	movhi	r4,32802
80207c34:	21364b04 	addi	r4,r4,-9940
80207c38:	18c00044 	addi	r3,r3,1
80207c3c:	10800044 	addi	r2,r2,1
80207c40:	41000015 	stw	r4,0(r8)
80207c44:	01000044 	movi	r4,1
80207c48:	41000115 	stw	r4,4(r8)
80207c4c:	d8c02015 	stw	r3,128(sp)
80207c50:	d8801f15 	stw	r2,124(sp)
80207c54:	010001c4 	movi	r4,7
80207c58:	20826616 	blt	r4,r2,802085f4 <___svfprintf_internal_r+0x177c>
80207c5c:	42000204 	addi	r8,r8,8
80207c60:	d8802617 	ldw	r2,152(sp)
80207c64:	d9403317 	ldw	r5,204(sp)
80207c68:	11400216 	blt	r2,r5,80207c74 <___svfprintf_internal_r+0xdfc>
80207c6c:	9080004c 	andi	r2,r18,1
80207c70:	103ed526 	beq	r2,zero,802077c8 <__reset+0xfa1e77c8>
80207c74:	d8803817 	ldw	r2,224(sp)
80207c78:	d9003417 	ldw	r4,208(sp)
80207c7c:	d9403817 	ldw	r5,224(sp)
80207c80:	1887883a 	add	r3,r3,r2
80207c84:	d8801f17 	ldw	r2,124(sp)
80207c88:	41000015 	stw	r4,0(r8)
80207c8c:	41400115 	stw	r5,4(r8)
80207c90:	10800044 	addi	r2,r2,1
80207c94:	d8c02015 	stw	r3,128(sp)
80207c98:	d8801f15 	stw	r2,124(sp)
80207c9c:	010001c4 	movi	r4,7
80207ca0:	2082af16 	blt	r4,r2,80208760 <___svfprintf_internal_r+0x18e8>
80207ca4:	42000204 	addi	r8,r8,8
80207ca8:	d8803317 	ldw	r2,204(sp)
80207cac:	143fffc4 	addi	r16,r2,-1
80207cb0:	043ec50e 	bge	zero,r16,802077c8 <__reset+0xfa1e77c8>
80207cb4:	04400404 	movi	r17,16
80207cb8:	d8801f17 	ldw	r2,124(sp)
80207cbc:	8c00860e 	bge	r17,r16,80207ed8 <___svfprintf_internal_r+0x1060>
80207cc0:	016008b4 	movhi	r5,32802
80207cc4:	29764b84 	addi	r5,r5,-9938
80207cc8:	d9402b15 	stw	r5,172(sp)
80207ccc:	058001c4 	movi	r22,7
80207cd0:	dd002c17 	ldw	r20,176(sp)
80207cd4:	00000306 	br	80207ce4 <___svfprintf_internal_r+0xe6c>
80207cd8:	42000204 	addi	r8,r8,8
80207cdc:	843ffc04 	addi	r16,r16,-16
80207ce0:	8c00800e 	bge	r17,r16,80207ee4 <___svfprintf_internal_r+0x106c>
80207ce4:	18c00404 	addi	r3,r3,16
80207ce8:	10800044 	addi	r2,r2,1
80207cec:	45400015 	stw	r21,0(r8)
80207cf0:	44400115 	stw	r17,4(r8)
80207cf4:	d8c02015 	stw	r3,128(sp)
80207cf8:	d8801f15 	stw	r2,124(sp)
80207cfc:	b0bff60e 	bge	r22,r2,80207cd8 <__reset+0xfa1e7cd8>
80207d00:	d9801e04 	addi	r6,sp,120
80207d04:	a00b883a 	mov	r5,r20
80207d08:	9809883a 	mov	r4,r19
80207d0c:	02104080 	call	80210408 <__ssprint_r>
80207d10:	103d3e1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207d14:	d8c02017 	ldw	r3,128(sp)
80207d18:	d8801f17 	ldw	r2,124(sp)
80207d1c:	da000404 	addi	r8,sp,16
80207d20:	003fee06 	br	80207cdc <__reset+0xfa1e7cdc>
80207d24:	d9403117 	ldw	r5,196(sp)
80207d28:	d8802a17 	ldw	r2,168(sp)
80207d2c:	28adc83a 	sub	r22,r5,r2
80207d30:	05be650e 	bge	zero,r22,802076c8 <__reset+0xfa1e76c8>
80207d34:	07000404 	movi	fp,16
80207d38:	d8801f17 	ldw	r2,124(sp)
80207d3c:	e583a20e 	bge	fp,r22,80208bc8 <___svfprintf_internal_r+0x1d50>
80207d40:	016008b4 	movhi	r5,32802
80207d44:	29764b84 	addi	r5,r5,-9938
80207d48:	dc403015 	stw	r17,192(sp)
80207d4c:	d9402b15 	stw	r5,172(sp)
80207d50:	b023883a 	mov	r17,r22
80207d54:	050001c4 	movi	r20,7
80207d58:	902d883a 	mov	r22,r18
80207d5c:	8025883a 	mov	r18,r16
80207d60:	dc002c17 	ldw	r16,176(sp)
80207d64:	00000306 	br	80207d74 <___svfprintf_internal_r+0xefc>
80207d68:	8c7ffc04 	addi	r17,r17,-16
80207d6c:	42000204 	addi	r8,r8,8
80207d70:	e440110e 	bge	fp,r17,80207db8 <___svfprintf_internal_r+0xf40>
80207d74:	18c00404 	addi	r3,r3,16
80207d78:	10800044 	addi	r2,r2,1
80207d7c:	45400015 	stw	r21,0(r8)
80207d80:	47000115 	stw	fp,4(r8)
80207d84:	d8c02015 	stw	r3,128(sp)
80207d88:	d8801f15 	stw	r2,124(sp)
80207d8c:	a0bff60e 	bge	r20,r2,80207d68 <__reset+0xfa1e7d68>
80207d90:	d9801e04 	addi	r6,sp,120
80207d94:	800b883a 	mov	r5,r16
80207d98:	9809883a 	mov	r4,r19
80207d9c:	02104080 	call	80210408 <__ssprint_r>
80207da0:	103d1a1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207da4:	8c7ffc04 	addi	r17,r17,-16
80207da8:	d8c02017 	ldw	r3,128(sp)
80207dac:	d8801f17 	ldw	r2,124(sp)
80207db0:	da000404 	addi	r8,sp,16
80207db4:	e47fef16 	blt	fp,r17,80207d74 <__reset+0xfa1e7d74>
80207db8:	9021883a 	mov	r16,r18
80207dbc:	b025883a 	mov	r18,r22
80207dc0:	882d883a 	mov	r22,r17
80207dc4:	dc403017 	ldw	r17,192(sp)
80207dc8:	d9002b17 	ldw	r4,172(sp)
80207dcc:	1d87883a 	add	r3,r3,r22
80207dd0:	10800044 	addi	r2,r2,1
80207dd4:	41000015 	stw	r4,0(r8)
80207dd8:	45800115 	stw	r22,4(r8)
80207ddc:	d8c02015 	stw	r3,128(sp)
80207de0:	d8801f15 	stw	r2,124(sp)
80207de4:	010001c4 	movi	r4,7
80207de8:	20819a16 	blt	r4,r2,80208454 <___svfprintf_internal_r+0x15dc>
80207dec:	42000204 	addi	r8,r8,8
80207df0:	003e3506 	br	802076c8 <__reset+0xfa1e76c8>
80207df4:	d9403317 	ldw	r5,204(sp)
80207df8:	00800044 	movi	r2,1
80207dfc:	18c00044 	addi	r3,r3,1
80207e00:	1141710e 	bge	r2,r5,802083c8 <___svfprintf_internal_r+0x1550>
80207e04:	dc401f17 	ldw	r17,124(sp)
80207e08:	00800044 	movi	r2,1
80207e0c:	40800115 	stw	r2,4(r8)
80207e10:	8c400044 	addi	r17,r17,1
80207e14:	44000015 	stw	r16,0(r8)
80207e18:	d8c02015 	stw	r3,128(sp)
80207e1c:	dc401f15 	stw	r17,124(sp)
80207e20:	008001c4 	movi	r2,7
80207e24:	14417416 	blt	r2,r17,802083f8 <___svfprintf_internal_r+0x1580>
80207e28:	42000204 	addi	r8,r8,8
80207e2c:	d8803817 	ldw	r2,224(sp)
80207e30:	d9003417 	ldw	r4,208(sp)
80207e34:	8c400044 	addi	r17,r17,1
80207e38:	10c7883a 	add	r3,r2,r3
80207e3c:	40800115 	stw	r2,4(r8)
80207e40:	41000015 	stw	r4,0(r8)
80207e44:	d8c02015 	stw	r3,128(sp)
80207e48:	dc401f15 	stw	r17,124(sp)
80207e4c:	008001c4 	movi	r2,7
80207e50:	14417216 	blt	r2,r17,8020841c <___svfprintf_internal_r+0x15a4>
80207e54:	45800204 	addi	r22,r8,8
80207e58:	d9003617 	ldw	r4,216(sp)
80207e5c:	d9403717 	ldw	r5,220(sp)
80207e60:	000d883a 	mov	r6,zero
80207e64:	000f883a 	mov	r7,zero
80207e68:	d8c03d15 	stw	r3,244(sp)
80207e6c:	02155880 	call	80215588 <__eqdf2>
80207e70:	d8c03d17 	ldw	r3,244(sp)
80207e74:	1000b326 	beq	r2,zero,80208144 <___svfprintf_internal_r+0x12cc>
80207e78:	d9403317 	ldw	r5,204(sp)
80207e7c:	84000044 	addi	r16,r16,1
80207e80:	8c400044 	addi	r17,r17,1
80207e84:	28bfffc4 	addi	r2,r5,-1
80207e88:	1887883a 	add	r3,r3,r2
80207e8c:	b0800115 	stw	r2,4(r22)
80207e90:	b4000015 	stw	r16,0(r22)
80207e94:	d8c02015 	stw	r3,128(sp)
80207e98:	dc401f15 	stw	r17,124(sp)
80207e9c:	008001c4 	movi	r2,7
80207ea0:	1440d216 	blt	r2,r17,802081ec <___svfprintf_internal_r+0x1374>
80207ea4:	b5800204 	addi	r22,r22,8
80207ea8:	d9003b17 	ldw	r4,236(sp)
80207eac:	df0022c4 	addi	fp,sp,139
80207eb0:	8c400044 	addi	r17,r17,1
80207eb4:	20c7883a 	add	r3,r4,r3
80207eb8:	b7000015 	stw	fp,0(r22)
80207ebc:	b1000115 	stw	r4,4(r22)
80207ec0:	d8c02015 	stw	r3,128(sp)
80207ec4:	dc401f15 	stw	r17,124(sp)
80207ec8:	008001c4 	movi	r2,7
80207ecc:	14400e16 	blt	r2,r17,80207f08 <___svfprintf_internal_r+0x1090>
80207ed0:	b2000204 	addi	r8,r22,8
80207ed4:	003e3c06 	br	802077c8 <__reset+0xfa1e77c8>
80207ed8:	012008b4 	movhi	r4,32802
80207edc:	21364b84 	addi	r4,r4,-9938
80207ee0:	d9002b15 	stw	r4,172(sp)
80207ee4:	d9002b17 	ldw	r4,172(sp)
80207ee8:	1c07883a 	add	r3,r3,r16
80207eec:	44000115 	stw	r16,4(r8)
80207ef0:	41000015 	stw	r4,0(r8)
80207ef4:	10800044 	addi	r2,r2,1
80207ef8:	d8c02015 	stw	r3,128(sp)
80207efc:	d8801f15 	stw	r2,124(sp)
80207f00:	010001c4 	movi	r4,7
80207f04:	20be2f0e 	bge	r4,r2,802077c4 <__reset+0xfa1e77c4>
80207f08:	d9402c17 	ldw	r5,176(sp)
80207f0c:	d9801e04 	addi	r6,sp,120
80207f10:	9809883a 	mov	r4,r19
80207f14:	02104080 	call	80210408 <__ssprint_r>
80207f18:	103cbc1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207f1c:	d8c02017 	ldw	r3,128(sp)
80207f20:	da000404 	addi	r8,sp,16
80207f24:	003e2806 	br	802077c8 <__reset+0xfa1e77c8>
80207f28:	d9402c17 	ldw	r5,176(sp)
80207f2c:	d9801e04 	addi	r6,sp,120
80207f30:	9809883a 	mov	r4,r19
80207f34:	02104080 	call	80210408 <__ssprint_r>
80207f38:	103e5f26 	beq	r2,zero,802078b8 <__reset+0xfa1e78b8>
80207f3c:	003cb306 	br	8020720c <__reset+0xfa1e720c>
80207f40:	d9402c17 	ldw	r5,176(sp)
80207f44:	d9801e04 	addi	r6,sp,120
80207f48:	9809883a 	mov	r4,r19
80207f4c:	02104080 	call	80210408 <__ssprint_r>
80207f50:	103cae1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207f54:	d8c02017 	ldw	r3,128(sp)
80207f58:	da000404 	addi	r8,sp,16
80207f5c:	003e0d06 	br	80207794 <__reset+0xfa1e7794>
80207f60:	d9402c17 	ldw	r5,176(sp)
80207f64:	d9801e04 	addi	r6,sp,120
80207f68:	9809883a 	mov	r4,r19
80207f6c:	02104080 	call	80210408 <__ssprint_r>
80207f70:	103ca61e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207f74:	d8c02017 	ldw	r3,128(sp)
80207f78:	da000404 	addi	r8,sp,16
80207f7c:	003dc106 	br	80207684 <__reset+0xfa1e7684>
80207f80:	d9402c17 	ldw	r5,176(sp)
80207f84:	d9801e04 	addi	r6,sp,120
80207f88:	9809883a 	mov	r4,r19
80207f8c:	02104080 	call	80210408 <__ssprint_r>
80207f90:	103c9e1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80207f94:	d8c02017 	ldw	r3,128(sp)
80207f98:	da000404 	addi	r8,sp,16
80207f9c:	003dc706 	br	802076bc <__reset+0xfa1e76bc>
80207fa0:	d8802917 	ldw	r2,164(sp)
80207fa4:	d8002785 	stb	zero,158(sp)
80207fa8:	103f0816 	blt	r2,zero,80207bcc <__reset+0xfa1e7bcc>
80207fac:	00ffdfc4 	movi	r3,-129
80207fb0:	a584b03a 	or	r2,r20,r22
80207fb4:	90e4703a 	and	r18,r18,r3
80207fb8:	103c8126 	beq	r2,zero,802071c0 <__reset+0xfa1e71c0>
80207fbc:	0039883a 	mov	fp,zero
80207fc0:	003e7606 	br	8020799c <__reset+0xfa1e799c>
80207fc4:	9080040c 	andi	r2,r18,16
80207fc8:	10013d26 	beq	r2,zero,802084c0 <___svfprintf_internal_r+0x1648>
80207fcc:	d9002d17 	ldw	r4,180(sp)
80207fd0:	d9402917 	ldw	r5,164(sp)
80207fd4:	d8002785 	stb	zero,158(sp)
80207fd8:	20800104 	addi	r2,r4,4
80207fdc:	25000017 	ldw	r20,0(r4)
80207fe0:	002d883a 	mov	r22,zero
80207fe4:	28013f16 	blt	r5,zero,802084e4 <___svfprintf_internal_r+0x166c>
80207fe8:	00ffdfc4 	movi	r3,-129
80207fec:	d8802d15 	stw	r2,180(sp)
80207ff0:	90e4703a 	and	r18,r18,r3
80207ff4:	a03d2b26 	beq	r20,zero,802074a4 <__reset+0xfa1e74a4>
80207ff8:	0039883a 	mov	fp,zero
80207ffc:	003d2e06 	br	802074b8 <__reset+0xfa1e74b8>
80208000:	dc402617 	ldw	r17,152(sp)
80208004:	0441830e 	bge	zero,r17,80208614 <___svfprintf_internal_r+0x179c>
80208008:	dc403217 	ldw	r17,200(sp)
8020800c:	d8803317 	ldw	r2,204(sp)
80208010:	1440010e 	bge	r2,r17,80208018 <___svfprintf_internal_r+0x11a0>
80208014:	1023883a 	mov	r17,r2
80208018:	04400a0e 	bge	zero,r17,80208044 <___svfprintf_internal_r+0x11cc>
8020801c:	d8801f17 	ldw	r2,124(sp)
80208020:	1c47883a 	add	r3,r3,r17
80208024:	44000015 	stw	r16,0(r8)
80208028:	10800044 	addi	r2,r2,1
8020802c:	44400115 	stw	r17,4(r8)
80208030:	d8c02015 	stw	r3,128(sp)
80208034:	d8801f15 	stw	r2,124(sp)
80208038:	010001c4 	movi	r4,7
8020803c:	20827516 	blt	r4,r2,80208a14 <___svfprintf_internal_r+0x1b9c>
80208040:	42000204 	addi	r8,r8,8
80208044:	88027b16 	blt	r17,zero,80208a34 <___svfprintf_internal_r+0x1bbc>
80208048:	d9003217 	ldw	r4,200(sp)
8020804c:	2463c83a 	sub	r17,r4,r17
80208050:	0440990e 	bge	zero,r17,802082b8 <___svfprintf_internal_r+0x1440>
80208054:	05800404 	movi	r22,16
80208058:	d8801f17 	ldw	r2,124(sp)
8020805c:	b441530e 	bge	r22,r17,802085ac <___svfprintf_internal_r+0x1734>
80208060:	012008b4 	movhi	r4,32802
80208064:	21364b84 	addi	r4,r4,-9938
80208068:	d9002b15 	stw	r4,172(sp)
8020806c:	070001c4 	movi	fp,7
80208070:	dd002c17 	ldw	r20,176(sp)
80208074:	00000306 	br	80208084 <___svfprintf_internal_r+0x120c>
80208078:	42000204 	addi	r8,r8,8
8020807c:	8c7ffc04 	addi	r17,r17,-16
80208080:	b4414d0e 	bge	r22,r17,802085b8 <___svfprintf_internal_r+0x1740>
80208084:	18c00404 	addi	r3,r3,16
80208088:	10800044 	addi	r2,r2,1
8020808c:	45400015 	stw	r21,0(r8)
80208090:	45800115 	stw	r22,4(r8)
80208094:	d8c02015 	stw	r3,128(sp)
80208098:	d8801f15 	stw	r2,124(sp)
8020809c:	e0bff60e 	bge	fp,r2,80208078 <__reset+0xfa1e8078>
802080a0:	d9801e04 	addi	r6,sp,120
802080a4:	a00b883a 	mov	r5,r20
802080a8:	9809883a 	mov	r4,r19
802080ac:	02104080 	call	80210408 <__ssprint_r>
802080b0:	103c561e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802080b4:	d8c02017 	ldw	r3,128(sp)
802080b8:	d8801f17 	ldw	r2,124(sp)
802080bc:	da000404 	addi	r8,sp,16
802080c0:	003fee06 	br	8020807c <__reset+0xfa1e807c>
802080c4:	d9402c17 	ldw	r5,176(sp)
802080c8:	d9801e04 	addi	r6,sp,120
802080cc:	9809883a 	mov	r4,r19
802080d0:	02104080 	call	80210408 <__ssprint_r>
802080d4:	103c4d1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802080d8:	d8c02017 	ldw	r3,128(sp)
802080dc:	df002787 	ldb	fp,158(sp)
802080e0:	da000404 	addi	r8,sp,16
802080e4:	003d5a06 	br	80207650 <__reset+0xfa1e7650>
802080e8:	9080040c 	andi	r2,r18,16
802080ec:	10005c26 	beq	r2,zero,80208260 <___svfprintf_internal_r+0x13e8>
802080f0:	d9402d17 	ldw	r5,180(sp)
802080f4:	d8c02917 	ldw	r3,164(sp)
802080f8:	d8002785 	stb	zero,158(sp)
802080fc:	28800104 	addi	r2,r5,4
80208100:	2d000017 	ldw	r20,0(r5)
80208104:	002d883a 	mov	r22,zero
80208108:	18005e16 	blt	r3,zero,80208284 <___svfprintf_internal_r+0x140c>
8020810c:	00ffdfc4 	movi	r3,-129
80208110:	d8802d15 	stw	r2,180(sp)
80208114:	90e4703a 	and	r18,r18,r3
80208118:	0039883a 	mov	fp,zero
8020811c:	a03dfe26 	beq	r20,zero,80207918 <__reset+0xfa1e7918>
80208120:	00800244 	movi	r2,9
80208124:	153cb336 	bltu	r2,r20,802073f4 <__reset+0xfa1e73f4>
80208128:	a5000c04 	addi	r20,r20,48
8020812c:	dc001dc4 	addi	r16,sp,119
80208130:	dd001dc5 	stb	r20,119(sp)
80208134:	d8c02817 	ldw	r3,160(sp)
80208138:	1c07c83a 	sub	r3,r3,r16
8020813c:	d8c02e15 	stw	r3,184(sp)
80208140:	003cf506 	br	80207518 <__reset+0xfa1e7518>
80208144:	d8803317 	ldw	r2,204(sp)
80208148:	143fffc4 	addi	r16,r2,-1
8020814c:	043f560e 	bge	zero,r16,80207ea8 <__reset+0xfa1e7ea8>
80208150:	07000404 	movi	fp,16
80208154:	e403530e 	bge	fp,r16,80208ea4 <___svfprintf_internal_r+0x202c>
80208158:	016008b4 	movhi	r5,32802
8020815c:	29764b84 	addi	r5,r5,-9938
80208160:	d9402b15 	stw	r5,172(sp)
80208164:	01c001c4 	movi	r7,7
80208168:	dd002c17 	ldw	r20,176(sp)
8020816c:	00000306 	br	8020817c <___svfprintf_internal_r+0x1304>
80208170:	843ffc04 	addi	r16,r16,-16
80208174:	b5800204 	addi	r22,r22,8
80208178:	e400130e 	bge	fp,r16,802081c8 <___svfprintf_internal_r+0x1350>
8020817c:	18c00404 	addi	r3,r3,16
80208180:	8c400044 	addi	r17,r17,1
80208184:	b5400015 	stw	r21,0(r22)
80208188:	b7000115 	stw	fp,4(r22)
8020818c:	d8c02015 	stw	r3,128(sp)
80208190:	dc401f15 	stw	r17,124(sp)
80208194:	3c7ff60e 	bge	r7,r17,80208170 <__reset+0xfa1e8170>
80208198:	d9801e04 	addi	r6,sp,120
8020819c:	a00b883a 	mov	r5,r20
802081a0:	9809883a 	mov	r4,r19
802081a4:	d9c03d15 	stw	r7,244(sp)
802081a8:	02104080 	call	80210408 <__ssprint_r>
802081ac:	d9c03d17 	ldw	r7,244(sp)
802081b0:	103c161e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802081b4:	843ffc04 	addi	r16,r16,-16
802081b8:	d8c02017 	ldw	r3,128(sp)
802081bc:	dc401f17 	ldw	r17,124(sp)
802081c0:	dd800404 	addi	r22,sp,16
802081c4:	e43fed16 	blt	fp,r16,8020817c <__reset+0xfa1e817c>
802081c8:	d8802b17 	ldw	r2,172(sp)
802081cc:	1c07883a 	add	r3,r3,r16
802081d0:	8c400044 	addi	r17,r17,1
802081d4:	b0800015 	stw	r2,0(r22)
802081d8:	b4000115 	stw	r16,4(r22)
802081dc:	d8c02015 	stw	r3,128(sp)
802081e0:	dc401f15 	stw	r17,124(sp)
802081e4:	008001c4 	movi	r2,7
802081e8:	147f2e0e 	bge	r2,r17,80207ea4 <__reset+0xfa1e7ea4>
802081ec:	d9402c17 	ldw	r5,176(sp)
802081f0:	d9801e04 	addi	r6,sp,120
802081f4:	9809883a 	mov	r4,r19
802081f8:	02104080 	call	80210408 <__ssprint_r>
802081fc:	103c031e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208200:	d8c02017 	ldw	r3,128(sp)
80208204:	dc401f17 	ldw	r17,124(sp)
80208208:	dd800404 	addi	r22,sp,16
8020820c:	003f2606 	br	80207ea8 <__reset+0xfa1e7ea8>
80208210:	9080040c 	andi	r2,r18,16
80208214:	1000c326 	beq	r2,zero,80208524 <___svfprintf_internal_r+0x16ac>
80208218:	d8802d17 	ldw	r2,180(sp)
8020821c:	15000017 	ldw	r20,0(r2)
80208220:	10800104 	addi	r2,r2,4
80208224:	d8802d15 	stw	r2,180(sp)
80208228:	a02dd7fa 	srai	r22,r20,31
8020822c:	b005883a 	mov	r2,r22
80208230:	103c680e 	bge	r2,zero,802073d4 <__reset+0xfa1e73d4>
80208234:	0529c83a 	sub	r20,zero,r20
80208238:	a004c03a 	cmpne	r2,r20,zero
8020823c:	05adc83a 	sub	r22,zero,r22
80208240:	b0adc83a 	sub	r22,r22,r2
80208244:	d8802917 	ldw	r2,164(sp)
80208248:	07000b44 	movi	fp,45
8020824c:	df002785 	stb	fp,158(sp)
80208250:	10022e16 	blt	r2,zero,80208b0c <___svfprintf_internal_r+0x1c94>
80208254:	00bfdfc4 	movi	r2,-129
80208258:	90a4703a 	and	r18,r18,r2
8020825c:	003c6406 	br	802073f0 <__reset+0xfa1e73f0>
80208260:	9080100c 	andi	r2,r18,64
80208264:	d8002785 	stb	zero,158(sp)
80208268:	10012526 	beq	r2,zero,80208700 <___svfprintf_internal_r+0x1888>
8020826c:	d9002d17 	ldw	r4,180(sp)
80208270:	d9402917 	ldw	r5,164(sp)
80208274:	002d883a 	mov	r22,zero
80208278:	20800104 	addi	r2,r4,4
8020827c:	2500000b 	ldhu	r20,0(r4)
80208280:	283fa20e 	bge	r5,zero,8020810c <__reset+0xfa1e810c>
80208284:	d8802d15 	stw	r2,180(sp)
80208288:	0039883a 	mov	fp,zero
8020828c:	a584b03a 	or	r2,r20,r22
80208290:	103c571e 	bne	r2,zero,802073f0 <__reset+0xfa1e73f0>
80208294:	00800044 	movi	r2,1
80208298:	003e5006 	br	80207bdc <__reset+0xfa1e7bdc>
8020829c:	d9402c17 	ldw	r5,176(sp)
802082a0:	d9801e04 	addi	r6,sp,120
802082a4:	9809883a 	mov	r4,r19
802082a8:	02104080 	call	80210408 <__ssprint_r>
802082ac:	103bd71e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802082b0:	d8c02017 	ldw	r3,128(sp)
802082b4:	da000404 	addi	r8,sp,16
802082b8:	d9003217 	ldw	r4,200(sp)
802082bc:	d8802617 	ldw	r2,152(sp)
802082c0:	d9403317 	ldw	r5,204(sp)
802082c4:	8123883a 	add	r17,r16,r4
802082c8:	11400216 	blt	r2,r5,802082d4 <___svfprintf_internal_r+0x145c>
802082cc:	9100004c 	andi	r4,r18,1
802082d0:	20000d26 	beq	r4,zero,80208308 <___svfprintf_internal_r+0x1490>
802082d4:	d9003817 	ldw	r4,224(sp)
802082d8:	d9403417 	ldw	r5,208(sp)
802082dc:	1907883a 	add	r3,r3,r4
802082e0:	d9001f17 	ldw	r4,124(sp)
802082e4:	41400015 	stw	r5,0(r8)
802082e8:	d9403817 	ldw	r5,224(sp)
802082ec:	21000044 	addi	r4,r4,1
802082f0:	d8c02015 	stw	r3,128(sp)
802082f4:	41400115 	stw	r5,4(r8)
802082f8:	d9001f15 	stw	r4,124(sp)
802082fc:	014001c4 	movi	r5,7
80208300:	2901dc16 	blt	r5,r4,80208a74 <___svfprintf_internal_r+0x1bfc>
80208304:	42000204 	addi	r8,r8,8
80208308:	d9003317 	ldw	r4,204(sp)
8020830c:	8121883a 	add	r16,r16,r4
80208310:	2085c83a 	sub	r2,r4,r2
80208314:	8461c83a 	sub	r16,r16,r17
80208318:	1400010e 	bge	r2,r16,80208320 <___svfprintf_internal_r+0x14a8>
8020831c:	1021883a 	mov	r16,r2
80208320:	04000a0e 	bge	zero,r16,8020834c <___svfprintf_internal_r+0x14d4>
80208324:	d9001f17 	ldw	r4,124(sp)
80208328:	1c07883a 	add	r3,r3,r16
8020832c:	44400015 	stw	r17,0(r8)
80208330:	21000044 	addi	r4,r4,1
80208334:	44000115 	stw	r16,4(r8)
80208338:	d8c02015 	stw	r3,128(sp)
8020833c:	d9001f15 	stw	r4,124(sp)
80208340:	014001c4 	movi	r5,7
80208344:	2901e616 	blt	r5,r4,80208ae0 <___svfprintf_internal_r+0x1c68>
80208348:	42000204 	addi	r8,r8,8
8020834c:	8001f616 	blt	r16,zero,80208b28 <___svfprintf_internal_r+0x1cb0>
80208350:	1421c83a 	sub	r16,r2,r16
80208354:	043d1c0e 	bge	zero,r16,802077c8 <__reset+0xfa1e77c8>
80208358:	04400404 	movi	r17,16
8020835c:	d8801f17 	ldw	r2,124(sp)
80208360:	8c3edd0e 	bge	r17,r16,80207ed8 <__reset+0xfa1e7ed8>
80208364:	016008b4 	movhi	r5,32802
80208368:	29764b84 	addi	r5,r5,-9938
8020836c:	d9402b15 	stw	r5,172(sp)
80208370:	058001c4 	movi	r22,7
80208374:	dd002c17 	ldw	r20,176(sp)
80208378:	00000306 	br	80208388 <___svfprintf_internal_r+0x1510>
8020837c:	42000204 	addi	r8,r8,8
80208380:	843ffc04 	addi	r16,r16,-16
80208384:	8c3ed70e 	bge	r17,r16,80207ee4 <__reset+0xfa1e7ee4>
80208388:	18c00404 	addi	r3,r3,16
8020838c:	10800044 	addi	r2,r2,1
80208390:	45400015 	stw	r21,0(r8)
80208394:	44400115 	stw	r17,4(r8)
80208398:	d8c02015 	stw	r3,128(sp)
8020839c:	d8801f15 	stw	r2,124(sp)
802083a0:	b0bff60e 	bge	r22,r2,8020837c <__reset+0xfa1e837c>
802083a4:	d9801e04 	addi	r6,sp,120
802083a8:	a00b883a 	mov	r5,r20
802083ac:	9809883a 	mov	r4,r19
802083b0:	02104080 	call	80210408 <__ssprint_r>
802083b4:	103b951e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802083b8:	d8c02017 	ldw	r3,128(sp)
802083bc:	d8801f17 	ldw	r2,124(sp)
802083c0:	da000404 	addi	r8,sp,16
802083c4:	003fee06 	br	80208380 <__reset+0xfa1e8380>
802083c8:	9088703a 	and	r4,r18,r2
802083cc:	203e8d1e 	bne	r4,zero,80207e04 <__reset+0xfa1e7e04>
802083d0:	dc401f17 	ldw	r17,124(sp)
802083d4:	40800115 	stw	r2,4(r8)
802083d8:	44000015 	stw	r16,0(r8)
802083dc:	8c400044 	addi	r17,r17,1
802083e0:	d8c02015 	stw	r3,128(sp)
802083e4:	dc401f15 	stw	r17,124(sp)
802083e8:	008001c4 	movi	r2,7
802083ec:	147f7f16 	blt	r2,r17,802081ec <__reset+0xfa1e81ec>
802083f0:	45800204 	addi	r22,r8,8
802083f4:	003eac06 	br	80207ea8 <__reset+0xfa1e7ea8>
802083f8:	d9402c17 	ldw	r5,176(sp)
802083fc:	d9801e04 	addi	r6,sp,120
80208400:	9809883a 	mov	r4,r19
80208404:	02104080 	call	80210408 <__ssprint_r>
80208408:	103b801e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
8020840c:	d8c02017 	ldw	r3,128(sp)
80208410:	dc401f17 	ldw	r17,124(sp)
80208414:	da000404 	addi	r8,sp,16
80208418:	003e8406 	br	80207e2c <__reset+0xfa1e7e2c>
8020841c:	d9402c17 	ldw	r5,176(sp)
80208420:	d9801e04 	addi	r6,sp,120
80208424:	9809883a 	mov	r4,r19
80208428:	02104080 	call	80210408 <__ssprint_r>
8020842c:	103b771e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208430:	d8c02017 	ldw	r3,128(sp)
80208434:	dc401f17 	ldw	r17,124(sp)
80208438:	dd800404 	addi	r22,sp,16
8020843c:	003e8606 	br	80207e58 <__reset+0xfa1e7e58>
80208440:	0029883a 	mov	r20,zero
80208444:	a5000c04 	addi	r20,r20,48
80208448:	dc001dc4 	addi	r16,sp,119
8020844c:	dd001dc5 	stb	r20,119(sp)
80208450:	003f3806 	br	80208134 <__reset+0xfa1e8134>
80208454:	d9402c17 	ldw	r5,176(sp)
80208458:	d9801e04 	addi	r6,sp,120
8020845c:	9809883a 	mov	r4,r19
80208460:	02104080 	call	80210408 <__ssprint_r>
80208464:	103b691e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208468:	d8c02017 	ldw	r3,128(sp)
8020846c:	da000404 	addi	r8,sp,16
80208470:	003c9506 	br	802076c8 <__reset+0xfa1e76c8>
80208474:	d9003617 	ldw	r4,216(sp)
80208478:	d9403717 	ldw	r5,220(sp)
8020847c:	da003e15 	stw	r8,248(sp)
80208480:	02101280 	call	80210128 <__fpclassifyd>
80208484:	da003e17 	ldw	r8,248(sp)
80208488:	1000bd1e 	bne	r2,zero,80208780 <___svfprintf_internal_r+0x1908>
8020848c:	008011c4 	movi	r2,71
80208490:	14411e0e 	bge	r2,r17,8020890c <___svfprintf_internal_r+0x1a94>
80208494:	042008b4 	movhi	r16,32802
80208498:	84363e04 	addi	r16,r16,-9992
8020849c:	00c000c4 	movi	r3,3
802084a0:	00bfdfc4 	movi	r2,-129
802084a4:	d8c02a15 	stw	r3,168(sp)
802084a8:	90a4703a 	and	r18,r18,r2
802084ac:	df002783 	ldbu	fp,158(sp)
802084b0:	d8c02e15 	stw	r3,184(sp)
802084b4:	d8002915 	stw	zero,164(sp)
802084b8:	d8003215 	stw	zero,200(sp)
802084bc:	003c1c06 	br	80207530 <__reset+0xfa1e7530>
802084c0:	9080100c 	andi	r2,r18,64
802084c4:	d8002785 	stb	zero,158(sp)
802084c8:	10009426 	beq	r2,zero,8020871c <___svfprintf_internal_r+0x18a4>
802084cc:	d8c02d17 	ldw	r3,180(sp)
802084d0:	d9002917 	ldw	r4,164(sp)
802084d4:	002d883a 	mov	r22,zero
802084d8:	18800104 	addi	r2,r3,4
802084dc:	1d00000b 	ldhu	r20,0(r3)
802084e0:	203ec10e 	bge	r4,zero,80207fe8 <__reset+0xfa1e7fe8>
802084e4:	a586b03a 	or	r3,r20,r22
802084e8:	d8802d15 	stw	r2,180(sp)
802084ec:	183ec21e 	bne	r3,zero,80207ff8 <__reset+0xfa1e7ff8>
802084f0:	0039883a 	mov	fp,zero
802084f4:	0005883a 	mov	r2,zero
802084f8:	003db806 	br	80207bdc <__reset+0xfa1e7bdc>
802084fc:	d8802d17 	ldw	r2,180(sp)
80208500:	d8c02d17 	ldw	r3,180(sp)
80208504:	d9002d17 	ldw	r4,180(sp)
80208508:	10800017 	ldw	r2,0(r2)
8020850c:	18c00117 	ldw	r3,4(r3)
80208510:	21000204 	addi	r4,r4,8
80208514:	d8803615 	stw	r2,216(sp)
80208518:	d8c03715 	stw	r3,220(sp)
8020851c:	d9002d15 	stw	r4,180(sp)
80208520:	003b8206 	br	8020732c <__reset+0xfa1e732c>
80208524:	9080100c 	andi	r2,r18,64
80208528:	10010726 	beq	r2,zero,80208948 <___svfprintf_internal_r+0x1ad0>
8020852c:	d8c02d17 	ldw	r3,180(sp)
80208530:	1d00000f 	ldh	r20,0(r3)
80208534:	18c00104 	addi	r3,r3,4
80208538:	d8c02d15 	stw	r3,180(sp)
8020853c:	a02dd7fa 	srai	r22,r20,31
80208540:	b005883a 	mov	r2,r22
80208544:	003ba206 	br	802073d0 <__reset+0xfa1e73d0>
80208548:	9080100c 	andi	r2,r18,64
8020854c:	10010526 	beq	r2,zero,80208964 <___svfprintf_internal_r+0x1aec>
80208550:	d9002d17 	ldw	r4,180(sp)
80208554:	002d883a 	mov	r22,zero
80208558:	2500000b 	ldhu	r20,0(r4)
8020855c:	21000104 	addi	r4,r4,4
80208560:	d9002d15 	stw	r4,180(sp)
80208564:	003cfe06 	br	80207960 <__reset+0xfa1e7960>
80208568:	bc400007 	ldb	r17,0(r23)
8020856c:	003a9606 	br	80206fc8 <__reset+0xfa1e6fc8>
80208570:	9080040c 	andi	r2,r18,16
80208574:	10010126 	beq	r2,zero,8020897c <___svfprintf_internal_r+0x1b04>
80208578:	d9402d17 	ldw	r5,180(sp)
8020857c:	d8c02f17 	ldw	r3,188(sp)
80208580:	28800017 	ldw	r2,0(r5)
80208584:	29400104 	addi	r5,r5,4
80208588:	d9402d15 	stw	r5,180(sp)
8020858c:	10c00015 	stw	r3,0(r2)
80208590:	003a6406 	br	80206f24 <__reset+0xfa1e6f24>
80208594:	d9002917 	ldw	r4,164(sp)
80208598:	d8002785 	stb	zero,158(sp)
8020859c:	203d8d16 	blt	r4,zero,80207bd4 <__reset+0xfa1e7bd4>
802085a0:	00bfdfc4 	movi	r2,-129
802085a4:	90a4703a 	and	r18,r18,r2
802085a8:	003b0506 	br	802071c0 <__reset+0xfa1e71c0>
802085ac:	016008b4 	movhi	r5,32802
802085b0:	29764b84 	addi	r5,r5,-9938
802085b4:	d9402b15 	stw	r5,172(sp)
802085b8:	d9402b17 	ldw	r5,172(sp)
802085bc:	1c47883a 	add	r3,r3,r17
802085c0:	10800044 	addi	r2,r2,1
802085c4:	41400015 	stw	r5,0(r8)
802085c8:	44400115 	stw	r17,4(r8)
802085cc:	d8c02015 	stw	r3,128(sp)
802085d0:	d8801f15 	stw	r2,124(sp)
802085d4:	010001c4 	movi	r4,7
802085d8:	20bf3016 	blt	r4,r2,8020829c <__reset+0xfa1e829c>
802085dc:	42000204 	addi	r8,r8,8
802085e0:	003f3506 	br	802082b8 <__reset+0xfa1e82b8>
802085e4:	012008b4 	movhi	r4,32802
802085e8:	21364b84 	addi	r4,r4,-9938
802085ec:	d9002b15 	stw	r4,172(sp)
802085f0:	003c5e06 	br	8020776c <__reset+0xfa1e776c>
802085f4:	d9402c17 	ldw	r5,176(sp)
802085f8:	d9801e04 	addi	r6,sp,120
802085fc:	9809883a 	mov	r4,r19
80208600:	02104080 	call	80210408 <__ssprint_r>
80208604:	103b011e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208608:	d8c02017 	ldw	r3,128(sp)
8020860c:	da000404 	addi	r8,sp,16
80208610:	003d9306 	br	80207c60 <__reset+0xfa1e7c60>
80208614:	d8801f17 	ldw	r2,124(sp)
80208618:	016008b4 	movhi	r5,32802
8020861c:	01000044 	movi	r4,1
80208620:	18c00044 	addi	r3,r3,1
80208624:	10800044 	addi	r2,r2,1
80208628:	29764b04 	addi	r5,r5,-9940
8020862c:	41000115 	stw	r4,4(r8)
80208630:	41400015 	stw	r5,0(r8)
80208634:	d8c02015 	stw	r3,128(sp)
80208638:	d8801f15 	stw	r2,124(sp)
8020863c:	010001c4 	movi	r4,7
80208640:	2080b516 	blt	r4,r2,80208918 <___svfprintf_internal_r+0x1aa0>
80208644:	42000204 	addi	r8,r8,8
80208648:	8800041e 	bne	r17,zero,8020865c <___svfprintf_internal_r+0x17e4>
8020864c:	d8803317 	ldw	r2,204(sp)
80208650:	1000021e 	bne	r2,zero,8020865c <___svfprintf_internal_r+0x17e4>
80208654:	9080004c 	andi	r2,r18,1
80208658:	103c5b26 	beq	r2,zero,802077c8 <__reset+0xfa1e77c8>
8020865c:	d9003817 	ldw	r4,224(sp)
80208660:	d8801f17 	ldw	r2,124(sp)
80208664:	d9403417 	ldw	r5,208(sp)
80208668:	20c7883a 	add	r3,r4,r3
8020866c:	10800044 	addi	r2,r2,1
80208670:	41000115 	stw	r4,4(r8)
80208674:	41400015 	stw	r5,0(r8)
80208678:	d8c02015 	stw	r3,128(sp)
8020867c:	d8801f15 	stw	r2,124(sp)
80208680:	010001c4 	movi	r4,7
80208684:	20818016 	blt	r4,r2,80208c88 <___svfprintf_internal_r+0x1e10>
80208688:	42000204 	addi	r8,r8,8
8020868c:	0463c83a 	sub	r17,zero,r17
80208690:	0440cb0e 	bge	zero,r17,802089c0 <___svfprintf_internal_r+0x1b48>
80208694:	05800404 	movi	r22,16
80208698:	b440e80e 	bge	r22,r17,80208a3c <___svfprintf_internal_r+0x1bc4>
8020869c:	016008b4 	movhi	r5,32802
802086a0:	29764b84 	addi	r5,r5,-9938
802086a4:	d9402b15 	stw	r5,172(sp)
802086a8:	070001c4 	movi	fp,7
802086ac:	dd002c17 	ldw	r20,176(sp)
802086b0:	00000306 	br	802086c0 <___svfprintf_internal_r+0x1848>
802086b4:	42000204 	addi	r8,r8,8
802086b8:	8c7ffc04 	addi	r17,r17,-16
802086bc:	b440e20e 	bge	r22,r17,80208a48 <___svfprintf_internal_r+0x1bd0>
802086c0:	18c00404 	addi	r3,r3,16
802086c4:	10800044 	addi	r2,r2,1
802086c8:	45400015 	stw	r21,0(r8)
802086cc:	45800115 	stw	r22,4(r8)
802086d0:	d8c02015 	stw	r3,128(sp)
802086d4:	d8801f15 	stw	r2,124(sp)
802086d8:	e0bff60e 	bge	fp,r2,802086b4 <__reset+0xfa1e86b4>
802086dc:	d9801e04 	addi	r6,sp,120
802086e0:	a00b883a 	mov	r5,r20
802086e4:	9809883a 	mov	r4,r19
802086e8:	02104080 	call	80210408 <__ssprint_r>
802086ec:	103ac71e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802086f0:	d8c02017 	ldw	r3,128(sp)
802086f4:	d8801f17 	ldw	r2,124(sp)
802086f8:	da000404 	addi	r8,sp,16
802086fc:	003fee06 	br	802086b8 <__reset+0xfa1e86b8>
80208700:	d8c02d17 	ldw	r3,180(sp)
80208704:	d9002917 	ldw	r4,164(sp)
80208708:	002d883a 	mov	r22,zero
8020870c:	18800104 	addi	r2,r3,4
80208710:	1d000017 	ldw	r20,0(r3)
80208714:	203e7d0e 	bge	r4,zero,8020810c <__reset+0xfa1e810c>
80208718:	003eda06 	br	80208284 <__reset+0xfa1e8284>
8020871c:	d9402d17 	ldw	r5,180(sp)
80208720:	d8c02917 	ldw	r3,164(sp)
80208724:	002d883a 	mov	r22,zero
80208728:	28800104 	addi	r2,r5,4
8020872c:	2d000017 	ldw	r20,0(r5)
80208730:	183e2d0e 	bge	r3,zero,80207fe8 <__reset+0xfa1e7fe8>
80208734:	003f6b06 	br	802084e4 <__reset+0xfa1e84e4>
80208738:	d8c02d15 	stw	r3,180(sp)
8020873c:	0039883a 	mov	fp,zero
80208740:	003ed206 	br	8020828c <__reset+0xfa1e828c>
80208744:	bc400043 	ldbu	r17,1(r23)
80208748:	94800814 	ori	r18,r18,32
8020874c:	bdc00044 	addi	r23,r23,1
80208750:	8c403fcc 	andi	r17,r17,255
80208754:	8c40201c 	xori	r17,r17,128
80208758:	8c7fe004 	addi	r17,r17,-128
8020875c:	003a1a06 	br	80206fc8 <__reset+0xfa1e6fc8>
80208760:	d9402c17 	ldw	r5,176(sp)
80208764:	d9801e04 	addi	r6,sp,120
80208768:	9809883a 	mov	r4,r19
8020876c:	02104080 	call	80210408 <__ssprint_r>
80208770:	103aa61e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208774:	d8c02017 	ldw	r3,128(sp)
80208778:	da000404 	addi	r8,sp,16
8020877c:	003d4a06 	br	80207ca8 <__reset+0xfa1e7ca8>
80208780:	d9002917 	ldw	r4,164(sp)
80208784:	05bff7c4 	movi	r22,-33
80208788:	00bfffc4 	movi	r2,-1
8020878c:	8dac703a 	and	r22,r17,r22
80208790:	20806a26 	beq	r4,r2,8020893c <___svfprintf_internal_r+0x1ac4>
80208794:	008011c4 	movi	r2,71
80208798:	b0813726 	beq	r22,r2,80208c78 <___svfprintf_internal_r+0x1e00>
8020879c:	d9003717 	ldw	r4,220(sp)
802087a0:	90c04014 	ori	r3,r18,256
802087a4:	d8c02b15 	stw	r3,172(sp)
802087a8:	20015d16 	blt	r4,zero,80208d20 <___svfprintf_internal_r+0x1ea8>
802087ac:	dd003717 	ldw	r20,220(sp)
802087b0:	d8002a05 	stb	zero,168(sp)
802087b4:	00801984 	movi	r2,102
802087b8:	88814026 	beq	r17,r2,80208cbc <___svfprintf_internal_r+0x1e44>
802087bc:	00801184 	movi	r2,70
802087c0:	88817126 	beq	r17,r2,80208d88 <___svfprintf_internal_r+0x1f10>
802087c4:	00801144 	movi	r2,69
802087c8:	b0816226 	beq	r22,r2,80208d54 <___svfprintf_internal_r+0x1edc>
802087cc:	d8c02917 	ldw	r3,164(sp)
802087d0:	d8802104 	addi	r2,sp,132
802087d4:	d8800315 	stw	r2,12(sp)
802087d8:	d9403617 	ldw	r5,216(sp)
802087dc:	d8802504 	addi	r2,sp,148
802087e0:	d8800215 	stw	r2,8(sp)
802087e4:	d8802604 	addi	r2,sp,152
802087e8:	d8c00015 	stw	r3,0(sp)
802087ec:	d8800115 	stw	r2,4(sp)
802087f0:	01c00084 	movi	r7,2
802087f4:	a00d883a 	mov	r6,r20
802087f8:	9809883a 	mov	r4,r19
802087fc:	d8c03d15 	stw	r3,244(sp)
80208800:	da003e15 	stw	r8,248(sp)
80208804:	020b6740 	call	8020b674 <_dtoa_r>
80208808:	1021883a 	mov	r16,r2
8020880c:	008019c4 	movi	r2,103
80208810:	d8c03d17 	ldw	r3,244(sp)
80208814:	da003e17 	ldw	r8,248(sp)
80208818:	8880e726 	beq	r17,r2,80208bb8 <___svfprintf_internal_r+0x1d40>
8020881c:	008011c4 	movi	r2,71
80208820:	8880d426 	beq	r17,r2,80208b74 <___svfprintf_internal_r+0x1cfc>
80208824:	80f9883a 	add	fp,r16,r3
80208828:	d9003617 	ldw	r4,216(sp)
8020882c:	000d883a 	mov	r6,zero
80208830:	000f883a 	mov	r7,zero
80208834:	a00b883a 	mov	r5,r20
80208838:	da003e15 	stw	r8,248(sp)
8020883c:	02155880 	call	80215588 <__eqdf2>
80208840:	da003e17 	ldw	r8,248(sp)
80208844:	1000e426 	beq	r2,zero,80208bd8 <___svfprintf_internal_r+0x1d60>
80208848:	d8802117 	ldw	r2,132(sp)
8020884c:	1700062e 	bgeu	r2,fp,80208868 <___svfprintf_internal_r+0x19f0>
80208850:	01000c04 	movi	r4,48
80208854:	10c00044 	addi	r3,r2,1
80208858:	d8c02115 	stw	r3,132(sp)
8020885c:	11000005 	stb	r4,0(r2)
80208860:	d8802117 	ldw	r2,132(sp)
80208864:	173ffb36 	bltu	r2,fp,80208854 <__reset+0xfa1e8854>
80208868:	1405c83a 	sub	r2,r2,r16
8020886c:	d8803315 	stw	r2,204(sp)
80208870:	008011c4 	movi	r2,71
80208874:	b080c526 	beq	r22,r2,80208b8c <___svfprintf_internal_r+0x1d14>
80208878:	00801944 	movi	r2,101
8020887c:	1441d90e 	bge	r2,r17,80208fe4 <___svfprintf_internal_r+0x216c>
80208880:	d8c02617 	ldw	r3,152(sp)
80208884:	00801984 	movi	r2,102
80208888:	d8c03215 	stw	r3,200(sp)
8020888c:	88813426 	beq	r17,r2,80208d60 <___svfprintf_internal_r+0x1ee8>
80208890:	d8c03217 	ldw	r3,200(sp)
80208894:	d9003317 	ldw	r4,204(sp)
80208898:	19012516 	blt	r3,r4,80208d30 <___svfprintf_internal_r+0x1eb8>
8020889c:	9480004c 	andi	r18,r18,1
802088a0:	9001841e 	bne	r18,zero,80208eb4 <___svfprintf_internal_r+0x203c>
802088a4:	1805883a 	mov	r2,r3
802088a8:	1801cc16 	blt	r3,zero,80208fdc <___svfprintf_internal_r+0x2164>
802088ac:	d8c03217 	ldw	r3,200(sp)
802088b0:	044019c4 	movi	r17,103
802088b4:	d8c02e15 	stw	r3,184(sp)
802088b8:	df002a07 	ldb	fp,168(sp)
802088bc:	e000a61e 	bne	fp,zero,80208b58 <___svfprintf_internal_r+0x1ce0>
802088c0:	df002783 	ldbu	fp,158(sp)
802088c4:	d8802a15 	stw	r2,168(sp)
802088c8:	dc802b17 	ldw	r18,172(sp)
802088cc:	d8002915 	stw	zero,164(sp)
802088d0:	003b1706 	br	80207530 <__reset+0xfa1e7530>
802088d4:	042008b4 	movhi	r16,32802
802088d8:	84363b04 	addi	r16,r16,-10004
802088dc:	003aa606 	br	80207378 <__reset+0xfa1e7378>
802088e0:	d9003917 	ldw	r4,228(sp)
802088e4:	04001004 	movi	r16,64
802088e8:	800b883a 	mov	r5,r16
802088ec:	020e0540 	call	8020e054 <_malloc_r>
802088f0:	d9002c17 	ldw	r4,176(sp)
802088f4:	20800015 	stw	r2,0(r4)
802088f8:	20800415 	stw	r2,16(r4)
802088fc:	1001cb26 	beq	r2,zero,8020902c <___svfprintf_internal_r+0x21b4>
80208900:	d8802c17 	ldw	r2,176(sp)
80208904:	14000515 	stw	r16,20(r2)
80208908:	00397606 	br	80206ee4 <__reset+0xfa1e6ee4>
8020890c:	042008b4 	movhi	r16,32802
80208910:	84363d04 	addi	r16,r16,-9996
80208914:	003ee106 	br	8020849c <__reset+0xfa1e849c>
80208918:	d9402c17 	ldw	r5,176(sp)
8020891c:	d9801e04 	addi	r6,sp,120
80208920:	9809883a 	mov	r4,r19
80208924:	02104080 	call	80210408 <__ssprint_r>
80208928:	103a381e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
8020892c:	dc402617 	ldw	r17,152(sp)
80208930:	d8c02017 	ldw	r3,128(sp)
80208934:	da000404 	addi	r8,sp,16
80208938:	003f4306 	br	80208648 <__reset+0xfa1e8648>
8020893c:	01400184 	movi	r5,6
80208940:	d9402915 	stw	r5,164(sp)
80208944:	003f9506 	br	8020879c <__reset+0xfa1e879c>
80208948:	d9002d17 	ldw	r4,180(sp)
8020894c:	25000017 	ldw	r20,0(r4)
80208950:	21000104 	addi	r4,r4,4
80208954:	d9002d15 	stw	r4,180(sp)
80208958:	a02dd7fa 	srai	r22,r20,31
8020895c:	b005883a 	mov	r2,r22
80208960:	003a9b06 	br	802073d0 <__reset+0xfa1e73d0>
80208964:	d9402d17 	ldw	r5,180(sp)
80208968:	002d883a 	mov	r22,zero
8020896c:	2d000017 	ldw	r20,0(r5)
80208970:	29400104 	addi	r5,r5,4
80208974:	d9402d15 	stw	r5,180(sp)
80208978:	003bf906 	br	80207960 <__reset+0xfa1e7960>
8020897c:	9480100c 	andi	r18,r18,64
80208980:	90006e26 	beq	r18,zero,80208b3c <___svfprintf_internal_r+0x1cc4>
80208984:	d9002d17 	ldw	r4,180(sp)
80208988:	d9402f17 	ldw	r5,188(sp)
8020898c:	20800017 	ldw	r2,0(r4)
80208990:	21000104 	addi	r4,r4,4
80208994:	d9002d15 	stw	r4,180(sp)
80208998:	1140000d 	sth	r5,0(r2)
8020899c:	00396106 	br	80206f24 <__reset+0xfa1e6f24>
802089a0:	d9402c17 	ldw	r5,176(sp)
802089a4:	d9801e04 	addi	r6,sp,120
802089a8:	9809883a 	mov	r4,r19
802089ac:	02104080 	call	80210408 <__ssprint_r>
802089b0:	103a161e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
802089b4:	d8c02017 	ldw	r3,128(sp)
802089b8:	d8801f17 	ldw	r2,124(sp)
802089bc:	da000404 	addi	r8,sp,16
802089c0:	d9403317 	ldw	r5,204(sp)
802089c4:	10800044 	addi	r2,r2,1
802089c8:	44000015 	stw	r16,0(r8)
802089cc:	28c7883a 	add	r3,r5,r3
802089d0:	003b7706 	br	802077b0 <__reset+0xfa1e77b0>
802089d4:	8009883a 	mov	r4,r16
802089d8:	da003e15 	stw	r8,248(sp)
802089dc:	0206de00 	call	80206de0 <strlen>
802089e0:	d8802e15 	stw	r2,184(sp)
802089e4:	da003e17 	ldw	r8,248(sp)
802089e8:	103c280e 	bge	r2,zero,80207a8c <__reset+0xfa1e7a8c>
802089ec:	0005883a 	mov	r2,zero
802089f0:	003c2606 	br	80207a8c <__reset+0xfa1e7a8c>
802089f4:	00bfffc4 	movi	r2,-1
802089f8:	003a0906 	br	80207220 <__reset+0xfa1e7220>
802089fc:	012008b4 	movhi	r4,32802
80208a00:	21364f84 	addi	r4,r4,-9922
80208a04:	d9003515 	stw	r4,212(sp)
80208a08:	003b0606 	br	80207624 <__reset+0xfa1e7624>
80208a0c:	013fffc4 	movi	r4,-1
80208a10:	003a2706 	br	802072b0 <__reset+0xfa1e72b0>
80208a14:	d9402c17 	ldw	r5,176(sp)
80208a18:	d9801e04 	addi	r6,sp,120
80208a1c:	9809883a 	mov	r4,r19
80208a20:	02104080 	call	80210408 <__ssprint_r>
80208a24:	1039f91e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208a28:	d8c02017 	ldw	r3,128(sp)
80208a2c:	da000404 	addi	r8,sp,16
80208a30:	003d8406 	br	80208044 <__reset+0xfa1e8044>
80208a34:	0023883a 	mov	r17,zero
80208a38:	003d8306 	br	80208048 <__reset+0xfa1e8048>
80208a3c:	012008b4 	movhi	r4,32802
80208a40:	21364b84 	addi	r4,r4,-9938
80208a44:	d9002b15 	stw	r4,172(sp)
80208a48:	d9002b17 	ldw	r4,172(sp)
80208a4c:	1c47883a 	add	r3,r3,r17
80208a50:	10800044 	addi	r2,r2,1
80208a54:	41000015 	stw	r4,0(r8)
80208a58:	44400115 	stw	r17,4(r8)
80208a5c:	d8c02015 	stw	r3,128(sp)
80208a60:	d8801f15 	stw	r2,124(sp)
80208a64:	010001c4 	movi	r4,7
80208a68:	20bfcd16 	blt	r4,r2,802089a0 <__reset+0xfa1e89a0>
80208a6c:	42000204 	addi	r8,r8,8
80208a70:	003fd306 	br	802089c0 <__reset+0xfa1e89c0>
80208a74:	d9402c17 	ldw	r5,176(sp)
80208a78:	d9801e04 	addi	r6,sp,120
80208a7c:	9809883a 	mov	r4,r19
80208a80:	02104080 	call	80210408 <__ssprint_r>
80208a84:	1039e11e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208a88:	d8802617 	ldw	r2,152(sp)
80208a8c:	d8c02017 	ldw	r3,128(sp)
80208a90:	da000404 	addi	r8,sp,16
80208a94:	003e1c06 	br	80208308 <__reset+0xfa1e8308>
80208a98:	d8802917 	ldw	r2,164(sp)
80208a9c:	00c00184 	movi	r3,6
80208aa0:	1880012e 	bgeu	r3,r2,80208aa8 <___svfprintf_internal_r+0x1c30>
80208aa4:	1805883a 	mov	r2,r3
80208aa8:	d8802e15 	stw	r2,184(sp)
80208aac:	1000f316 	blt	r2,zero,80208e7c <___svfprintf_internal_r+0x2004>
80208ab0:	042008b4 	movhi	r16,32802
80208ab4:	d8802a15 	stw	r2,168(sp)
80208ab8:	dd002d15 	stw	r20,180(sp)
80208abc:	d8002915 	stw	zero,164(sp)
80208ac0:	d8003215 	stw	zero,200(sp)
80208ac4:	84364904 	addi	r16,r16,-9948
80208ac8:	0039883a 	mov	fp,zero
80208acc:	003a9f06 	br	8020754c <__reset+0xfa1e754c>
80208ad0:	012008b4 	movhi	r4,32802
80208ad4:	21364f84 	addi	r4,r4,-9922
80208ad8:	d9003515 	stw	r4,212(sp)
80208adc:	003b5f06 	br	8020785c <__reset+0xfa1e785c>
80208ae0:	d9402c17 	ldw	r5,176(sp)
80208ae4:	d9801e04 	addi	r6,sp,120
80208ae8:	9809883a 	mov	r4,r19
80208aec:	02104080 	call	80210408 <__ssprint_r>
80208af0:	1039c61e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208af4:	d8802617 	ldw	r2,152(sp)
80208af8:	d9403317 	ldw	r5,204(sp)
80208afc:	d8c02017 	ldw	r3,128(sp)
80208b00:	da000404 	addi	r8,sp,16
80208b04:	2885c83a 	sub	r2,r5,r2
80208b08:	003e1006 	br	8020834c <__reset+0xfa1e834c>
80208b0c:	00800044 	movi	r2,1
80208b10:	10803fcc 	andi	r2,r2,255
80208b14:	00c00044 	movi	r3,1
80208b18:	10fa3526 	beq	r2,r3,802073f0 <__reset+0xfa1e73f0>
80208b1c:	00c00084 	movi	r3,2
80208b20:	10fb9e26 	beq	r2,r3,8020799c <__reset+0xfa1e799c>
80208b24:	003a6406 	br	802074b8 <__reset+0xfa1e74b8>
80208b28:	0021883a 	mov	r16,zero
80208b2c:	003e0806 	br	80208350 <__reset+0xfa1e8350>
80208b30:	07000b44 	movi	fp,45
80208b34:	df002785 	stb	fp,158(sp)
80208b38:	003a0b06 	br	80207368 <__reset+0xfa1e7368>
80208b3c:	d8c02d17 	ldw	r3,180(sp)
80208b40:	d9002f17 	ldw	r4,188(sp)
80208b44:	18800017 	ldw	r2,0(r3)
80208b48:	18c00104 	addi	r3,r3,4
80208b4c:	d8c02d15 	stw	r3,180(sp)
80208b50:	11000015 	stw	r4,0(r2)
80208b54:	0038f306 	br	80206f24 <__reset+0xfa1e6f24>
80208b58:	00c00b44 	movi	r3,45
80208b5c:	d8c02785 	stb	r3,158(sp)
80208b60:	d8802a15 	stw	r2,168(sp)
80208b64:	dc802b17 	ldw	r18,172(sp)
80208b68:	d8002915 	stw	zero,164(sp)
80208b6c:	07000b44 	movi	fp,45
80208b70:	003a7306 	br	80207540 <__reset+0xfa1e7540>
80208b74:	9080004c 	andi	r2,r18,1
80208b78:	1000941e 	bne	r2,zero,80208dcc <___svfprintf_internal_r+0x1f54>
80208b7c:	d8802117 	ldw	r2,132(sp)
80208b80:	1405c83a 	sub	r2,r2,r16
80208b84:	d8803315 	stw	r2,204(sp)
80208b88:	b441161e 	bne	r22,r17,80208fe4 <___svfprintf_internal_r+0x216c>
80208b8c:	dd802617 	ldw	r22,152(sp)
80208b90:	00bfff44 	movi	r2,-3
80208b94:	b0801a16 	blt	r22,r2,80208c00 <___svfprintf_internal_r+0x1d88>
80208b98:	d9402917 	ldw	r5,164(sp)
80208b9c:	2d801816 	blt	r5,r22,80208c00 <___svfprintf_internal_r+0x1d88>
80208ba0:	dd803215 	stw	r22,200(sp)
80208ba4:	003f3a06 	br	80208890 <__reset+0xfa1e8890>
80208ba8:	1025883a 	mov	r18,r2
80208bac:	0039883a 	mov	fp,zero
80208bb0:	00800084 	movi	r2,2
80208bb4:	003fd606 	br	80208b10 <__reset+0xfa1e8b10>
80208bb8:	9080004c 	andi	r2,r18,1
80208bbc:	103f191e 	bne	r2,zero,80208824 <__reset+0xfa1e8824>
80208bc0:	d8802117 	ldw	r2,132(sp)
80208bc4:	003f2806 	br	80208868 <__reset+0xfa1e8868>
80208bc8:	012008b4 	movhi	r4,32802
80208bcc:	21364b84 	addi	r4,r4,-9938
80208bd0:	d9002b15 	stw	r4,172(sp)
80208bd4:	003c7c06 	br	80207dc8 <__reset+0xfa1e7dc8>
80208bd8:	e005883a 	mov	r2,fp
80208bdc:	003f2206 	br	80208868 <__reset+0xfa1e8868>
80208be0:	d9402917 	ldw	r5,164(sp)
80208be4:	df002783 	ldbu	fp,158(sp)
80208be8:	dd002d15 	stw	r20,180(sp)
80208bec:	d9402a15 	stw	r5,168(sp)
80208bf0:	d9402e15 	stw	r5,184(sp)
80208bf4:	d8002915 	stw	zero,164(sp)
80208bf8:	d8003215 	stw	zero,200(sp)
80208bfc:	003a4c06 	br	80207530 <__reset+0xfa1e7530>
80208c00:	8c7fff84 	addi	r17,r17,-2
80208c04:	b5bfffc4 	addi	r22,r22,-1
80208c08:	dd802615 	stw	r22,152(sp)
80208c0c:	dc4022c5 	stb	r17,139(sp)
80208c10:	b000c316 	blt	r22,zero,80208f20 <___svfprintf_internal_r+0x20a8>
80208c14:	00800ac4 	movi	r2,43
80208c18:	d8802305 	stb	r2,140(sp)
80208c1c:	00800244 	movi	r2,9
80208c20:	15806e16 	blt	r2,r22,80208ddc <___svfprintf_internal_r+0x1f64>
80208c24:	00800c04 	movi	r2,48
80208c28:	b5800c04 	addi	r22,r22,48
80208c2c:	d8802345 	stb	r2,141(sp)
80208c30:	dd802385 	stb	r22,142(sp)
80208c34:	d88023c4 	addi	r2,sp,143
80208c38:	df0022c4 	addi	fp,sp,139
80208c3c:	d8c03317 	ldw	r3,204(sp)
80208c40:	1739c83a 	sub	fp,r2,fp
80208c44:	d9003317 	ldw	r4,204(sp)
80208c48:	e0c7883a 	add	r3,fp,r3
80208c4c:	df003b15 	stw	fp,236(sp)
80208c50:	d8c02e15 	stw	r3,184(sp)
80208c54:	00800044 	movi	r2,1
80208c58:	1100b70e 	bge	r2,r4,80208f38 <___svfprintf_internal_r+0x20c0>
80208c5c:	d8c02e17 	ldw	r3,184(sp)
80208c60:	18c00044 	addi	r3,r3,1
80208c64:	d8c02e15 	stw	r3,184(sp)
80208c68:	1805883a 	mov	r2,r3
80208c6c:	1800b016 	blt	r3,zero,80208f30 <___svfprintf_internal_r+0x20b8>
80208c70:	d8003215 	stw	zero,200(sp)
80208c74:	003f1006 	br	802088b8 <__reset+0xfa1e88b8>
80208c78:	d8802917 	ldw	r2,164(sp)
80208c7c:	103ec71e 	bne	r2,zero,8020879c <__reset+0xfa1e879c>
80208c80:	dc002915 	stw	r16,164(sp)
80208c84:	003ec506 	br	8020879c <__reset+0xfa1e879c>
80208c88:	d9402c17 	ldw	r5,176(sp)
80208c8c:	d9801e04 	addi	r6,sp,120
80208c90:	9809883a 	mov	r4,r19
80208c94:	02104080 	call	80210408 <__ssprint_r>
80208c98:	10395c1e 	bne	r2,zero,8020720c <__reset+0xfa1e720c>
80208c9c:	dc402617 	ldw	r17,152(sp)
80208ca0:	d8c02017 	ldw	r3,128(sp)
80208ca4:	d8801f17 	ldw	r2,124(sp)
80208ca8:	da000404 	addi	r8,sp,16
80208cac:	003e7706 	br	8020868c <__reset+0xfa1e868c>
80208cb0:	582f883a 	mov	r23,r11
80208cb4:	d8002915 	stw	zero,164(sp)
80208cb8:	0038c406 	br	80206fcc <__reset+0xfa1e6fcc>
80208cbc:	d8c02917 	ldw	r3,164(sp)
80208cc0:	d8802104 	addi	r2,sp,132
80208cc4:	d8800315 	stw	r2,12(sp)
80208cc8:	d9403617 	ldw	r5,216(sp)
80208ccc:	d8802504 	addi	r2,sp,148
80208cd0:	d8800215 	stw	r2,8(sp)
80208cd4:	d8802604 	addi	r2,sp,152
80208cd8:	d8c00015 	stw	r3,0(sp)
80208cdc:	9809883a 	mov	r4,r19
80208ce0:	d8800115 	stw	r2,4(sp)
80208ce4:	01c000c4 	movi	r7,3
80208ce8:	a00d883a 	mov	r6,r20
80208cec:	da003e15 	stw	r8,248(sp)
80208cf0:	020b6740 	call	8020b674 <_dtoa_r>
80208cf4:	d9002917 	ldw	r4,164(sp)
80208cf8:	da003e17 	ldw	r8,248(sp)
80208cfc:	1021883a 	mov	r16,r2
80208d00:	1139883a 	add	fp,r2,r4
80208d04:	2007883a 	mov	r3,r4
80208d08:	81000007 	ldb	r4,0(r16)
80208d0c:	00800c04 	movi	r2,48
80208d10:	20806f26 	beq	r4,r2,80208ed0 <___svfprintf_internal_r+0x2058>
80208d14:	d8c02617 	ldw	r3,152(sp)
80208d18:	e0f9883a 	add	fp,fp,r3
80208d1c:	003ec206 	br	80208828 <__reset+0xfa1e8828>
80208d20:	00c00b44 	movi	r3,45
80208d24:	2520003c 	xorhi	r20,r4,32768
80208d28:	d8c02a05 	stb	r3,168(sp)
80208d2c:	003ea106 	br	802087b4 <__reset+0xfa1e87b4>
80208d30:	d8c03217 	ldw	r3,200(sp)
80208d34:	00c0890e 	bge	zero,r3,80208f5c <___svfprintf_internal_r+0x20e4>
80208d38:	00800044 	movi	r2,1
80208d3c:	d9003317 	ldw	r4,204(sp)
80208d40:	1105883a 	add	r2,r2,r4
80208d44:	d8802e15 	stw	r2,184(sp)
80208d48:	10005f16 	blt	r2,zero,80208ec8 <___svfprintf_internal_r+0x2050>
80208d4c:	044019c4 	movi	r17,103
80208d50:	003ed906 	br	802088b8 <__reset+0xfa1e88b8>
80208d54:	d9002917 	ldw	r4,164(sp)
80208d58:	20c00044 	addi	r3,r4,1
80208d5c:	003e9c06 	br	802087d0 <__reset+0xfa1e87d0>
80208d60:	d9002917 	ldw	r4,164(sp)
80208d64:	00c0680e 	bge	zero,r3,80208f08 <___svfprintf_internal_r+0x2090>
80208d68:	2000461e 	bne	r4,zero,80208e84 <___svfprintf_internal_r+0x200c>
80208d6c:	9480004c 	andi	r18,r18,1
80208d70:	9000441e 	bne	r18,zero,80208e84 <___svfprintf_internal_r+0x200c>
80208d74:	1805883a 	mov	r2,r3
80208d78:	1800a016 	blt	r3,zero,80208ffc <___svfprintf_internal_r+0x2184>
80208d7c:	d8c03217 	ldw	r3,200(sp)
80208d80:	d8c02e15 	stw	r3,184(sp)
80208d84:	003ecc06 	br	802088b8 <__reset+0xfa1e88b8>
80208d88:	d9402917 	ldw	r5,164(sp)
80208d8c:	d8802104 	addi	r2,sp,132
80208d90:	d8800315 	stw	r2,12(sp)
80208d94:	d9400015 	stw	r5,0(sp)
80208d98:	d8802504 	addi	r2,sp,148
80208d9c:	d9403617 	ldw	r5,216(sp)
80208da0:	d8800215 	stw	r2,8(sp)
80208da4:	d8802604 	addi	r2,sp,152
80208da8:	d8800115 	stw	r2,4(sp)
80208dac:	01c000c4 	movi	r7,3
80208db0:	a00d883a 	mov	r6,r20
80208db4:	9809883a 	mov	r4,r19
80208db8:	da003e15 	stw	r8,248(sp)
80208dbc:	020b6740 	call	8020b674 <_dtoa_r>
80208dc0:	d8c02917 	ldw	r3,164(sp)
80208dc4:	da003e17 	ldw	r8,248(sp)
80208dc8:	1021883a 	mov	r16,r2
80208dcc:	00801184 	movi	r2,70
80208dd0:	80f9883a 	add	fp,r16,r3
80208dd4:	88bfcc26 	beq	r17,r2,80208d08 <__reset+0xfa1e8d08>
80208dd8:	003e9306 	br	80208828 <__reset+0xfa1e8828>
80208ddc:	df0022c4 	addi	fp,sp,139
80208de0:	dc002915 	stw	r16,164(sp)
80208de4:	9829883a 	mov	r20,r19
80208de8:	e021883a 	mov	r16,fp
80208dec:	4027883a 	mov	r19,r8
80208df0:	b009883a 	mov	r4,r22
80208df4:	01400284 	movi	r5,10
80208df8:	02142c40 	call	802142c4 <__modsi3>
80208dfc:	10800c04 	addi	r2,r2,48
80208e00:	843fffc4 	addi	r16,r16,-1
80208e04:	b009883a 	mov	r4,r22
80208e08:	01400284 	movi	r5,10
80208e0c:	80800005 	stb	r2,0(r16)
80208e10:	02142400 	call	80214240 <__divsi3>
80208e14:	102d883a 	mov	r22,r2
80208e18:	00800244 	movi	r2,9
80208e1c:	15bff416 	blt	r2,r22,80208df0 <__reset+0xfa1e8df0>
80208e20:	9811883a 	mov	r8,r19
80208e24:	b0800c04 	addi	r2,r22,48
80208e28:	a027883a 	mov	r19,r20
80208e2c:	8029883a 	mov	r20,r16
80208e30:	a17fffc4 	addi	r5,r20,-1
80208e34:	a0bfffc5 	stb	r2,-1(r20)
80208e38:	dc002917 	ldw	r16,164(sp)
80208e3c:	2f00752e 	bgeu	r5,fp,80209014 <___svfprintf_internal_r+0x219c>
80208e40:	d9c02384 	addi	r7,sp,142
80208e44:	3d0fc83a 	sub	r7,r7,r20
80208e48:	d9002344 	addi	r4,sp,141
80208e4c:	e1cf883a 	add	r7,fp,r7
80208e50:	00000106 	br	80208e58 <___svfprintf_internal_r+0x1fe0>
80208e54:	28800003 	ldbu	r2,0(r5)
80208e58:	20800005 	stb	r2,0(r4)
80208e5c:	21000044 	addi	r4,r4,1
80208e60:	29400044 	addi	r5,r5,1
80208e64:	21fffb1e 	bne	r4,r7,80208e54 <__reset+0xfa1e8e54>
80208e68:	d8802304 	addi	r2,sp,140
80208e6c:	1505c83a 	sub	r2,r2,r20
80208e70:	d8c02344 	addi	r3,sp,141
80208e74:	1885883a 	add	r2,r3,r2
80208e78:	003f7006 	br	80208c3c <__reset+0xfa1e8c3c>
80208e7c:	0005883a 	mov	r2,zero
80208e80:	003f0b06 	br	80208ab0 <__reset+0xfa1e8ab0>
80208e84:	d9002917 	ldw	r4,164(sp)
80208e88:	d8c03217 	ldw	r3,200(sp)
80208e8c:	20800044 	addi	r2,r4,1
80208e90:	1885883a 	add	r2,r3,r2
80208e94:	d8802e15 	stw	r2,184(sp)
80208e98:	103e870e 	bge	r2,zero,802088b8 <__reset+0xfa1e88b8>
80208e9c:	0005883a 	mov	r2,zero
80208ea0:	003e8506 	br	802088b8 <__reset+0xfa1e88b8>
80208ea4:	012008b4 	movhi	r4,32802
80208ea8:	21364b84 	addi	r4,r4,-9938
80208eac:	d9002b15 	stw	r4,172(sp)
80208eb0:	003cc506 	br	802081c8 <__reset+0xfa1e81c8>
80208eb4:	d8c03217 	ldw	r3,200(sp)
80208eb8:	18c00044 	addi	r3,r3,1
80208ebc:	d8c02e15 	stw	r3,184(sp)
80208ec0:	1805883a 	mov	r2,r3
80208ec4:	183fa10e 	bge	r3,zero,80208d4c <__reset+0xfa1e8d4c>
80208ec8:	0005883a 	mov	r2,zero
80208ecc:	003f9f06 	br	80208d4c <__reset+0xfa1e8d4c>
80208ed0:	d9003617 	ldw	r4,216(sp)
80208ed4:	000d883a 	mov	r6,zero
80208ed8:	000f883a 	mov	r7,zero
80208edc:	a00b883a 	mov	r5,r20
80208ee0:	d8c03d15 	stw	r3,244(sp)
80208ee4:	da003e15 	stw	r8,248(sp)
80208ee8:	02155880 	call	80215588 <__eqdf2>
80208eec:	d8c03d17 	ldw	r3,244(sp)
80208ef0:	da003e17 	ldw	r8,248(sp)
80208ef4:	103f8726 	beq	r2,zero,80208d14 <__reset+0xfa1e8d14>
80208ef8:	00800044 	movi	r2,1
80208efc:	10c7c83a 	sub	r3,r2,r3
80208f00:	d8c02615 	stw	r3,152(sp)
80208f04:	003f8406 	br	80208d18 <__reset+0xfa1e8d18>
80208f08:	20000e1e 	bne	r4,zero,80208f44 <___svfprintf_internal_r+0x20cc>
80208f0c:	9480004c 	andi	r18,r18,1
80208f10:	90000c1e 	bne	r18,zero,80208f44 <___svfprintf_internal_r+0x20cc>
80208f14:	00800044 	movi	r2,1
80208f18:	d8802e15 	stw	r2,184(sp)
80208f1c:	003e6606 	br	802088b8 <__reset+0xfa1e88b8>
80208f20:	00800b44 	movi	r2,45
80208f24:	05adc83a 	sub	r22,zero,r22
80208f28:	d8802305 	stb	r2,140(sp)
80208f2c:	003f3b06 	br	80208c1c <__reset+0xfa1e8c1c>
80208f30:	0005883a 	mov	r2,zero
80208f34:	003f4e06 	br	80208c70 <__reset+0xfa1e8c70>
80208f38:	90a4703a 	and	r18,r18,r2
80208f3c:	903f4a26 	beq	r18,zero,80208c68 <__reset+0xfa1e8c68>
80208f40:	003f4606 	br	80208c5c <__reset+0xfa1e8c5c>
80208f44:	d8c02917 	ldw	r3,164(sp)
80208f48:	18c00084 	addi	r3,r3,2
80208f4c:	d8c02e15 	stw	r3,184(sp)
80208f50:	1805883a 	mov	r2,r3
80208f54:	183e580e 	bge	r3,zero,802088b8 <__reset+0xfa1e88b8>
80208f58:	003fd006 	br	80208e9c <__reset+0xfa1e8e9c>
80208f5c:	00800084 	movi	r2,2
80208f60:	10c5c83a 	sub	r2,r2,r3
80208f64:	003f7506 	br	80208d3c <__reset+0xfa1e8d3c>
80208f68:	d8802d17 	ldw	r2,180(sp)
80208f6c:	d9002d17 	ldw	r4,180(sp)
80208f70:	bc400043 	ldbu	r17,1(r23)
80208f74:	10800017 	ldw	r2,0(r2)
80208f78:	582f883a 	mov	r23,r11
80208f7c:	d8802915 	stw	r2,164(sp)
80208f80:	20800104 	addi	r2,r4,4
80208f84:	d9002917 	ldw	r4,164(sp)
80208f88:	d8802d15 	stw	r2,180(sp)
80208f8c:	203df00e 	bge	r4,zero,80208750 <__reset+0xfa1e8750>
80208f90:	8c403fcc 	andi	r17,r17,255
80208f94:	00bfffc4 	movi	r2,-1
80208f98:	8c40201c 	xori	r17,r17,128
80208f9c:	d8802915 	stw	r2,164(sp)
80208fa0:	8c7fe004 	addi	r17,r17,-128
80208fa4:	00380806 	br	80206fc8 <__reset+0xfa1e6fc8>
80208fa8:	9080004c 	andi	r2,r18,1
80208fac:	0039883a 	mov	fp,zero
80208fb0:	10000726 	beq	r2,zero,80208fd0 <___svfprintf_internal_r+0x2158>
80208fb4:	d8c02817 	ldw	r3,160(sp)
80208fb8:	dc001dc4 	addi	r16,sp,119
80208fbc:	00800c04 	movi	r2,48
80208fc0:	1c07c83a 	sub	r3,r3,r16
80208fc4:	d8801dc5 	stb	r2,119(sp)
80208fc8:	d8c02e15 	stw	r3,184(sp)
80208fcc:	00395206 	br	80207518 <__reset+0xfa1e7518>
80208fd0:	d8002e15 	stw	zero,184(sp)
80208fd4:	dc001e04 	addi	r16,sp,120
80208fd8:	00394f06 	br	80207518 <__reset+0xfa1e7518>
80208fdc:	0005883a 	mov	r2,zero
80208fe0:	003e3206 	br	802088ac <__reset+0xfa1e88ac>
80208fe4:	dd802617 	ldw	r22,152(sp)
80208fe8:	003f0606 	br	80208c04 <__reset+0xfa1e8c04>
80208fec:	d9c02785 	stb	r7,158(sp)
80208ff0:	003a5106 	br	80207938 <__reset+0xfa1e7938>
80208ff4:	d9c02785 	stb	r7,158(sp)
80208ff8:	003a3706 	br	802078d8 <__reset+0xfa1e78d8>
80208ffc:	0005883a 	mov	r2,zero
80209000:	003f5e06 	br	80208d7c <__reset+0xfa1e8d7c>
80209004:	d9c02785 	stb	r7,158(sp)
80209008:	00391706 	br	80207468 <__reset+0xfa1e7468>
8020900c:	d9c02785 	stb	r7,158(sp)
80209010:	0038e606 	br	802073ac <__reset+0xfa1e73ac>
80209014:	d8802344 	addi	r2,sp,141
80209018:	003f0806 	br	80208c3c <__reset+0xfa1e8c3c>
8020901c:	d9c02785 	stb	r7,158(sp)
80209020:	0038b706 	br	80207300 <__reset+0xfa1e7300>
80209024:	d9c02785 	stb	r7,158(sp)
80209028:	003adc06 	br	80207b9c <__reset+0xfa1e7b9c>
8020902c:	d9403917 	ldw	r5,228(sp)
80209030:	00800304 	movi	r2,12
80209034:	28800015 	stw	r2,0(r5)
80209038:	00bfffc4 	movi	r2,-1
8020903c:	00387806 	br	80207220 <__reset+0xfa1e7220>
80209040:	d9c02785 	stb	r7,158(sp)
80209044:	003abf06 	br	80207b44 <__reset+0xfa1e7b44>
80209048:	d9c02785 	stb	r7,158(sp)
8020904c:	003a9b06 	br	80207abc <__reset+0xfa1e7abc>

80209050 <___vfprintf_internal_r>:
80209050:	deffb804 	addi	sp,sp,-288
80209054:	dfc04715 	stw	ra,284(sp)
80209058:	ddc04515 	stw	r23,276(sp)
8020905c:	dd404315 	stw	r21,268(sp)
80209060:	d9002c15 	stw	r4,176(sp)
80209064:	282f883a 	mov	r23,r5
80209068:	302b883a 	mov	r21,r6
8020906c:	d9c02d15 	stw	r7,180(sp)
80209070:	df004615 	stw	fp,280(sp)
80209074:	dd804415 	stw	r22,272(sp)
80209078:	dd004215 	stw	r20,264(sp)
8020907c:	dcc04115 	stw	r19,260(sp)
80209080:	dc804015 	stw	r18,256(sp)
80209084:	dc403f15 	stw	r17,252(sp)
80209088:	dc003e15 	stw	r16,248(sp)
8020908c:	020de680 	call	8020de68 <_localeconv_r>
80209090:	10800017 	ldw	r2,0(r2)
80209094:	1009883a 	mov	r4,r2
80209098:	d8803415 	stw	r2,208(sp)
8020909c:	0206de00 	call	80206de0 <strlen>
802090a0:	d8803715 	stw	r2,220(sp)
802090a4:	d8802c17 	ldw	r2,176(sp)
802090a8:	10000226 	beq	r2,zero,802090b4 <___vfprintf_internal_r+0x64>
802090ac:	10800e17 	ldw	r2,56(r2)
802090b0:	1000f926 	beq	r2,zero,80209498 <___vfprintf_internal_r+0x448>
802090b4:	b880030b 	ldhu	r2,12(r23)
802090b8:	10c8000c 	andi	r3,r2,8192
802090bc:	1800061e 	bne	r3,zero,802090d8 <___vfprintf_internal_r+0x88>
802090c0:	b9001917 	ldw	r4,100(r23)
802090c4:	00f7ffc4 	movi	r3,-8193
802090c8:	10880014 	ori	r2,r2,8192
802090cc:	20c6703a 	and	r3,r4,r3
802090d0:	b880030d 	sth	r2,12(r23)
802090d4:	b8c01915 	stw	r3,100(r23)
802090d8:	10c0020c 	andi	r3,r2,8
802090dc:	1800c126 	beq	r3,zero,802093e4 <___vfprintf_internal_r+0x394>
802090e0:	b8c00417 	ldw	r3,16(r23)
802090e4:	1800bf26 	beq	r3,zero,802093e4 <___vfprintf_internal_r+0x394>
802090e8:	1080068c 	andi	r2,r2,26
802090ec:	00c00284 	movi	r3,10
802090f0:	10c0c426 	beq	r2,r3,80209404 <___vfprintf_internal_r+0x3b4>
802090f4:	d8c00404 	addi	r3,sp,16
802090f8:	052008b4 	movhi	r20,32802
802090fc:	d9001e04 	addi	r4,sp,120
80209100:	a5365384 	addi	r20,r20,-9906
80209104:	d8c01e15 	stw	r3,120(sp)
80209108:	d8002015 	stw	zero,128(sp)
8020910c:	d8001f15 	stw	zero,124(sp)
80209110:	d8003315 	stw	zero,204(sp)
80209114:	d8003615 	stw	zero,216(sp)
80209118:	d8003815 	stw	zero,224(sp)
8020911c:	1811883a 	mov	r8,r3
80209120:	d8003915 	stw	zero,228(sp)
80209124:	d8003a15 	stw	zero,232(sp)
80209128:	d8002f15 	stw	zero,188(sp)
8020912c:	d9002815 	stw	r4,160(sp)
80209130:	a8800007 	ldb	r2,0(r21)
80209134:	10027b26 	beq	r2,zero,80209b24 <___vfprintf_internal_r+0xad4>
80209138:	00c00944 	movi	r3,37
8020913c:	a821883a 	mov	r16,r21
80209140:	10c0021e 	bne	r2,r3,8020914c <___vfprintf_internal_r+0xfc>
80209144:	00001406 	br	80209198 <___vfprintf_internal_r+0x148>
80209148:	10c00326 	beq	r2,r3,80209158 <___vfprintf_internal_r+0x108>
8020914c:	84000044 	addi	r16,r16,1
80209150:	80800007 	ldb	r2,0(r16)
80209154:	103ffc1e 	bne	r2,zero,80209148 <__reset+0xfa1e9148>
80209158:	8563c83a 	sub	r17,r16,r21
8020915c:	88000e26 	beq	r17,zero,80209198 <___vfprintf_internal_r+0x148>
80209160:	d8c02017 	ldw	r3,128(sp)
80209164:	d8801f17 	ldw	r2,124(sp)
80209168:	45400015 	stw	r21,0(r8)
8020916c:	1c47883a 	add	r3,r3,r17
80209170:	10800044 	addi	r2,r2,1
80209174:	d8c02015 	stw	r3,128(sp)
80209178:	44400115 	stw	r17,4(r8)
8020917c:	d8801f15 	stw	r2,124(sp)
80209180:	00c001c4 	movi	r3,7
80209184:	1880a716 	blt	r3,r2,80209424 <___vfprintf_internal_r+0x3d4>
80209188:	42000204 	addi	r8,r8,8
8020918c:	d9402f17 	ldw	r5,188(sp)
80209190:	2c4b883a 	add	r5,r5,r17
80209194:	d9402f15 	stw	r5,188(sp)
80209198:	80800007 	ldb	r2,0(r16)
8020919c:	1000a826 	beq	r2,zero,80209440 <___vfprintf_internal_r+0x3f0>
802091a0:	84400047 	ldb	r17,1(r16)
802091a4:	00bfffc4 	movi	r2,-1
802091a8:	85400044 	addi	r21,r16,1
802091ac:	d8002785 	stb	zero,158(sp)
802091b0:	0007883a 	mov	r3,zero
802091b4:	000f883a 	mov	r7,zero
802091b8:	d8802915 	stw	r2,164(sp)
802091bc:	d8003115 	stw	zero,196(sp)
802091c0:	0025883a 	mov	r18,zero
802091c4:	01401604 	movi	r5,88
802091c8:	01800244 	movi	r6,9
802091cc:	02800a84 	movi	r10,42
802091d0:	02401b04 	movi	r9,108
802091d4:	ad400044 	addi	r21,r21,1
802091d8:	88bff804 	addi	r2,r17,-32
802091dc:	28830436 	bltu	r5,r2,80209df0 <___vfprintf_internal_r+0xda0>
802091e0:	100490ba 	slli	r2,r2,2
802091e4:	01200874 	movhi	r4,32801
802091e8:	21247e04 	addi	r4,r4,-28168
802091ec:	1105883a 	add	r2,r2,r4
802091f0:	10800017 	ldw	r2,0(r2)
802091f4:	1000683a 	jmp	r2
802091f8:	80209d10 	cmplti	zero,r16,-32140
802091fc:	80209df0 	cmpltui	zero,r16,33399
80209200:	80209df0 	cmpltui	zero,r16,33399
80209204:	80209d30 	cmpltui	zero,r16,33396
80209208:	80209df0 	cmpltui	zero,r16,33399
8020920c:	80209df0 	cmpltui	zero,r16,33399
80209210:	80209df0 	cmpltui	zero,r16,33399
80209214:	80209df0 	cmpltui	zero,r16,33399
80209218:	80209df0 	cmpltui	zero,r16,33399
8020921c:	80209df0 	cmpltui	zero,r16,33399
80209220:	802094a4 	muli	zero,r16,-32174
80209224:	80209c4c 	andi	zero,r16,33393
80209228:	80209df0 	cmpltui	zero,r16,33399
8020922c:	8020936c 	andhi	zero,r16,33357
80209230:	802094cc 	andi	zero,r16,33363
80209234:	80209df0 	cmpltui	zero,r16,33399
80209238:	8020950c 	andi	zero,r16,33364
8020923c:	80209518 	cmpnei	zero,r16,-32172
80209240:	80209518 	cmpnei	zero,r16,-32172
80209244:	80209518 	cmpnei	zero,r16,-32172
80209248:	80209518 	cmpnei	zero,r16,-32172
8020924c:	80209518 	cmpnei	zero,r16,-32172
80209250:	80209518 	cmpnei	zero,r16,-32172
80209254:	80209518 	cmpnei	zero,r16,-32172
80209258:	80209518 	cmpnei	zero,r16,-32172
8020925c:	80209518 	cmpnei	zero,r16,-32172
80209260:	80209df0 	cmpltui	zero,r16,33399
80209264:	80209df0 	cmpltui	zero,r16,33399
80209268:	80209df0 	cmpltui	zero,r16,33399
8020926c:	80209df0 	cmpltui	zero,r16,33399
80209270:	80209df0 	cmpltui	zero,r16,33399
80209274:	80209df0 	cmpltui	zero,r16,33399
80209278:	80209df0 	cmpltui	zero,r16,33399
8020927c:	80209df0 	cmpltui	zero,r16,33399
80209280:	80209df0 	cmpltui	zero,r16,33399
80209284:	80209df0 	cmpltui	zero,r16,33399
80209288:	8020954c 	andi	zero,r16,33365
8020928c:	80209608 	cmpgei	zero,r16,-32168
80209290:	80209df0 	cmpltui	zero,r16,33399
80209294:	80209608 	cmpgei	zero,r16,-32168
80209298:	80209df0 	cmpltui	zero,r16,33399
8020929c:	80209df0 	cmpltui	zero,r16,33399
802092a0:	80209df0 	cmpltui	zero,r16,33399
802092a4:	80209df0 	cmpltui	zero,r16,33399
802092a8:	802096a8 	cmpgeui	zero,r16,33370
802092ac:	80209df0 	cmpltui	zero,r16,33399
802092b0:	80209df0 	cmpltui	zero,r16,33399
802092b4:	802096b4 	orhi	zero,r16,33370
802092b8:	80209df0 	cmpltui	zero,r16,33399
802092bc:	80209df0 	cmpltui	zero,r16,33399
802092c0:	80209df0 	cmpltui	zero,r16,33399
802092c4:	80209df0 	cmpltui	zero,r16,33399
802092c8:	80209df0 	cmpltui	zero,r16,33399
802092cc:	80209b2c 	andhi	zero,r16,33388
802092d0:	80209df0 	cmpltui	zero,r16,33399
802092d4:	80209df0 	cmpltui	zero,r16,33399
802092d8:	80209b8c 	andi	zero,r16,33390
802092dc:	80209df0 	cmpltui	zero,r16,33399
802092e0:	80209df0 	cmpltui	zero,r16,33399
802092e4:	80209df0 	cmpltui	zero,r16,33399
802092e8:	80209df0 	cmpltui	zero,r16,33399
802092ec:	80209df0 	cmpltui	zero,r16,33399
802092f0:	80209df0 	cmpltui	zero,r16,33399
802092f4:	80209df0 	cmpltui	zero,r16,33399
802092f8:	80209df0 	cmpltui	zero,r16,33399
802092fc:	80209df0 	cmpltui	zero,r16,33399
80209300:	80209df0 	cmpltui	zero,r16,33399
80209304:	80209d9c 	xori	zero,r16,33398
80209308:	80209d3c 	xorhi	zero,r16,33396
8020930c:	80209608 	cmpgei	zero,r16,-32168
80209310:	80209608 	cmpgei	zero,r16,-32168
80209314:	80209608 	cmpgei	zero,r16,-32168
80209318:	80209d4c 	andi	zero,r16,33397
8020931c:	80209d3c 	xorhi	zero,r16,33396
80209320:	80209df0 	cmpltui	zero,r16,33399
80209324:	80209df0 	cmpltui	zero,r16,33399
80209328:	80209d58 	cmpnei	zero,r16,-32139
8020932c:	80209df0 	cmpltui	zero,r16,33399
80209330:	80209d68 	cmpgeui	zero,r16,33397
80209334:	80209c3c 	xorhi	zero,r16,33392
80209338:	80209378 	rdprs	zero,r16,-32179
8020933c:	80209c5c 	xori	zero,r16,33393
80209340:	80209df0 	cmpltui	zero,r16,33399
80209344:	80209c68 	cmpgeui	zero,r16,33393
80209348:	80209df0 	cmpltui	zero,r16,33399
8020934c:	80209cc4 	addi	zero,r16,-32141
80209350:	80209df0 	cmpltui	zero,r16,33399
80209354:	80209df0 	cmpltui	zero,r16,33399
80209358:	80209cd4 	ori	zero,r16,33395
8020935c:	d9003117 	ldw	r4,196(sp)
80209360:	d8802d15 	stw	r2,180(sp)
80209364:	0109c83a 	sub	r4,zero,r4
80209368:	d9003115 	stw	r4,196(sp)
8020936c:	94800114 	ori	r18,r18,4
80209370:	ac400007 	ldb	r17,0(r21)
80209374:	003f9706 	br	802091d4 <__reset+0xfa1e91d4>
80209378:	00800c04 	movi	r2,48
8020937c:	d9002d17 	ldw	r4,180(sp)
80209380:	d9402917 	ldw	r5,164(sp)
80209384:	d8802705 	stb	r2,156(sp)
80209388:	00801e04 	movi	r2,120
8020938c:	d8802745 	stb	r2,157(sp)
80209390:	d8002785 	stb	zero,158(sp)
80209394:	20c00104 	addi	r3,r4,4
80209398:	24c00017 	ldw	r19,0(r4)
8020939c:	002d883a 	mov	r22,zero
802093a0:	90800094 	ori	r2,r18,2
802093a4:	28029a16 	blt	r5,zero,80209e10 <___vfprintf_internal_r+0xdc0>
802093a8:	00bfdfc4 	movi	r2,-129
802093ac:	90a4703a 	and	r18,r18,r2
802093b0:	d8c02d15 	stw	r3,180(sp)
802093b4:	94800094 	ori	r18,r18,2
802093b8:	9802871e 	bne	r19,zero,80209dd8 <___vfprintf_internal_r+0xd88>
802093bc:	00a008b4 	movhi	r2,32802
802093c0:	10b64404 	addi	r2,r2,-9968
802093c4:	d8803915 	stw	r2,228(sp)
802093c8:	04401e04 	movi	r17,120
802093cc:	d8802917 	ldw	r2,164(sp)
802093d0:	0039883a 	mov	fp,zero
802093d4:	1001e926 	beq	r2,zero,80209b7c <___vfprintf_internal_r+0xb2c>
802093d8:	0027883a 	mov	r19,zero
802093dc:	002d883a 	mov	r22,zero
802093e0:	00020506 	br	80209bf8 <___vfprintf_internal_r+0xba8>
802093e4:	d9002c17 	ldw	r4,176(sp)
802093e8:	b80b883a 	mov	r5,r23
802093ec:	020b3200 	call	8020b320 <__swsetup_r>
802093f0:	1005ac1e 	bne	r2,zero,8020aaa4 <___vfprintf_internal_r+0x1a54>
802093f4:	b880030b 	ldhu	r2,12(r23)
802093f8:	00c00284 	movi	r3,10
802093fc:	1080068c 	andi	r2,r2,26
80209400:	10ff3c1e 	bne	r2,r3,802090f4 <__reset+0xfa1e90f4>
80209404:	b880038f 	ldh	r2,14(r23)
80209408:	103f3a16 	blt	r2,zero,802090f4 <__reset+0xfa1e90f4>
8020940c:	d9c02d17 	ldw	r7,180(sp)
80209410:	d9002c17 	ldw	r4,176(sp)
80209414:	a80d883a 	mov	r6,r21
80209418:	b80b883a 	mov	r5,r23
8020941c:	020b2640 	call	8020b264 <__sbprintf>
80209420:	00001106 	br	80209468 <___vfprintf_internal_r+0x418>
80209424:	d9002c17 	ldw	r4,176(sp)
80209428:	d9801e04 	addi	r6,sp,120
8020942c:	b80b883a 	mov	r5,r23
80209430:	02119100 	call	80211910 <__sprint_r>
80209434:	1000081e 	bne	r2,zero,80209458 <___vfprintf_internal_r+0x408>
80209438:	da000404 	addi	r8,sp,16
8020943c:	003f5306 	br	8020918c <__reset+0xfa1e918c>
80209440:	d8802017 	ldw	r2,128(sp)
80209444:	10000426 	beq	r2,zero,80209458 <___vfprintf_internal_r+0x408>
80209448:	d9002c17 	ldw	r4,176(sp)
8020944c:	d9801e04 	addi	r6,sp,120
80209450:	b80b883a 	mov	r5,r23
80209454:	02119100 	call	80211910 <__sprint_r>
80209458:	b880030b 	ldhu	r2,12(r23)
8020945c:	1080100c 	andi	r2,r2,64
80209460:	1005901e 	bne	r2,zero,8020aaa4 <___vfprintf_internal_r+0x1a54>
80209464:	d8802f17 	ldw	r2,188(sp)
80209468:	dfc04717 	ldw	ra,284(sp)
8020946c:	df004617 	ldw	fp,280(sp)
80209470:	ddc04517 	ldw	r23,276(sp)
80209474:	dd804417 	ldw	r22,272(sp)
80209478:	dd404317 	ldw	r21,268(sp)
8020947c:	dd004217 	ldw	r20,264(sp)
80209480:	dcc04117 	ldw	r19,260(sp)
80209484:	dc804017 	ldw	r18,256(sp)
80209488:	dc403f17 	ldw	r17,252(sp)
8020948c:	dc003e17 	ldw	r16,248(sp)
80209490:	dec04804 	addi	sp,sp,288
80209494:	f800283a 	ret
80209498:	d9002c17 	ldw	r4,176(sp)
8020949c:	020d2f40 	call	8020d2f4 <__sinit>
802094a0:	003f0406 	br	802090b4 <__reset+0xfa1e90b4>
802094a4:	d8802d17 	ldw	r2,180(sp)
802094a8:	d9002d17 	ldw	r4,180(sp)
802094ac:	10800017 	ldw	r2,0(r2)
802094b0:	d8803115 	stw	r2,196(sp)
802094b4:	20800104 	addi	r2,r4,4
802094b8:	d9003117 	ldw	r4,196(sp)
802094bc:	203fa716 	blt	r4,zero,8020935c <__reset+0xfa1e935c>
802094c0:	d8802d15 	stw	r2,180(sp)
802094c4:	ac400007 	ldb	r17,0(r21)
802094c8:	003f4206 	br	802091d4 <__reset+0xfa1e91d4>
802094cc:	ac400007 	ldb	r17,0(r21)
802094d0:	aac00044 	addi	r11,r21,1
802094d4:	8a872826 	beq	r17,r10,8020b178 <___vfprintf_internal_r+0x2128>
802094d8:	88bff404 	addi	r2,r17,-48
802094dc:	0009883a 	mov	r4,zero
802094e0:	30867d36 	bltu	r6,r2,8020aed8 <___vfprintf_internal_r+0x1e88>
802094e4:	5c400007 	ldb	r17,0(r11)
802094e8:	210002a4 	muli	r4,r4,10
802094ec:	5d400044 	addi	r21,r11,1
802094f0:	a817883a 	mov	r11,r21
802094f4:	2089883a 	add	r4,r4,r2
802094f8:	88bff404 	addi	r2,r17,-48
802094fc:	30bff92e 	bgeu	r6,r2,802094e4 <__reset+0xfa1e94e4>
80209500:	2005c916 	blt	r4,zero,8020ac28 <___vfprintf_internal_r+0x1bd8>
80209504:	d9002915 	stw	r4,164(sp)
80209508:	003f3306 	br	802091d8 <__reset+0xfa1e91d8>
8020950c:	94802014 	ori	r18,r18,128
80209510:	ac400007 	ldb	r17,0(r21)
80209514:	003f2f06 	br	802091d4 <__reset+0xfa1e91d4>
80209518:	a809883a 	mov	r4,r21
8020951c:	d8003115 	stw	zero,196(sp)
80209520:	88bff404 	addi	r2,r17,-48
80209524:	0017883a 	mov	r11,zero
80209528:	24400007 	ldb	r17,0(r4)
8020952c:	5ac002a4 	muli	r11,r11,10
80209530:	ad400044 	addi	r21,r21,1
80209534:	a809883a 	mov	r4,r21
80209538:	12d7883a 	add	r11,r2,r11
8020953c:	88bff404 	addi	r2,r17,-48
80209540:	30bff92e 	bgeu	r6,r2,80209528 <__reset+0xfa1e9528>
80209544:	dac03115 	stw	r11,196(sp)
80209548:	003f2306 	br	802091d8 <__reset+0xfa1e91d8>
8020954c:	18c03fcc 	andi	r3,r3,255
80209550:	18072b1e 	bne	r3,zero,8020b200 <___vfprintf_internal_r+0x21b0>
80209554:	94800414 	ori	r18,r18,16
80209558:	9080080c 	andi	r2,r18,32
8020955c:	10037b26 	beq	r2,zero,8020a34c <___vfprintf_internal_r+0x12fc>
80209560:	d9402d17 	ldw	r5,180(sp)
80209564:	28800117 	ldw	r2,4(r5)
80209568:	2cc00017 	ldw	r19,0(r5)
8020956c:	29400204 	addi	r5,r5,8
80209570:	d9402d15 	stw	r5,180(sp)
80209574:	102d883a 	mov	r22,r2
80209578:	10044b16 	blt	r2,zero,8020a6a8 <___vfprintf_internal_r+0x1658>
8020957c:	d9402917 	ldw	r5,164(sp)
80209580:	df002783 	ldbu	fp,158(sp)
80209584:	2803bc16 	blt	r5,zero,8020a478 <___vfprintf_internal_r+0x1428>
80209588:	00ffdfc4 	movi	r3,-129
8020958c:	9d84b03a 	or	r2,r19,r22
80209590:	90e4703a 	and	r18,r18,r3
80209594:	10017726 	beq	r2,zero,80209b74 <___vfprintf_internal_r+0xb24>
80209598:	b0038326 	beq	r22,zero,8020a3a8 <___vfprintf_internal_r+0x1358>
8020959c:	dc402a15 	stw	r17,168(sp)
802095a0:	dc001e04 	addi	r16,sp,120
802095a4:	b023883a 	mov	r17,r22
802095a8:	402d883a 	mov	r22,r8
802095ac:	9809883a 	mov	r4,r19
802095b0:	880b883a 	mov	r5,r17
802095b4:	01800284 	movi	r6,10
802095b8:	000f883a 	mov	r7,zero
802095bc:	0213d080 	call	80213d08 <__umoddi3>
802095c0:	10800c04 	addi	r2,r2,48
802095c4:	843fffc4 	addi	r16,r16,-1
802095c8:	9809883a 	mov	r4,r19
802095cc:	880b883a 	mov	r5,r17
802095d0:	80800005 	stb	r2,0(r16)
802095d4:	01800284 	movi	r6,10
802095d8:	000f883a 	mov	r7,zero
802095dc:	02137900 	call	80213790 <__udivdi3>
802095e0:	1027883a 	mov	r19,r2
802095e4:	10c4b03a 	or	r2,r2,r3
802095e8:	1823883a 	mov	r17,r3
802095ec:	103fef1e 	bne	r2,zero,802095ac <__reset+0xfa1e95ac>
802095f0:	d8c02817 	ldw	r3,160(sp)
802095f4:	dc402a17 	ldw	r17,168(sp)
802095f8:	b011883a 	mov	r8,r22
802095fc:	1c07c83a 	sub	r3,r3,r16
80209600:	d8c02e15 	stw	r3,184(sp)
80209604:	00005906 	br	8020976c <___vfprintf_internal_r+0x71c>
80209608:	18c03fcc 	andi	r3,r3,255
8020960c:	1806fa1e 	bne	r3,zero,8020b1f8 <___vfprintf_internal_r+0x21a8>
80209610:	9080020c 	andi	r2,r18,8
80209614:	10048a26 	beq	r2,zero,8020a840 <___vfprintf_internal_r+0x17f0>
80209618:	d8c02d17 	ldw	r3,180(sp)
8020961c:	d9002d17 	ldw	r4,180(sp)
80209620:	d9402d17 	ldw	r5,180(sp)
80209624:	18c00017 	ldw	r3,0(r3)
80209628:	21000117 	ldw	r4,4(r4)
8020962c:	29400204 	addi	r5,r5,8
80209630:	d8c03615 	stw	r3,216(sp)
80209634:	d9003815 	stw	r4,224(sp)
80209638:	d9402d15 	stw	r5,180(sp)
8020963c:	d9003617 	ldw	r4,216(sp)
80209640:	d9403817 	ldw	r5,224(sp)
80209644:	da003d15 	stw	r8,244(sp)
80209648:	04000044 	movi	r16,1
8020964c:	02101280 	call	80210128 <__fpclassifyd>
80209650:	da003d17 	ldw	r8,244(sp)
80209654:	14041f1e 	bne	r2,r16,8020a6d4 <___vfprintf_internal_r+0x1684>
80209658:	d9003617 	ldw	r4,216(sp)
8020965c:	d9403817 	ldw	r5,224(sp)
80209660:	000d883a 	mov	r6,zero
80209664:	000f883a 	mov	r7,zero
80209668:	02156ec0 	call	802156ec <__ledf2>
8020966c:	da003d17 	ldw	r8,244(sp)
80209670:	1005be16 	blt	r2,zero,8020ad6c <___vfprintf_internal_r+0x1d1c>
80209674:	df002783 	ldbu	fp,158(sp)
80209678:	008011c4 	movi	r2,71
8020967c:	1445330e 	bge	r2,r17,8020ab4c <___vfprintf_internal_r+0x1afc>
80209680:	042008b4 	movhi	r16,32802
80209684:	84363c04 	addi	r16,r16,-10000
80209688:	00c000c4 	movi	r3,3
8020968c:	00bfdfc4 	movi	r2,-129
80209690:	d8c02a15 	stw	r3,168(sp)
80209694:	90a4703a 	and	r18,r18,r2
80209698:	d8c02e15 	stw	r3,184(sp)
8020969c:	d8002915 	stw	zero,164(sp)
802096a0:	d8003215 	stw	zero,200(sp)
802096a4:	00003706 	br	80209784 <___vfprintf_internal_r+0x734>
802096a8:	94800214 	ori	r18,r18,8
802096ac:	ac400007 	ldb	r17,0(r21)
802096b0:	003ec806 	br	802091d4 <__reset+0xfa1e91d4>
802096b4:	18c03fcc 	andi	r3,r3,255
802096b8:	1806db1e 	bne	r3,zero,8020b228 <___vfprintf_internal_r+0x21d8>
802096bc:	94800414 	ori	r18,r18,16
802096c0:	9080080c 	andi	r2,r18,32
802096c4:	1002d826 	beq	r2,zero,8020a228 <___vfprintf_internal_r+0x11d8>
802096c8:	d9402d17 	ldw	r5,180(sp)
802096cc:	d8c02917 	ldw	r3,164(sp)
802096d0:	d8002785 	stb	zero,158(sp)
802096d4:	28800204 	addi	r2,r5,8
802096d8:	2cc00017 	ldw	r19,0(r5)
802096dc:	2d800117 	ldw	r22,4(r5)
802096e0:	18048f16 	blt	r3,zero,8020a920 <___vfprintf_internal_r+0x18d0>
802096e4:	013fdfc4 	movi	r4,-129
802096e8:	9d86b03a 	or	r3,r19,r22
802096ec:	d8802d15 	stw	r2,180(sp)
802096f0:	9124703a 	and	r18,r18,r4
802096f4:	1802d91e 	bne	r3,zero,8020a25c <___vfprintf_internal_r+0x120c>
802096f8:	d8c02917 	ldw	r3,164(sp)
802096fc:	0039883a 	mov	fp,zero
80209700:	1805c326 	beq	r3,zero,8020ae10 <___vfprintf_internal_r+0x1dc0>
80209704:	0027883a 	mov	r19,zero
80209708:	002d883a 	mov	r22,zero
8020970c:	dc001e04 	addi	r16,sp,120
80209710:	9806d0fa 	srli	r3,r19,3
80209714:	b008977a 	slli	r4,r22,29
80209718:	b02cd0fa 	srli	r22,r22,3
8020971c:	9cc001cc 	andi	r19,r19,7
80209720:	98800c04 	addi	r2,r19,48
80209724:	843fffc4 	addi	r16,r16,-1
80209728:	20e6b03a 	or	r19,r4,r3
8020972c:	80800005 	stb	r2,0(r16)
80209730:	9d86b03a 	or	r3,r19,r22
80209734:	183ff61e 	bne	r3,zero,80209710 <__reset+0xfa1e9710>
80209738:	90c0004c 	andi	r3,r18,1
8020973c:	18013b26 	beq	r3,zero,80209c2c <___vfprintf_internal_r+0xbdc>
80209740:	10803fcc 	andi	r2,r2,255
80209744:	1080201c 	xori	r2,r2,128
80209748:	10bfe004 	addi	r2,r2,-128
8020974c:	00c00c04 	movi	r3,48
80209750:	10c13626 	beq	r2,r3,80209c2c <___vfprintf_internal_r+0xbdc>
80209754:	80ffffc5 	stb	r3,-1(r16)
80209758:	d8c02817 	ldw	r3,160(sp)
8020975c:	80bfffc4 	addi	r2,r16,-1
80209760:	1021883a 	mov	r16,r2
80209764:	1887c83a 	sub	r3,r3,r2
80209768:	d8c02e15 	stw	r3,184(sp)
8020976c:	d8802e17 	ldw	r2,184(sp)
80209770:	d9002917 	ldw	r4,164(sp)
80209774:	1100010e 	bge	r2,r4,8020977c <___vfprintf_internal_r+0x72c>
80209778:	2005883a 	mov	r2,r4
8020977c:	d8802a15 	stw	r2,168(sp)
80209780:	d8003215 	stw	zero,200(sp)
80209784:	e7003fcc 	andi	fp,fp,255
80209788:	e700201c 	xori	fp,fp,128
8020978c:	e73fe004 	addi	fp,fp,-128
80209790:	e0000326 	beq	fp,zero,802097a0 <___vfprintf_internal_r+0x750>
80209794:	d8c02a17 	ldw	r3,168(sp)
80209798:	18c00044 	addi	r3,r3,1
8020979c:	d8c02a15 	stw	r3,168(sp)
802097a0:	90c0008c 	andi	r3,r18,2
802097a4:	d8c02b15 	stw	r3,172(sp)
802097a8:	18000326 	beq	r3,zero,802097b8 <___vfprintf_internal_r+0x768>
802097ac:	d8c02a17 	ldw	r3,168(sp)
802097b0:	18c00084 	addi	r3,r3,2
802097b4:	d8c02a15 	stw	r3,168(sp)
802097b8:	90c0210c 	andi	r3,r18,132
802097bc:	d8c03015 	stw	r3,192(sp)
802097c0:	1801a31e 	bne	r3,zero,80209e50 <___vfprintf_internal_r+0xe00>
802097c4:	d9003117 	ldw	r4,196(sp)
802097c8:	d8c02a17 	ldw	r3,168(sp)
802097cc:	20e7c83a 	sub	r19,r4,r3
802097d0:	04c19f0e 	bge	zero,r19,80209e50 <___vfprintf_internal_r+0xe00>
802097d4:	02400404 	movi	r9,16
802097d8:	d8c02017 	ldw	r3,128(sp)
802097dc:	d8801f17 	ldw	r2,124(sp)
802097e0:	4cc50d0e 	bge	r9,r19,8020ac18 <___vfprintf_internal_r+0x1bc8>
802097e4:	016008b4 	movhi	r5,32802
802097e8:	29765784 	addi	r5,r5,-9890
802097ec:	dc403b15 	stw	r17,236(sp)
802097f0:	d9403515 	stw	r5,212(sp)
802097f4:	9823883a 	mov	r17,r19
802097f8:	482d883a 	mov	r22,r9
802097fc:	9027883a 	mov	r19,r18
80209800:	070001c4 	movi	fp,7
80209804:	8025883a 	mov	r18,r16
80209808:	dc002c17 	ldw	r16,176(sp)
8020980c:	00000306 	br	8020981c <___vfprintf_internal_r+0x7cc>
80209810:	8c7ffc04 	addi	r17,r17,-16
80209814:	42000204 	addi	r8,r8,8
80209818:	b440130e 	bge	r22,r17,80209868 <___vfprintf_internal_r+0x818>
8020981c:	012008b4 	movhi	r4,32802
80209820:	18c00404 	addi	r3,r3,16
80209824:	10800044 	addi	r2,r2,1
80209828:	21365784 	addi	r4,r4,-9890
8020982c:	41000015 	stw	r4,0(r8)
80209830:	45800115 	stw	r22,4(r8)
80209834:	d8c02015 	stw	r3,128(sp)
80209838:	d8801f15 	stw	r2,124(sp)
8020983c:	e0bff40e 	bge	fp,r2,80209810 <__reset+0xfa1e9810>
80209840:	d9801e04 	addi	r6,sp,120
80209844:	b80b883a 	mov	r5,r23
80209848:	8009883a 	mov	r4,r16
8020984c:	02119100 	call	80211910 <__sprint_r>
80209850:	103f011e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
80209854:	8c7ffc04 	addi	r17,r17,-16
80209858:	d8c02017 	ldw	r3,128(sp)
8020985c:	d8801f17 	ldw	r2,124(sp)
80209860:	da000404 	addi	r8,sp,16
80209864:	b47fed16 	blt	r22,r17,8020981c <__reset+0xfa1e981c>
80209868:	9021883a 	mov	r16,r18
8020986c:	9825883a 	mov	r18,r19
80209870:	8827883a 	mov	r19,r17
80209874:	dc403b17 	ldw	r17,236(sp)
80209878:	d9403517 	ldw	r5,212(sp)
8020987c:	98c7883a 	add	r3,r19,r3
80209880:	10800044 	addi	r2,r2,1
80209884:	41400015 	stw	r5,0(r8)
80209888:	44c00115 	stw	r19,4(r8)
8020988c:	d8c02015 	stw	r3,128(sp)
80209890:	d8801f15 	stw	r2,124(sp)
80209894:	010001c4 	movi	r4,7
80209898:	2082a316 	blt	r4,r2,8020a328 <___vfprintf_internal_r+0x12d8>
8020989c:	df002787 	ldb	fp,158(sp)
802098a0:	42000204 	addi	r8,r8,8
802098a4:	e0000c26 	beq	fp,zero,802098d8 <___vfprintf_internal_r+0x888>
802098a8:	d8801f17 	ldw	r2,124(sp)
802098ac:	d9002784 	addi	r4,sp,158
802098b0:	18c00044 	addi	r3,r3,1
802098b4:	10800044 	addi	r2,r2,1
802098b8:	41000015 	stw	r4,0(r8)
802098bc:	01000044 	movi	r4,1
802098c0:	41000115 	stw	r4,4(r8)
802098c4:	d8c02015 	stw	r3,128(sp)
802098c8:	d8801f15 	stw	r2,124(sp)
802098cc:	010001c4 	movi	r4,7
802098d0:	20823c16 	blt	r4,r2,8020a1c4 <___vfprintf_internal_r+0x1174>
802098d4:	42000204 	addi	r8,r8,8
802098d8:	d8802b17 	ldw	r2,172(sp)
802098dc:	10000c26 	beq	r2,zero,80209910 <___vfprintf_internal_r+0x8c0>
802098e0:	d8801f17 	ldw	r2,124(sp)
802098e4:	d9002704 	addi	r4,sp,156
802098e8:	18c00084 	addi	r3,r3,2
802098ec:	10800044 	addi	r2,r2,1
802098f0:	41000015 	stw	r4,0(r8)
802098f4:	01000084 	movi	r4,2
802098f8:	41000115 	stw	r4,4(r8)
802098fc:	d8c02015 	stw	r3,128(sp)
80209900:	d8801f15 	stw	r2,124(sp)
80209904:	010001c4 	movi	r4,7
80209908:	20823616 	blt	r4,r2,8020a1e4 <___vfprintf_internal_r+0x1194>
8020990c:	42000204 	addi	r8,r8,8
80209910:	d9003017 	ldw	r4,192(sp)
80209914:	00802004 	movi	r2,128
80209918:	20819926 	beq	r4,r2,80209f80 <___vfprintf_internal_r+0xf30>
8020991c:	d9402917 	ldw	r5,164(sp)
80209920:	d8802e17 	ldw	r2,184(sp)
80209924:	28adc83a 	sub	r22,r5,r2
80209928:	0580310e 	bge	zero,r22,802099f0 <___vfprintf_internal_r+0x9a0>
8020992c:	07000404 	movi	fp,16
80209930:	d8801f17 	ldw	r2,124(sp)
80209934:	e584140e 	bge	fp,r22,8020a988 <___vfprintf_internal_r+0x1938>
80209938:	016008b4 	movhi	r5,32802
8020993c:	29765384 	addi	r5,r5,-9906
80209940:	dc402915 	stw	r17,164(sp)
80209944:	d9402b15 	stw	r5,172(sp)
80209948:	b023883a 	mov	r17,r22
8020994c:	04c001c4 	movi	r19,7
80209950:	a82d883a 	mov	r22,r21
80209954:	902b883a 	mov	r21,r18
80209958:	8025883a 	mov	r18,r16
8020995c:	dc002c17 	ldw	r16,176(sp)
80209960:	00000306 	br	80209970 <___vfprintf_internal_r+0x920>
80209964:	8c7ffc04 	addi	r17,r17,-16
80209968:	42000204 	addi	r8,r8,8
8020996c:	e440110e 	bge	fp,r17,802099b4 <___vfprintf_internal_r+0x964>
80209970:	18c00404 	addi	r3,r3,16
80209974:	10800044 	addi	r2,r2,1
80209978:	45000015 	stw	r20,0(r8)
8020997c:	47000115 	stw	fp,4(r8)
80209980:	d8c02015 	stw	r3,128(sp)
80209984:	d8801f15 	stw	r2,124(sp)
80209988:	98bff60e 	bge	r19,r2,80209964 <__reset+0xfa1e9964>
8020998c:	d9801e04 	addi	r6,sp,120
80209990:	b80b883a 	mov	r5,r23
80209994:	8009883a 	mov	r4,r16
80209998:	02119100 	call	80211910 <__sprint_r>
8020999c:	103eae1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
802099a0:	8c7ffc04 	addi	r17,r17,-16
802099a4:	d8c02017 	ldw	r3,128(sp)
802099a8:	d8801f17 	ldw	r2,124(sp)
802099ac:	da000404 	addi	r8,sp,16
802099b0:	e47fef16 	blt	fp,r17,80209970 <__reset+0xfa1e9970>
802099b4:	9021883a 	mov	r16,r18
802099b8:	a825883a 	mov	r18,r21
802099bc:	b02b883a 	mov	r21,r22
802099c0:	882d883a 	mov	r22,r17
802099c4:	dc402917 	ldw	r17,164(sp)
802099c8:	d9002b17 	ldw	r4,172(sp)
802099cc:	1d87883a 	add	r3,r3,r22
802099d0:	10800044 	addi	r2,r2,1
802099d4:	41000015 	stw	r4,0(r8)
802099d8:	45800115 	stw	r22,4(r8)
802099dc:	d8c02015 	stw	r3,128(sp)
802099e0:	d8801f15 	stw	r2,124(sp)
802099e4:	010001c4 	movi	r4,7
802099e8:	2081ee16 	blt	r4,r2,8020a1a4 <___vfprintf_internal_r+0x1154>
802099ec:	42000204 	addi	r8,r8,8
802099f0:	9080400c 	andi	r2,r18,256
802099f4:	1001181e 	bne	r2,zero,80209e58 <___vfprintf_internal_r+0xe08>
802099f8:	d9402e17 	ldw	r5,184(sp)
802099fc:	d8801f17 	ldw	r2,124(sp)
80209a00:	44000015 	stw	r16,0(r8)
80209a04:	1947883a 	add	r3,r3,r5
80209a08:	10800044 	addi	r2,r2,1
80209a0c:	41400115 	stw	r5,4(r8)
80209a10:	d8c02015 	stw	r3,128(sp)
80209a14:	d8801f15 	stw	r2,124(sp)
80209a18:	010001c4 	movi	r4,7
80209a1c:	2081d316 	blt	r4,r2,8020a16c <___vfprintf_internal_r+0x111c>
80209a20:	42000204 	addi	r8,r8,8
80209a24:	9480010c 	andi	r18,r18,4
80209a28:	90003226 	beq	r18,zero,80209af4 <___vfprintf_internal_r+0xaa4>
80209a2c:	d9403117 	ldw	r5,196(sp)
80209a30:	d8802a17 	ldw	r2,168(sp)
80209a34:	28a1c83a 	sub	r16,r5,r2
80209a38:	04002e0e 	bge	zero,r16,80209af4 <___vfprintf_internal_r+0xaa4>
80209a3c:	04400404 	movi	r17,16
80209a40:	d8801f17 	ldw	r2,124(sp)
80209a44:	8c04a20e 	bge	r17,r16,8020acd0 <___vfprintf_internal_r+0x1c80>
80209a48:	016008b4 	movhi	r5,32802
80209a4c:	29765784 	addi	r5,r5,-9890
80209a50:	d9403515 	stw	r5,212(sp)
80209a54:	048001c4 	movi	r18,7
80209a58:	dcc02c17 	ldw	r19,176(sp)
80209a5c:	00000306 	br	80209a6c <___vfprintf_internal_r+0xa1c>
80209a60:	843ffc04 	addi	r16,r16,-16
80209a64:	42000204 	addi	r8,r8,8
80209a68:	8c00130e 	bge	r17,r16,80209ab8 <___vfprintf_internal_r+0xa68>
80209a6c:	012008b4 	movhi	r4,32802
80209a70:	18c00404 	addi	r3,r3,16
80209a74:	10800044 	addi	r2,r2,1
80209a78:	21365784 	addi	r4,r4,-9890
80209a7c:	41000015 	stw	r4,0(r8)
80209a80:	44400115 	stw	r17,4(r8)
80209a84:	d8c02015 	stw	r3,128(sp)
80209a88:	d8801f15 	stw	r2,124(sp)
80209a8c:	90bff40e 	bge	r18,r2,80209a60 <__reset+0xfa1e9a60>
80209a90:	d9801e04 	addi	r6,sp,120
80209a94:	b80b883a 	mov	r5,r23
80209a98:	9809883a 	mov	r4,r19
80209a9c:	02119100 	call	80211910 <__sprint_r>
80209aa0:	103e6d1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
80209aa4:	843ffc04 	addi	r16,r16,-16
80209aa8:	d8c02017 	ldw	r3,128(sp)
80209aac:	d8801f17 	ldw	r2,124(sp)
80209ab0:	da000404 	addi	r8,sp,16
80209ab4:	8c3fed16 	blt	r17,r16,80209a6c <__reset+0xfa1e9a6c>
80209ab8:	d9403517 	ldw	r5,212(sp)
80209abc:	1c07883a 	add	r3,r3,r16
80209ac0:	10800044 	addi	r2,r2,1
80209ac4:	41400015 	stw	r5,0(r8)
80209ac8:	44000115 	stw	r16,4(r8)
80209acc:	d8c02015 	stw	r3,128(sp)
80209ad0:	d8801f15 	stw	r2,124(sp)
80209ad4:	010001c4 	movi	r4,7
80209ad8:	2080060e 	bge	r4,r2,80209af4 <___vfprintf_internal_r+0xaa4>
80209adc:	d9002c17 	ldw	r4,176(sp)
80209ae0:	d9801e04 	addi	r6,sp,120
80209ae4:	b80b883a 	mov	r5,r23
80209ae8:	02119100 	call	80211910 <__sprint_r>
80209aec:	103e5a1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
80209af0:	d8c02017 	ldw	r3,128(sp)
80209af4:	d8803117 	ldw	r2,196(sp)
80209af8:	d9002a17 	ldw	r4,168(sp)
80209afc:	1100010e 	bge	r2,r4,80209b04 <___vfprintf_internal_r+0xab4>
80209b00:	2005883a 	mov	r2,r4
80209b04:	d9402f17 	ldw	r5,188(sp)
80209b08:	288b883a 	add	r5,r5,r2
80209b0c:	d9402f15 	stw	r5,188(sp)
80209b10:	18019e1e 	bne	r3,zero,8020a18c <___vfprintf_internal_r+0x113c>
80209b14:	a8800007 	ldb	r2,0(r21)
80209b18:	d8001f15 	stw	zero,124(sp)
80209b1c:	da000404 	addi	r8,sp,16
80209b20:	103d851e 	bne	r2,zero,80209138 <__reset+0xfa1e9138>
80209b24:	a821883a 	mov	r16,r21
80209b28:	003d9b06 	br	80209198 <__reset+0xfa1e9198>
80209b2c:	18c03fcc 	andi	r3,r3,255
80209b30:	1805c11e 	bne	r3,zero,8020b238 <___vfprintf_internal_r+0x21e8>
80209b34:	94800414 	ori	r18,r18,16
80209b38:	9080080c 	andi	r2,r18,32
80209b3c:	10020c26 	beq	r2,zero,8020a370 <___vfprintf_internal_r+0x1320>
80209b40:	d8802d17 	ldw	r2,180(sp)
80209b44:	d9002917 	ldw	r4,164(sp)
80209b48:	d8002785 	stb	zero,158(sp)
80209b4c:	10c00204 	addi	r3,r2,8
80209b50:	14c00017 	ldw	r19,0(r2)
80209b54:	15800117 	ldw	r22,4(r2)
80209b58:	20040f16 	blt	r4,zero,8020ab98 <___vfprintf_internal_r+0x1b48>
80209b5c:	013fdfc4 	movi	r4,-129
80209b60:	9d84b03a 	or	r2,r19,r22
80209b64:	d8c02d15 	stw	r3,180(sp)
80209b68:	9124703a 	and	r18,r18,r4
80209b6c:	0039883a 	mov	fp,zero
80209b70:	103e891e 	bne	r2,zero,80209598 <__reset+0xfa1e9598>
80209b74:	d9002917 	ldw	r4,164(sp)
80209b78:	2002c11e 	bne	r4,zero,8020a680 <___vfprintf_internal_r+0x1630>
80209b7c:	d8002915 	stw	zero,164(sp)
80209b80:	d8002e15 	stw	zero,184(sp)
80209b84:	dc001e04 	addi	r16,sp,120
80209b88:	003ef806 	br	8020976c <__reset+0xfa1e976c>
80209b8c:	18c03fcc 	andi	r3,r3,255
80209b90:	18059d1e 	bne	r3,zero,8020b208 <___vfprintf_internal_r+0x21b8>
80209b94:	016008b4 	movhi	r5,32802
80209b98:	29763f04 	addi	r5,r5,-9988
80209b9c:	d9403915 	stw	r5,228(sp)
80209ba0:	9080080c 	andi	r2,r18,32
80209ba4:	10005226 	beq	r2,zero,80209cf0 <___vfprintf_internal_r+0xca0>
80209ba8:	d8802d17 	ldw	r2,180(sp)
80209bac:	14c00017 	ldw	r19,0(r2)
80209bb0:	15800117 	ldw	r22,4(r2)
80209bb4:	10800204 	addi	r2,r2,8
80209bb8:	d8802d15 	stw	r2,180(sp)
80209bbc:	9080004c 	andi	r2,r18,1
80209bc0:	10019026 	beq	r2,zero,8020a204 <___vfprintf_internal_r+0x11b4>
80209bc4:	9d84b03a 	or	r2,r19,r22
80209bc8:	10036926 	beq	r2,zero,8020a970 <___vfprintf_internal_r+0x1920>
80209bcc:	d8c02917 	ldw	r3,164(sp)
80209bd0:	00800c04 	movi	r2,48
80209bd4:	d8802705 	stb	r2,156(sp)
80209bd8:	dc402745 	stb	r17,157(sp)
80209bdc:	d8002785 	stb	zero,158(sp)
80209be0:	90800094 	ori	r2,r18,2
80209be4:	18045d16 	blt	r3,zero,8020ad5c <___vfprintf_internal_r+0x1d0c>
80209be8:	00bfdfc4 	movi	r2,-129
80209bec:	90a4703a 	and	r18,r18,r2
80209bf0:	94800094 	ori	r18,r18,2
80209bf4:	0039883a 	mov	fp,zero
80209bf8:	d9003917 	ldw	r4,228(sp)
80209bfc:	dc001e04 	addi	r16,sp,120
80209c00:	988003cc 	andi	r2,r19,15
80209c04:	b006973a 	slli	r3,r22,28
80209c08:	2085883a 	add	r2,r4,r2
80209c0c:	9826d13a 	srli	r19,r19,4
80209c10:	10800003 	ldbu	r2,0(r2)
80209c14:	b02cd13a 	srli	r22,r22,4
80209c18:	843fffc4 	addi	r16,r16,-1
80209c1c:	1ce6b03a 	or	r19,r3,r19
80209c20:	80800005 	stb	r2,0(r16)
80209c24:	9d84b03a 	or	r2,r19,r22
80209c28:	103ff51e 	bne	r2,zero,80209c00 <__reset+0xfa1e9c00>
80209c2c:	d8c02817 	ldw	r3,160(sp)
80209c30:	1c07c83a 	sub	r3,r3,r16
80209c34:	d8c02e15 	stw	r3,184(sp)
80209c38:	003ecc06 	br	8020976c <__reset+0xfa1e976c>
80209c3c:	18c03fcc 	andi	r3,r3,255
80209c40:	183e9f26 	beq	r3,zero,802096c0 <__reset+0xfa1e96c0>
80209c44:	d9c02785 	stb	r7,158(sp)
80209c48:	003e9d06 	br	802096c0 <__reset+0xfa1e96c0>
80209c4c:	00c00044 	movi	r3,1
80209c50:	01c00ac4 	movi	r7,43
80209c54:	ac400007 	ldb	r17,0(r21)
80209c58:	003d5e06 	br	802091d4 <__reset+0xfa1e91d4>
80209c5c:	94800814 	ori	r18,r18,32
80209c60:	ac400007 	ldb	r17,0(r21)
80209c64:	003d5b06 	br	802091d4 <__reset+0xfa1e91d4>
80209c68:	d8c02d17 	ldw	r3,180(sp)
80209c6c:	d8002785 	stb	zero,158(sp)
80209c70:	1c000017 	ldw	r16,0(r3)
80209c74:	1cc00104 	addi	r19,r3,4
80209c78:	80041926 	beq	r16,zero,8020ace0 <___vfprintf_internal_r+0x1c90>
80209c7c:	d9002917 	ldw	r4,164(sp)
80209c80:	2003d016 	blt	r4,zero,8020abc4 <___vfprintf_internal_r+0x1b74>
80209c84:	200d883a 	mov	r6,r4
80209c88:	000b883a 	mov	r5,zero
80209c8c:	8009883a 	mov	r4,r16
80209c90:	da003d15 	stw	r8,244(sp)
80209c94:	020e8600 	call	8020e860 <memchr>
80209c98:	da003d17 	ldw	r8,244(sp)
80209c9c:	10045426 	beq	r2,zero,8020adf0 <___vfprintf_internal_r+0x1da0>
80209ca0:	1405c83a 	sub	r2,r2,r16
80209ca4:	d8802e15 	stw	r2,184(sp)
80209ca8:	1003cc16 	blt	r2,zero,8020abdc <___vfprintf_internal_r+0x1b8c>
80209cac:	df002783 	ldbu	fp,158(sp)
80209cb0:	d8802a15 	stw	r2,168(sp)
80209cb4:	dcc02d15 	stw	r19,180(sp)
80209cb8:	d8002915 	stw	zero,164(sp)
80209cbc:	d8003215 	stw	zero,200(sp)
80209cc0:	003eb006 	br	80209784 <__reset+0xfa1e9784>
80209cc4:	18c03fcc 	andi	r3,r3,255
80209cc8:	183f9b26 	beq	r3,zero,80209b38 <__reset+0xfa1e9b38>
80209ccc:	d9c02785 	stb	r7,158(sp)
80209cd0:	003f9906 	br	80209b38 <__reset+0xfa1e9b38>
80209cd4:	18c03fcc 	andi	r3,r3,255
80209cd8:	1805551e 	bne	r3,zero,8020b230 <___vfprintf_internal_r+0x21e0>
80209cdc:	016008b4 	movhi	r5,32802
80209ce0:	29764404 	addi	r5,r5,-9968
80209ce4:	d9403915 	stw	r5,228(sp)
80209ce8:	9080080c 	andi	r2,r18,32
80209cec:	103fae1e 	bne	r2,zero,80209ba8 <__reset+0xfa1e9ba8>
80209cf0:	9080040c 	andi	r2,r18,16
80209cf4:	1002de26 	beq	r2,zero,8020a870 <___vfprintf_internal_r+0x1820>
80209cf8:	d8c02d17 	ldw	r3,180(sp)
80209cfc:	002d883a 	mov	r22,zero
80209d00:	1cc00017 	ldw	r19,0(r3)
80209d04:	18c00104 	addi	r3,r3,4
80209d08:	d8c02d15 	stw	r3,180(sp)
80209d0c:	003fab06 	br	80209bbc <__reset+0xfa1e9bbc>
80209d10:	38803fcc 	andi	r2,r7,255
80209d14:	1080201c 	xori	r2,r2,128
80209d18:	10bfe004 	addi	r2,r2,-128
80209d1c:	1002d21e 	bne	r2,zero,8020a868 <___vfprintf_internal_r+0x1818>
80209d20:	00c00044 	movi	r3,1
80209d24:	01c00804 	movi	r7,32
80209d28:	ac400007 	ldb	r17,0(r21)
80209d2c:	003d2906 	br	802091d4 <__reset+0xfa1e91d4>
80209d30:	94800054 	ori	r18,r18,1
80209d34:	ac400007 	ldb	r17,0(r21)
80209d38:	003d2606 	br	802091d4 <__reset+0xfa1e91d4>
80209d3c:	18c03fcc 	andi	r3,r3,255
80209d40:	183e0526 	beq	r3,zero,80209558 <__reset+0xfa1e9558>
80209d44:	d9c02785 	stb	r7,158(sp)
80209d48:	003e0306 	br	80209558 <__reset+0xfa1e9558>
80209d4c:	94801014 	ori	r18,r18,64
80209d50:	ac400007 	ldb	r17,0(r21)
80209d54:	003d1f06 	br	802091d4 <__reset+0xfa1e91d4>
80209d58:	ac400007 	ldb	r17,0(r21)
80209d5c:	8a438726 	beq	r17,r9,8020ab7c <___vfprintf_internal_r+0x1b2c>
80209d60:	94800414 	ori	r18,r18,16
80209d64:	003d1b06 	br	802091d4 <__reset+0xfa1e91d4>
80209d68:	18c03fcc 	andi	r3,r3,255
80209d6c:	1805341e 	bne	r3,zero,8020b240 <___vfprintf_internal_r+0x21f0>
80209d70:	9080080c 	andi	r2,r18,32
80209d74:	1002cd26 	beq	r2,zero,8020a8ac <___vfprintf_internal_r+0x185c>
80209d78:	d9402d17 	ldw	r5,180(sp)
80209d7c:	d9002f17 	ldw	r4,188(sp)
80209d80:	28800017 	ldw	r2,0(r5)
80209d84:	2007d7fa 	srai	r3,r4,31
80209d88:	29400104 	addi	r5,r5,4
80209d8c:	d9402d15 	stw	r5,180(sp)
80209d90:	11000015 	stw	r4,0(r2)
80209d94:	10c00115 	stw	r3,4(r2)
80209d98:	003ce506 	br	80209130 <__reset+0xfa1e9130>
80209d9c:	d8c02d17 	ldw	r3,180(sp)
80209da0:	d9002d17 	ldw	r4,180(sp)
80209da4:	d8002785 	stb	zero,158(sp)
80209da8:	18800017 	ldw	r2,0(r3)
80209dac:	21000104 	addi	r4,r4,4
80209db0:	00c00044 	movi	r3,1
80209db4:	d8c02a15 	stw	r3,168(sp)
80209db8:	d8801405 	stb	r2,80(sp)
80209dbc:	d9002d15 	stw	r4,180(sp)
80209dc0:	d8c02e15 	stw	r3,184(sp)
80209dc4:	d8002915 	stw	zero,164(sp)
80209dc8:	d8003215 	stw	zero,200(sp)
80209dcc:	dc001404 	addi	r16,sp,80
80209dd0:	0039883a 	mov	fp,zero
80209dd4:	003e7206 	br	802097a0 <__reset+0xfa1e97a0>
80209dd8:	012008b4 	movhi	r4,32802
80209ddc:	21364404 	addi	r4,r4,-9968
80209de0:	0039883a 	mov	fp,zero
80209de4:	d9003915 	stw	r4,228(sp)
80209de8:	04401e04 	movi	r17,120
80209dec:	003f8206 	br	80209bf8 <__reset+0xfa1e9bf8>
80209df0:	18c03fcc 	andi	r3,r3,255
80209df4:	1805061e 	bne	r3,zero,8020b210 <___vfprintf_internal_r+0x21c0>
80209df8:	883d9126 	beq	r17,zero,80209440 <__reset+0xfa1e9440>
80209dfc:	00c00044 	movi	r3,1
80209e00:	d8c02a15 	stw	r3,168(sp)
80209e04:	dc401405 	stb	r17,80(sp)
80209e08:	d8002785 	stb	zero,158(sp)
80209e0c:	003fec06 	br	80209dc0 <__reset+0xfa1e9dc0>
80209e10:	016008b4 	movhi	r5,32802
80209e14:	29764404 	addi	r5,r5,-9968
80209e18:	d9403915 	stw	r5,228(sp)
80209e1c:	d8c02d15 	stw	r3,180(sp)
80209e20:	1025883a 	mov	r18,r2
80209e24:	04401e04 	movi	r17,120
80209e28:	9d84b03a 	or	r2,r19,r22
80209e2c:	1000fc1e 	bne	r2,zero,8020a220 <___vfprintf_internal_r+0x11d0>
80209e30:	0039883a 	mov	fp,zero
80209e34:	00800084 	movi	r2,2
80209e38:	10803fcc 	andi	r2,r2,255
80209e3c:	00c00044 	movi	r3,1
80209e40:	10c20f26 	beq	r2,r3,8020a680 <___vfprintf_internal_r+0x1630>
80209e44:	00c00084 	movi	r3,2
80209e48:	10fd6326 	beq	r2,r3,802093d8 <__reset+0xfa1e93d8>
80209e4c:	003e2d06 	br	80209704 <__reset+0xfa1e9704>
80209e50:	d8c02017 	ldw	r3,128(sp)
80209e54:	003e9306 	br	802098a4 <__reset+0xfa1e98a4>
80209e58:	00801944 	movi	r2,101
80209e5c:	14407e0e 	bge	r2,r17,8020a058 <___vfprintf_internal_r+0x1008>
80209e60:	d9003617 	ldw	r4,216(sp)
80209e64:	d9403817 	ldw	r5,224(sp)
80209e68:	000d883a 	mov	r6,zero
80209e6c:	000f883a 	mov	r7,zero
80209e70:	d8c03c15 	stw	r3,240(sp)
80209e74:	da003d15 	stw	r8,244(sp)
80209e78:	02155880 	call	80215588 <__eqdf2>
80209e7c:	d8c03c17 	ldw	r3,240(sp)
80209e80:	da003d17 	ldw	r8,244(sp)
80209e84:	1000f71e 	bne	r2,zero,8020a264 <___vfprintf_internal_r+0x1214>
80209e88:	d8801f17 	ldw	r2,124(sp)
80209e8c:	012008b4 	movhi	r4,32802
80209e90:	21364b04 	addi	r4,r4,-9940
80209e94:	18c00044 	addi	r3,r3,1
80209e98:	10800044 	addi	r2,r2,1
80209e9c:	41000015 	stw	r4,0(r8)
80209ea0:	01000044 	movi	r4,1
80209ea4:	41000115 	stw	r4,4(r8)
80209ea8:	d8c02015 	stw	r3,128(sp)
80209eac:	d8801f15 	stw	r2,124(sp)
80209eb0:	010001c4 	movi	r4,7
80209eb4:	2082b816 	blt	r4,r2,8020a998 <___vfprintf_internal_r+0x1948>
80209eb8:	42000204 	addi	r8,r8,8
80209ebc:	d8802617 	ldw	r2,152(sp)
80209ec0:	d9403317 	ldw	r5,204(sp)
80209ec4:	11400216 	blt	r2,r5,80209ed0 <___vfprintf_internal_r+0xe80>
80209ec8:	9080004c 	andi	r2,r18,1
80209ecc:	103ed526 	beq	r2,zero,80209a24 <__reset+0xfa1e9a24>
80209ed0:	d8803717 	ldw	r2,220(sp)
80209ed4:	d9003417 	ldw	r4,208(sp)
80209ed8:	d9403717 	ldw	r5,220(sp)
80209edc:	1887883a 	add	r3,r3,r2
80209ee0:	d8801f17 	ldw	r2,124(sp)
80209ee4:	41000015 	stw	r4,0(r8)
80209ee8:	41400115 	stw	r5,4(r8)
80209eec:	10800044 	addi	r2,r2,1
80209ef0:	d8c02015 	stw	r3,128(sp)
80209ef4:	d8801f15 	stw	r2,124(sp)
80209ef8:	010001c4 	movi	r4,7
80209efc:	20832916 	blt	r4,r2,8020aba4 <___vfprintf_internal_r+0x1b54>
80209f00:	42000204 	addi	r8,r8,8
80209f04:	d8803317 	ldw	r2,204(sp)
80209f08:	143fffc4 	addi	r16,r2,-1
80209f0c:	043ec50e 	bge	zero,r16,80209a24 <__reset+0xfa1e9a24>
80209f10:	04400404 	movi	r17,16
80209f14:	d8801f17 	ldw	r2,124(sp)
80209f18:	8c00880e 	bge	r17,r16,8020a13c <___vfprintf_internal_r+0x10ec>
80209f1c:	016008b4 	movhi	r5,32802
80209f20:	29765384 	addi	r5,r5,-9906
80209f24:	d9402b15 	stw	r5,172(sp)
80209f28:	058001c4 	movi	r22,7
80209f2c:	dcc02c17 	ldw	r19,176(sp)
80209f30:	00000306 	br	80209f40 <___vfprintf_internal_r+0xef0>
80209f34:	42000204 	addi	r8,r8,8
80209f38:	843ffc04 	addi	r16,r16,-16
80209f3c:	8c00820e 	bge	r17,r16,8020a148 <___vfprintf_internal_r+0x10f8>
80209f40:	18c00404 	addi	r3,r3,16
80209f44:	10800044 	addi	r2,r2,1
80209f48:	45000015 	stw	r20,0(r8)
80209f4c:	44400115 	stw	r17,4(r8)
80209f50:	d8c02015 	stw	r3,128(sp)
80209f54:	d8801f15 	stw	r2,124(sp)
80209f58:	b0bff60e 	bge	r22,r2,80209f34 <__reset+0xfa1e9f34>
80209f5c:	d9801e04 	addi	r6,sp,120
80209f60:	b80b883a 	mov	r5,r23
80209f64:	9809883a 	mov	r4,r19
80209f68:	02119100 	call	80211910 <__sprint_r>
80209f6c:	103d3a1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
80209f70:	d8c02017 	ldw	r3,128(sp)
80209f74:	d8801f17 	ldw	r2,124(sp)
80209f78:	da000404 	addi	r8,sp,16
80209f7c:	003fee06 	br	80209f38 <__reset+0xfa1e9f38>
80209f80:	d9403117 	ldw	r5,196(sp)
80209f84:	d8802a17 	ldw	r2,168(sp)
80209f88:	28adc83a 	sub	r22,r5,r2
80209f8c:	05be630e 	bge	zero,r22,8020991c <__reset+0xfa1e991c>
80209f90:	07000404 	movi	fp,16
80209f94:	d8801f17 	ldw	r2,124(sp)
80209f98:	e5838f0e 	bge	fp,r22,8020add8 <___vfprintf_internal_r+0x1d88>
80209f9c:	016008b4 	movhi	r5,32802
80209fa0:	29765384 	addi	r5,r5,-9906
80209fa4:	dc403015 	stw	r17,192(sp)
80209fa8:	d9402b15 	stw	r5,172(sp)
80209fac:	b023883a 	mov	r17,r22
80209fb0:	04c001c4 	movi	r19,7
80209fb4:	a82d883a 	mov	r22,r21
80209fb8:	902b883a 	mov	r21,r18
80209fbc:	8025883a 	mov	r18,r16
80209fc0:	dc002c17 	ldw	r16,176(sp)
80209fc4:	00000306 	br	80209fd4 <___vfprintf_internal_r+0xf84>
80209fc8:	8c7ffc04 	addi	r17,r17,-16
80209fcc:	42000204 	addi	r8,r8,8
80209fd0:	e440110e 	bge	fp,r17,8020a018 <___vfprintf_internal_r+0xfc8>
80209fd4:	18c00404 	addi	r3,r3,16
80209fd8:	10800044 	addi	r2,r2,1
80209fdc:	45000015 	stw	r20,0(r8)
80209fe0:	47000115 	stw	fp,4(r8)
80209fe4:	d8c02015 	stw	r3,128(sp)
80209fe8:	d8801f15 	stw	r2,124(sp)
80209fec:	98bff60e 	bge	r19,r2,80209fc8 <__reset+0xfa1e9fc8>
80209ff0:	d9801e04 	addi	r6,sp,120
80209ff4:	b80b883a 	mov	r5,r23
80209ff8:	8009883a 	mov	r4,r16
80209ffc:	02119100 	call	80211910 <__sprint_r>
8020a000:	103d151e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a004:	8c7ffc04 	addi	r17,r17,-16
8020a008:	d8c02017 	ldw	r3,128(sp)
8020a00c:	d8801f17 	ldw	r2,124(sp)
8020a010:	da000404 	addi	r8,sp,16
8020a014:	e47fef16 	blt	fp,r17,80209fd4 <__reset+0xfa1e9fd4>
8020a018:	9021883a 	mov	r16,r18
8020a01c:	a825883a 	mov	r18,r21
8020a020:	b02b883a 	mov	r21,r22
8020a024:	882d883a 	mov	r22,r17
8020a028:	dc403017 	ldw	r17,192(sp)
8020a02c:	d9002b17 	ldw	r4,172(sp)
8020a030:	1d87883a 	add	r3,r3,r22
8020a034:	10800044 	addi	r2,r2,1
8020a038:	41000015 	stw	r4,0(r8)
8020a03c:	45800115 	stw	r22,4(r8)
8020a040:	d8c02015 	stw	r3,128(sp)
8020a044:	d8801f15 	stw	r2,124(sp)
8020a048:	010001c4 	movi	r4,7
8020a04c:	20818e16 	blt	r4,r2,8020a688 <___vfprintf_internal_r+0x1638>
8020a050:	42000204 	addi	r8,r8,8
8020a054:	003e3106 	br	8020991c <__reset+0xfa1e991c>
8020a058:	d9403317 	ldw	r5,204(sp)
8020a05c:	00800044 	movi	r2,1
8020a060:	18c00044 	addi	r3,r3,1
8020a064:	1141530e 	bge	r2,r5,8020a5b4 <___vfprintf_internal_r+0x1564>
8020a068:	dc401f17 	ldw	r17,124(sp)
8020a06c:	00800044 	movi	r2,1
8020a070:	40800115 	stw	r2,4(r8)
8020a074:	8c400044 	addi	r17,r17,1
8020a078:	44000015 	stw	r16,0(r8)
8020a07c:	d8c02015 	stw	r3,128(sp)
8020a080:	dc401f15 	stw	r17,124(sp)
8020a084:	008001c4 	movi	r2,7
8020a088:	14416b16 	blt	r2,r17,8020a638 <___vfprintf_internal_r+0x15e8>
8020a08c:	42000204 	addi	r8,r8,8
8020a090:	d8803717 	ldw	r2,220(sp)
8020a094:	d9003417 	ldw	r4,208(sp)
8020a098:	8c400044 	addi	r17,r17,1
8020a09c:	10c7883a 	add	r3,r2,r3
8020a0a0:	40800115 	stw	r2,4(r8)
8020a0a4:	41000015 	stw	r4,0(r8)
8020a0a8:	d8c02015 	stw	r3,128(sp)
8020a0ac:	dc401f15 	stw	r17,124(sp)
8020a0b0:	008001c4 	movi	r2,7
8020a0b4:	14416916 	blt	r2,r17,8020a65c <___vfprintf_internal_r+0x160c>
8020a0b8:	45800204 	addi	r22,r8,8
8020a0bc:	d9003617 	ldw	r4,216(sp)
8020a0c0:	d9403817 	ldw	r5,224(sp)
8020a0c4:	000d883a 	mov	r6,zero
8020a0c8:	000f883a 	mov	r7,zero
8020a0cc:	d8c03c15 	stw	r3,240(sp)
8020a0d0:	02155880 	call	80215588 <__eqdf2>
8020a0d4:	d8c03c17 	ldw	r3,240(sp)
8020a0d8:	1000bc26 	beq	r2,zero,8020a3cc <___vfprintf_internal_r+0x137c>
8020a0dc:	d9403317 	ldw	r5,204(sp)
8020a0e0:	84000044 	addi	r16,r16,1
8020a0e4:	8c400044 	addi	r17,r17,1
8020a0e8:	28bfffc4 	addi	r2,r5,-1
8020a0ec:	1887883a 	add	r3,r3,r2
8020a0f0:	b0800115 	stw	r2,4(r22)
8020a0f4:	b4000015 	stw	r16,0(r22)
8020a0f8:	d8c02015 	stw	r3,128(sp)
8020a0fc:	dc401f15 	stw	r17,124(sp)
8020a100:	008001c4 	movi	r2,7
8020a104:	14414316 	blt	r2,r17,8020a614 <___vfprintf_internal_r+0x15c4>
8020a108:	b5800204 	addi	r22,r22,8
8020a10c:	d9003a17 	ldw	r4,232(sp)
8020a110:	df0022c4 	addi	fp,sp,139
8020a114:	8c400044 	addi	r17,r17,1
8020a118:	20c7883a 	add	r3,r4,r3
8020a11c:	b7000015 	stw	fp,0(r22)
8020a120:	b1000115 	stw	r4,4(r22)
8020a124:	d8c02015 	stw	r3,128(sp)
8020a128:	dc401f15 	stw	r17,124(sp)
8020a12c:	008001c4 	movi	r2,7
8020a130:	14400e16 	blt	r2,r17,8020a16c <___vfprintf_internal_r+0x111c>
8020a134:	b2000204 	addi	r8,r22,8
8020a138:	003e3a06 	br	80209a24 <__reset+0xfa1e9a24>
8020a13c:	012008b4 	movhi	r4,32802
8020a140:	21365384 	addi	r4,r4,-9906
8020a144:	d9002b15 	stw	r4,172(sp)
8020a148:	d9002b17 	ldw	r4,172(sp)
8020a14c:	1c07883a 	add	r3,r3,r16
8020a150:	44000115 	stw	r16,4(r8)
8020a154:	41000015 	stw	r4,0(r8)
8020a158:	10800044 	addi	r2,r2,1
8020a15c:	d8c02015 	stw	r3,128(sp)
8020a160:	d8801f15 	stw	r2,124(sp)
8020a164:	010001c4 	movi	r4,7
8020a168:	20be2d0e 	bge	r4,r2,80209a20 <__reset+0xfa1e9a20>
8020a16c:	d9002c17 	ldw	r4,176(sp)
8020a170:	d9801e04 	addi	r6,sp,120
8020a174:	b80b883a 	mov	r5,r23
8020a178:	02119100 	call	80211910 <__sprint_r>
8020a17c:	103cb61e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a180:	d8c02017 	ldw	r3,128(sp)
8020a184:	da000404 	addi	r8,sp,16
8020a188:	003e2606 	br	80209a24 <__reset+0xfa1e9a24>
8020a18c:	d9002c17 	ldw	r4,176(sp)
8020a190:	d9801e04 	addi	r6,sp,120
8020a194:	b80b883a 	mov	r5,r23
8020a198:	02119100 	call	80211910 <__sprint_r>
8020a19c:	103e5d26 	beq	r2,zero,80209b14 <__reset+0xfa1e9b14>
8020a1a0:	003cad06 	br	80209458 <__reset+0xfa1e9458>
8020a1a4:	d9002c17 	ldw	r4,176(sp)
8020a1a8:	d9801e04 	addi	r6,sp,120
8020a1ac:	b80b883a 	mov	r5,r23
8020a1b0:	02119100 	call	80211910 <__sprint_r>
8020a1b4:	103ca81e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a1b8:	d8c02017 	ldw	r3,128(sp)
8020a1bc:	da000404 	addi	r8,sp,16
8020a1c0:	003e0b06 	br	802099f0 <__reset+0xfa1e99f0>
8020a1c4:	d9002c17 	ldw	r4,176(sp)
8020a1c8:	d9801e04 	addi	r6,sp,120
8020a1cc:	b80b883a 	mov	r5,r23
8020a1d0:	02119100 	call	80211910 <__sprint_r>
8020a1d4:	103ca01e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a1d8:	d8c02017 	ldw	r3,128(sp)
8020a1dc:	da000404 	addi	r8,sp,16
8020a1e0:	003dbd06 	br	802098d8 <__reset+0xfa1e98d8>
8020a1e4:	d9002c17 	ldw	r4,176(sp)
8020a1e8:	d9801e04 	addi	r6,sp,120
8020a1ec:	b80b883a 	mov	r5,r23
8020a1f0:	02119100 	call	80211910 <__sprint_r>
8020a1f4:	103c981e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a1f8:	d8c02017 	ldw	r3,128(sp)
8020a1fc:	da000404 	addi	r8,sp,16
8020a200:	003dc306 	br	80209910 <__reset+0xfa1e9910>
8020a204:	d8802917 	ldw	r2,164(sp)
8020a208:	d8002785 	stb	zero,158(sp)
8020a20c:	103f0616 	blt	r2,zero,80209e28 <__reset+0xfa1e9e28>
8020a210:	00ffdfc4 	movi	r3,-129
8020a214:	9d84b03a 	or	r2,r19,r22
8020a218:	90e4703a 	and	r18,r18,r3
8020a21c:	103c6b26 	beq	r2,zero,802093cc <__reset+0xfa1e93cc>
8020a220:	0039883a 	mov	fp,zero
8020a224:	003e7406 	br	80209bf8 <__reset+0xfa1e9bf8>
8020a228:	9080040c 	andi	r2,r18,16
8020a22c:	1001b326 	beq	r2,zero,8020a8fc <___vfprintf_internal_r+0x18ac>
8020a230:	d9002d17 	ldw	r4,180(sp)
8020a234:	d9402917 	ldw	r5,164(sp)
8020a238:	d8002785 	stb	zero,158(sp)
8020a23c:	20800104 	addi	r2,r4,4
8020a240:	24c00017 	ldw	r19,0(r4)
8020a244:	002d883a 	mov	r22,zero
8020a248:	2801b516 	blt	r5,zero,8020a920 <___vfprintf_internal_r+0x18d0>
8020a24c:	00ffdfc4 	movi	r3,-129
8020a250:	d8802d15 	stw	r2,180(sp)
8020a254:	90e4703a 	and	r18,r18,r3
8020a258:	983d2726 	beq	r19,zero,802096f8 <__reset+0xfa1e96f8>
8020a25c:	0039883a 	mov	fp,zero
8020a260:	003d2a06 	br	8020970c <__reset+0xfa1e970c>
8020a264:	dc402617 	ldw	r17,152(sp)
8020a268:	0441d30e 	bge	zero,r17,8020a9b8 <___vfprintf_internal_r+0x1968>
8020a26c:	dc403217 	ldw	r17,200(sp)
8020a270:	d8803317 	ldw	r2,204(sp)
8020a274:	1440010e 	bge	r2,r17,8020a27c <___vfprintf_internal_r+0x122c>
8020a278:	1023883a 	mov	r17,r2
8020a27c:	04400a0e 	bge	zero,r17,8020a2a8 <___vfprintf_internal_r+0x1258>
8020a280:	d8801f17 	ldw	r2,124(sp)
8020a284:	1c47883a 	add	r3,r3,r17
8020a288:	44000015 	stw	r16,0(r8)
8020a28c:	10800044 	addi	r2,r2,1
8020a290:	44400115 	stw	r17,4(r8)
8020a294:	d8c02015 	stw	r3,128(sp)
8020a298:	d8801f15 	stw	r2,124(sp)
8020a29c:	010001c4 	movi	r4,7
8020a2a0:	20826516 	blt	r4,r2,8020ac38 <___vfprintf_internal_r+0x1be8>
8020a2a4:	42000204 	addi	r8,r8,8
8020a2a8:	88026116 	blt	r17,zero,8020ac30 <___vfprintf_internal_r+0x1be0>
8020a2ac:	d9003217 	ldw	r4,200(sp)
8020a2b0:	2463c83a 	sub	r17,r4,r17
8020a2b4:	04407b0e 	bge	zero,r17,8020a4a4 <___vfprintf_internal_r+0x1454>
8020a2b8:	05800404 	movi	r22,16
8020a2bc:	d8801f17 	ldw	r2,124(sp)
8020a2c0:	b4419d0e 	bge	r22,r17,8020a938 <___vfprintf_internal_r+0x18e8>
8020a2c4:	012008b4 	movhi	r4,32802
8020a2c8:	21365384 	addi	r4,r4,-9906
8020a2cc:	d9002b15 	stw	r4,172(sp)
8020a2d0:	070001c4 	movi	fp,7
8020a2d4:	dcc02c17 	ldw	r19,176(sp)
8020a2d8:	00000306 	br	8020a2e8 <___vfprintf_internal_r+0x1298>
8020a2dc:	42000204 	addi	r8,r8,8
8020a2e0:	8c7ffc04 	addi	r17,r17,-16
8020a2e4:	b441970e 	bge	r22,r17,8020a944 <___vfprintf_internal_r+0x18f4>
8020a2e8:	18c00404 	addi	r3,r3,16
8020a2ec:	10800044 	addi	r2,r2,1
8020a2f0:	45000015 	stw	r20,0(r8)
8020a2f4:	45800115 	stw	r22,4(r8)
8020a2f8:	d8c02015 	stw	r3,128(sp)
8020a2fc:	d8801f15 	stw	r2,124(sp)
8020a300:	e0bff60e 	bge	fp,r2,8020a2dc <__reset+0xfa1ea2dc>
8020a304:	d9801e04 	addi	r6,sp,120
8020a308:	b80b883a 	mov	r5,r23
8020a30c:	9809883a 	mov	r4,r19
8020a310:	02119100 	call	80211910 <__sprint_r>
8020a314:	103c501e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a318:	d8c02017 	ldw	r3,128(sp)
8020a31c:	d8801f17 	ldw	r2,124(sp)
8020a320:	da000404 	addi	r8,sp,16
8020a324:	003fee06 	br	8020a2e0 <__reset+0xfa1ea2e0>
8020a328:	d9002c17 	ldw	r4,176(sp)
8020a32c:	d9801e04 	addi	r6,sp,120
8020a330:	b80b883a 	mov	r5,r23
8020a334:	02119100 	call	80211910 <__sprint_r>
8020a338:	103c471e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a33c:	d8c02017 	ldw	r3,128(sp)
8020a340:	df002787 	ldb	fp,158(sp)
8020a344:	da000404 	addi	r8,sp,16
8020a348:	003d5606 	br	802098a4 <__reset+0xfa1e98a4>
8020a34c:	9080040c 	andi	r2,r18,16
8020a350:	10016126 	beq	r2,zero,8020a8d8 <___vfprintf_internal_r+0x1888>
8020a354:	d8802d17 	ldw	r2,180(sp)
8020a358:	14c00017 	ldw	r19,0(r2)
8020a35c:	10800104 	addi	r2,r2,4
8020a360:	d8802d15 	stw	r2,180(sp)
8020a364:	982dd7fa 	srai	r22,r19,31
8020a368:	b005883a 	mov	r2,r22
8020a36c:	003c8206 	br	80209578 <__reset+0xfa1e9578>
8020a370:	9080040c 	andi	r2,r18,16
8020a374:	10003526 	beq	r2,zero,8020a44c <___vfprintf_internal_r+0x13fc>
8020a378:	d9402d17 	ldw	r5,180(sp)
8020a37c:	d8c02917 	ldw	r3,164(sp)
8020a380:	d8002785 	stb	zero,158(sp)
8020a384:	28800104 	addi	r2,r5,4
8020a388:	2cc00017 	ldw	r19,0(r5)
8020a38c:	002d883a 	mov	r22,zero
8020a390:	18003716 	blt	r3,zero,8020a470 <___vfprintf_internal_r+0x1420>
8020a394:	00ffdfc4 	movi	r3,-129
8020a398:	d8802d15 	stw	r2,180(sp)
8020a39c:	90e4703a 	and	r18,r18,r3
8020a3a0:	0039883a 	mov	fp,zero
8020a3a4:	983df326 	beq	r19,zero,80209b74 <__reset+0xfa1e9b74>
8020a3a8:	00800244 	movi	r2,9
8020a3ac:	14fc7b36 	bltu	r2,r19,8020959c <__reset+0xfa1e959c>
8020a3b0:	d8c02817 	ldw	r3,160(sp)
8020a3b4:	dc001dc4 	addi	r16,sp,119
8020a3b8:	9cc00c04 	addi	r19,r19,48
8020a3bc:	1c07c83a 	sub	r3,r3,r16
8020a3c0:	dcc01dc5 	stb	r19,119(sp)
8020a3c4:	d8c02e15 	stw	r3,184(sp)
8020a3c8:	003ce806 	br	8020976c <__reset+0xfa1e976c>
8020a3cc:	d8803317 	ldw	r2,204(sp)
8020a3d0:	143fffc4 	addi	r16,r2,-1
8020a3d4:	043f4d0e 	bge	zero,r16,8020a10c <__reset+0xfa1ea10c>
8020a3d8:	07000404 	movi	fp,16
8020a3dc:	e400810e 	bge	fp,r16,8020a5e4 <___vfprintf_internal_r+0x1594>
8020a3e0:	016008b4 	movhi	r5,32802
8020a3e4:	29765384 	addi	r5,r5,-9906
8020a3e8:	d9402b15 	stw	r5,172(sp)
8020a3ec:	01c001c4 	movi	r7,7
8020a3f0:	dcc02c17 	ldw	r19,176(sp)
8020a3f4:	00000306 	br	8020a404 <___vfprintf_internal_r+0x13b4>
8020a3f8:	b5800204 	addi	r22,r22,8
8020a3fc:	843ffc04 	addi	r16,r16,-16
8020a400:	e4007b0e 	bge	fp,r16,8020a5f0 <___vfprintf_internal_r+0x15a0>
8020a404:	18c00404 	addi	r3,r3,16
8020a408:	8c400044 	addi	r17,r17,1
8020a40c:	b5000015 	stw	r20,0(r22)
8020a410:	b7000115 	stw	fp,4(r22)
8020a414:	d8c02015 	stw	r3,128(sp)
8020a418:	dc401f15 	stw	r17,124(sp)
8020a41c:	3c7ff60e 	bge	r7,r17,8020a3f8 <__reset+0xfa1ea3f8>
8020a420:	d9801e04 	addi	r6,sp,120
8020a424:	b80b883a 	mov	r5,r23
8020a428:	9809883a 	mov	r4,r19
8020a42c:	d9c03c15 	stw	r7,240(sp)
8020a430:	02119100 	call	80211910 <__sprint_r>
8020a434:	d9c03c17 	ldw	r7,240(sp)
8020a438:	103c071e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a43c:	d8c02017 	ldw	r3,128(sp)
8020a440:	dc401f17 	ldw	r17,124(sp)
8020a444:	dd800404 	addi	r22,sp,16
8020a448:	003fec06 	br	8020a3fc <__reset+0xfa1ea3fc>
8020a44c:	9080100c 	andi	r2,r18,64
8020a450:	d8002785 	stb	zero,158(sp)
8020a454:	10010e26 	beq	r2,zero,8020a890 <___vfprintf_internal_r+0x1840>
8020a458:	d9002d17 	ldw	r4,180(sp)
8020a45c:	d9402917 	ldw	r5,164(sp)
8020a460:	002d883a 	mov	r22,zero
8020a464:	20800104 	addi	r2,r4,4
8020a468:	24c0000b 	ldhu	r19,0(r4)
8020a46c:	283fc90e 	bge	r5,zero,8020a394 <__reset+0xfa1ea394>
8020a470:	d8802d15 	stw	r2,180(sp)
8020a474:	0039883a 	mov	fp,zero
8020a478:	9d84b03a 	or	r2,r19,r22
8020a47c:	103c461e 	bne	r2,zero,80209598 <__reset+0xfa1e9598>
8020a480:	00800044 	movi	r2,1
8020a484:	003e6c06 	br	80209e38 <__reset+0xfa1e9e38>
8020a488:	d9002c17 	ldw	r4,176(sp)
8020a48c:	d9801e04 	addi	r6,sp,120
8020a490:	b80b883a 	mov	r5,r23
8020a494:	02119100 	call	80211910 <__sprint_r>
8020a498:	103bef1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a49c:	d8c02017 	ldw	r3,128(sp)
8020a4a0:	da000404 	addi	r8,sp,16
8020a4a4:	d9003217 	ldw	r4,200(sp)
8020a4a8:	d8802617 	ldw	r2,152(sp)
8020a4ac:	d9403317 	ldw	r5,204(sp)
8020a4b0:	8123883a 	add	r17,r16,r4
8020a4b4:	11400216 	blt	r2,r5,8020a4c0 <___vfprintf_internal_r+0x1470>
8020a4b8:	9100004c 	andi	r4,r18,1
8020a4bc:	20000d26 	beq	r4,zero,8020a4f4 <___vfprintf_internal_r+0x14a4>
8020a4c0:	d9003717 	ldw	r4,220(sp)
8020a4c4:	d9403417 	ldw	r5,208(sp)
8020a4c8:	1907883a 	add	r3,r3,r4
8020a4cc:	d9001f17 	ldw	r4,124(sp)
8020a4d0:	41400015 	stw	r5,0(r8)
8020a4d4:	d9403717 	ldw	r5,220(sp)
8020a4d8:	21000044 	addi	r4,r4,1
8020a4dc:	d8c02015 	stw	r3,128(sp)
8020a4e0:	41400115 	stw	r5,4(r8)
8020a4e4:	d9001f15 	stw	r4,124(sp)
8020a4e8:	014001c4 	movi	r5,7
8020a4ec:	2901e816 	blt	r5,r4,8020ac90 <___vfprintf_internal_r+0x1c40>
8020a4f0:	42000204 	addi	r8,r8,8
8020a4f4:	d9003317 	ldw	r4,204(sp)
8020a4f8:	8121883a 	add	r16,r16,r4
8020a4fc:	2085c83a 	sub	r2,r4,r2
8020a500:	8461c83a 	sub	r16,r16,r17
8020a504:	1400010e 	bge	r2,r16,8020a50c <___vfprintf_internal_r+0x14bc>
8020a508:	1021883a 	mov	r16,r2
8020a50c:	04000a0e 	bge	zero,r16,8020a538 <___vfprintf_internal_r+0x14e8>
8020a510:	d9001f17 	ldw	r4,124(sp)
8020a514:	1c07883a 	add	r3,r3,r16
8020a518:	44400015 	stw	r17,0(r8)
8020a51c:	21000044 	addi	r4,r4,1
8020a520:	44000115 	stw	r16,4(r8)
8020a524:	d8c02015 	stw	r3,128(sp)
8020a528:	d9001f15 	stw	r4,124(sp)
8020a52c:	014001c4 	movi	r5,7
8020a530:	2901fb16 	blt	r5,r4,8020ad20 <___vfprintf_internal_r+0x1cd0>
8020a534:	42000204 	addi	r8,r8,8
8020a538:	8001f716 	blt	r16,zero,8020ad18 <___vfprintf_internal_r+0x1cc8>
8020a53c:	1421c83a 	sub	r16,r2,r16
8020a540:	043d380e 	bge	zero,r16,80209a24 <__reset+0xfa1e9a24>
8020a544:	04400404 	movi	r17,16
8020a548:	d8801f17 	ldw	r2,124(sp)
8020a54c:	8c3efb0e 	bge	r17,r16,8020a13c <__reset+0xfa1ea13c>
8020a550:	016008b4 	movhi	r5,32802
8020a554:	29765384 	addi	r5,r5,-9906
8020a558:	d9402b15 	stw	r5,172(sp)
8020a55c:	058001c4 	movi	r22,7
8020a560:	dcc02c17 	ldw	r19,176(sp)
8020a564:	00000306 	br	8020a574 <___vfprintf_internal_r+0x1524>
8020a568:	42000204 	addi	r8,r8,8
8020a56c:	843ffc04 	addi	r16,r16,-16
8020a570:	8c3ef50e 	bge	r17,r16,8020a148 <__reset+0xfa1ea148>
8020a574:	18c00404 	addi	r3,r3,16
8020a578:	10800044 	addi	r2,r2,1
8020a57c:	45000015 	stw	r20,0(r8)
8020a580:	44400115 	stw	r17,4(r8)
8020a584:	d8c02015 	stw	r3,128(sp)
8020a588:	d8801f15 	stw	r2,124(sp)
8020a58c:	b0bff60e 	bge	r22,r2,8020a568 <__reset+0xfa1ea568>
8020a590:	d9801e04 	addi	r6,sp,120
8020a594:	b80b883a 	mov	r5,r23
8020a598:	9809883a 	mov	r4,r19
8020a59c:	02119100 	call	80211910 <__sprint_r>
8020a5a0:	103bad1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a5a4:	d8c02017 	ldw	r3,128(sp)
8020a5a8:	d8801f17 	ldw	r2,124(sp)
8020a5ac:	da000404 	addi	r8,sp,16
8020a5b0:	003fee06 	br	8020a56c <__reset+0xfa1ea56c>
8020a5b4:	9088703a 	and	r4,r18,r2
8020a5b8:	203eab1e 	bne	r4,zero,8020a068 <__reset+0xfa1ea068>
8020a5bc:	dc401f17 	ldw	r17,124(sp)
8020a5c0:	40800115 	stw	r2,4(r8)
8020a5c4:	44000015 	stw	r16,0(r8)
8020a5c8:	8c400044 	addi	r17,r17,1
8020a5cc:	d8c02015 	stw	r3,128(sp)
8020a5d0:	dc401f15 	stw	r17,124(sp)
8020a5d4:	008001c4 	movi	r2,7
8020a5d8:	14400e16 	blt	r2,r17,8020a614 <___vfprintf_internal_r+0x15c4>
8020a5dc:	45800204 	addi	r22,r8,8
8020a5e0:	003eca06 	br	8020a10c <__reset+0xfa1ea10c>
8020a5e4:	012008b4 	movhi	r4,32802
8020a5e8:	21365384 	addi	r4,r4,-9906
8020a5ec:	d9002b15 	stw	r4,172(sp)
8020a5f0:	d8802b17 	ldw	r2,172(sp)
8020a5f4:	1c07883a 	add	r3,r3,r16
8020a5f8:	8c400044 	addi	r17,r17,1
8020a5fc:	b0800015 	stw	r2,0(r22)
8020a600:	b4000115 	stw	r16,4(r22)
8020a604:	d8c02015 	stw	r3,128(sp)
8020a608:	dc401f15 	stw	r17,124(sp)
8020a60c:	008001c4 	movi	r2,7
8020a610:	147ebd0e 	bge	r2,r17,8020a108 <__reset+0xfa1ea108>
8020a614:	d9002c17 	ldw	r4,176(sp)
8020a618:	d9801e04 	addi	r6,sp,120
8020a61c:	b80b883a 	mov	r5,r23
8020a620:	02119100 	call	80211910 <__sprint_r>
8020a624:	103b8c1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a628:	d8c02017 	ldw	r3,128(sp)
8020a62c:	dc401f17 	ldw	r17,124(sp)
8020a630:	dd800404 	addi	r22,sp,16
8020a634:	003eb506 	br	8020a10c <__reset+0xfa1ea10c>
8020a638:	d9002c17 	ldw	r4,176(sp)
8020a63c:	d9801e04 	addi	r6,sp,120
8020a640:	b80b883a 	mov	r5,r23
8020a644:	02119100 	call	80211910 <__sprint_r>
8020a648:	103b831e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a64c:	d8c02017 	ldw	r3,128(sp)
8020a650:	dc401f17 	ldw	r17,124(sp)
8020a654:	da000404 	addi	r8,sp,16
8020a658:	003e8d06 	br	8020a090 <__reset+0xfa1ea090>
8020a65c:	d9002c17 	ldw	r4,176(sp)
8020a660:	d9801e04 	addi	r6,sp,120
8020a664:	b80b883a 	mov	r5,r23
8020a668:	02119100 	call	80211910 <__sprint_r>
8020a66c:	103b7a1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a670:	d8c02017 	ldw	r3,128(sp)
8020a674:	dc401f17 	ldw	r17,124(sp)
8020a678:	dd800404 	addi	r22,sp,16
8020a67c:	003e8f06 	br	8020a0bc <__reset+0xfa1ea0bc>
8020a680:	0027883a 	mov	r19,zero
8020a684:	003f4a06 	br	8020a3b0 <__reset+0xfa1ea3b0>
8020a688:	d9002c17 	ldw	r4,176(sp)
8020a68c:	d9801e04 	addi	r6,sp,120
8020a690:	b80b883a 	mov	r5,r23
8020a694:	02119100 	call	80211910 <__sprint_r>
8020a698:	103b6f1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a69c:	d8c02017 	ldw	r3,128(sp)
8020a6a0:	da000404 	addi	r8,sp,16
8020a6a4:	003c9d06 	br	8020991c <__reset+0xfa1e991c>
8020a6a8:	04e7c83a 	sub	r19,zero,r19
8020a6ac:	9804c03a 	cmpne	r2,r19,zero
8020a6b0:	05adc83a 	sub	r22,zero,r22
8020a6b4:	b0adc83a 	sub	r22,r22,r2
8020a6b8:	d8802917 	ldw	r2,164(sp)
8020a6bc:	07000b44 	movi	fp,45
8020a6c0:	df002785 	stb	fp,158(sp)
8020a6c4:	10017b16 	blt	r2,zero,8020acb4 <___vfprintf_internal_r+0x1c64>
8020a6c8:	00bfdfc4 	movi	r2,-129
8020a6cc:	90a4703a 	and	r18,r18,r2
8020a6d0:	003bb106 	br	80209598 <__reset+0xfa1e9598>
8020a6d4:	d9003617 	ldw	r4,216(sp)
8020a6d8:	d9403817 	ldw	r5,224(sp)
8020a6dc:	da003d15 	stw	r8,244(sp)
8020a6e0:	02101280 	call	80210128 <__fpclassifyd>
8020a6e4:	da003d17 	ldw	r8,244(sp)
8020a6e8:	1000f026 	beq	r2,zero,8020aaac <___vfprintf_internal_r+0x1a5c>
8020a6ec:	d9002917 	ldw	r4,164(sp)
8020a6f0:	05bff7c4 	movi	r22,-33
8020a6f4:	00bfffc4 	movi	r2,-1
8020a6f8:	8dac703a 	and	r22,r17,r22
8020a6fc:	20820026 	beq	r4,r2,8020af00 <___vfprintf_internal_r+0x1eb0>
8020a700:	008011c4 	movi	r2,71
8020a704:	b081f726 	beq	r22,r2,8020aee4 <___vfprintf_internal_r+0x1e94>
8020a708:	d9003817 	ldw	r4,224(sp)
8020a70c:	90c04014 	ori	r3,r18,256
8020a710:	d8c02b15 	stw	r3,172(sp)
8020a714:	20021516 	blt	r4,zero,8020af6c <___vfprintf_internal_r+0x1f1c>
8020a718:	dcc03817 	ldw	r19,224(sp)
8020a71c:	d8002a05 	stb	zero,168(sp)
8020a720:	00801984 	movi	r2,102
8020a724:	8881f926 	beq	r17,r2,8020af0c <___vfprintf_internal_r+0x1ebc>
8020a728:	00801184 	movi	r2,70
8020a72c:	88821c26 	beq	r17,r2,8020afa0 <___vfprintf_internal_r+0x1f50>
8020a730:	00801144 	movi	r2,69
8020a734:	b081ef26 	beq	r22,r2,8020aef4 <___vfprintf_internal_r+0x1ea4>
8020a738:	d8c02917 	ldw	r3,164(sp)
8020a73c:	d8802104 	addi	r2,sp,132
8020a740:	d8800315 	stw	r2,12(sp)
8020a744:	d9403617 	ldw	r5,216(sp)
8020a748:	d8802504 	addi	r2,sp,148
8020a74c:	d9002c17 	ldw	r4,176(sp)
8020a750:	d8800215 	stw	r2,8(sp)
8020a754:	d8802604 	addi	r2,sp,152
8020a758:	d8c00015 	stw	r3,0(sp)
8020a75c:	d8800115 	stw	r2,4(sp)
8020a760:	01c00084 	movi	r7,2
8020a764:	980d883a 	mov	r6,r19
8020a768:	d8c03c15 	stw	r3,240(sp)
8020a76c:	da003d15 	stw	r8,244(sp)
8020a770:	020b6740 	call	8020b674 <_dtoa_r>
8020a774:	1021883a 	mov	r16,r2
8020a778:	008019c4 	movi	r2,103
8020a77c:	d8c03c17 	ldw	r3,240(sp)
8020a780:	da003d17 	ldw	r8,244(sp)
8020a784:	88817126 	beq	r17,r2,8020ad4c <___vfprintf_internal_r+0x1cfc>
8020a788:	008011c4 	movi	r2,71
8020a78c:	88829226 	beq	r17,r2,8020b1d8 <___vfprintf_internal_r+0x2188>
8020a790:	80f9883a 	add	fp,r16,r3
8020a794:	d9003617 	ldw	r4,216(sp)
8020a798:	000d883a 	mov	r6,zero
8020a79c:	000f883a 	mov	r7,zero
8020a7a0:	980b883a 	mov	r5,r19
8020a7a4:	da003d15 	stw	r8,244(sp)
8020a7a8:	02155880 	call	80215588 <__eqdf2>
8020a7ac:	da003d17 	ldw	r8,244(sp)
8020a7b0:	10018d26 	beq	r2,zero,8020ade8 <___vfprintf_internal_r+0x1d98>
8020a7b4:	d8802117 	ldw	r2,132(sp)
8020a7b8:	1700062e 	bgeu	r2,fp,8020a7d4 <___vfprintf_internal_r+0x1784>
8020a7bc:	01000c04 	movi	r4,48
8020a7c0:	10c00044 	addi	r3,r2,1
8020a7c4:	d8c02115 	stw	r3,132(sp)
8020a7c8:	11000005 	stb	r4,0(r2)
8020a7cc:	d8802117 	ldw	r2,132(sp)
8020a7d0:	173ffb36 	bltu	r2,fp,8020a7c0 <__reset+0xfa1ea7c0>
8020a7d4:	1405c83a 	sub	r2,r2,r16
8020a7d8:	d8803315 	stw	r2,204(sp)
8020a7dc:	008011c4 	movi	r2,71
8020a7e0:	b0817626 	beq	r22,r2,8020adbc <___vfprintf_internal_r+0x1d6c>
8020a7e4:	00801944 	movi	r2,101
8020a7e8:	1442810e 	bge	r2,r17,8020b1f0 <___vfprintf_internal_r+0x21a0>
8020a7ec:	d8c02617 	ldw	r3,152(sp)
8020a7f0:	00801984 	movi	r2,102
8020a7f4:	d8c03215 	stw	r3,200(sp)
8020a7f8:	8881fe26 	beq	r17,r2,8020aff4 <___vfprintf_internal_r+0x1fa4>
8020a7fc:	d8c03217 	ldw	r3,200(sp)
8020a800:	d9003317 	ldw	r4,204(sp)
8020a804:	1901dd16 	blt	r3,r4,8020af7c <___vfprintf_internal_r+0x1f2c>
8020a808:	9480004c 	andi	r18,r18,1
8020a80c:	90022b1e 	bne	r18,zero,8020b0bc <___vfprintf_internal_r+0x206c>
8020a810:	1805883a 	mov	r2,r3
8020a814:	18028016 	blt	r3,zero,8020b218 <___vfprintf_internal_r+0x21c8>
8020a818:	d8c03217 	ldw	r3,200(sp)
8020a81c:	044019c4 	movi	r17,103
8020a820:	d8c02e15 	stw	r3,184(sp)
8020a824:	df002a07 	ldb	fp,168(sp)
8020a828:	e001531e 	bne	fp,zero,8020ad78 <___vfprintf_internal_r+0x1d28>
8020a82c:	df002783 	ldbu	fp,158(sp)
8020a830:	d8802a15 	stw	r2,168(sp)
8020a834:	dc802b17 	ldw	r18,172(sp)
8020a838:	d8002915 	stw	zero,164(sp)
8020a83c:	003bd106 	br	80209784 <__reset+0xfa1e9784>
8020a840:	d8802d17 	ldw	r2,180(sp)
8020a844:	d8c02d17 	ldw	r3,180(sp)
8020a848:	d9002d17 	ldw	r4,180(sp)
8020a84c:	10800017 	ldw	r2,0(r2)
8020a850:	18c00117 	ldw	r3,4(r3)
8020a854:	21000204 	addi	r4,r4,8
8020a858:	d8803615 	stw	r2,216(sp)
8020a85c:	d8c03815 	stw	r3,224(sp)
8020a860:	d9002d15 	stw	r4,180(sp)
8020a864:	003b7506 	br	8020963c <__reset+0xfa1e963c>
8020a868:	ac400007 	ldb	r17,0(r21)
8020a86c:	003a5906 	br	802091d4 <__reset+0xfa1e91d4>
8020a870:	9080100c 	andi	r2,r18,64
8020a874:	1000a826 	beq	r2,zero,8020ab18 <___vfprintf_internal_r+0x1ac8>
8020a878:	d9002d17 	ldw	r4,180(sp)
8020a87c:	002d883a 	mov	r22,zero
8020a880:	24c0000b 	ldhu	r19,0(r4)
8020a884:	21000104 	addi	r4,r4,4
8020a888:	d9002d15 	stw	r4,180(sp)
8020a88c:	003ccb06 	br	80209bbc <__reset+0xfa1e9bbc>
8020a890:	d8c02d17 	ldw	r3,180(sp)
8020a894:	d9002917 	ldw	r4,164(sp)
8020a898:	002d883a 	mov	r22,zero
8020a89c:	18800104 	addi	r2,r3,4
8020a8a0:	1cc00017 	ldw	r19,0(r3)
8020a8a4:	203ebb0e 	bge	r4,zero,8020a394 <__reset+0xfa1ea394>
8020a8a8:	003ef106 	br	8020a470 <__reset+0xfa1ea470>
8020a8ac:	9080040c 	andi	r2,r18,16
8020a8b0:	1000921e 	bne	r2,zero,8020aafc <___vfprintf_internal_r+0x1aac>
8020a8b4:	9480100c 	andi	r18,r18,64
8020a8b8:	90013926 	beq	r18,zero,8020ada0 <___vfprintf_internal_r+0x1d50>
8020a8bc:	d9002d17 	ldw	r4,180(sp)
8020a8c0:	d9402f17 	ldw	r5,188(sp)
8020a8c4:	20800017 	ldw	r2,0(r4)
8020a8c8:	21000104 	addi	r4,r4,4
8020a8cc:	d9002d15 	stw	r4,180(sp)
8020a8d0:	1140000d 	sth	r5,0(r2)
8020a8d4:	003a1606 	br	80209130 <__reset+0xfa1e9130>
8020a8d8:	9080100c 	andi	r2,r18,64
8020a8dc:	10008026 	beq	r2,zero,8020aae0 <___vfprintf_internal_r+0x1a90>
8020a8e0:	d8c02d17 	ldw	r3,180(sp)
8020a8e4:	1cc0000f 	ldh	r19,0(r3)
8020a8e8:	18c00104 	addi	r3,r3,4
8020a8ec:	d8c02d15 	stw	r3,180(sp)
8020a8f0:	982dd7fa 	srai	r22,r19,31
8020a8f4:	b005883a 	mov	r2,r22
8020a8f8:	003b1f06 	br	80209578 <__reset+0xfa1e9578>
8020a8fc:	9080100c 	andi	r2,r18,64
8020a900:	d8002785 	stb	zero,158(sp)
8020a904:	10008a1e 	bne	r2,zero,8020ab30 <___vfprintf_internal_r+0x1ae0>
8020a908:	d9402d17 	ldw	r5,180(sp)
8020a90c:	d8c02917 	ldw	r3,164(sp)
8020a910:	002d883a 	mov	r22,zero
8020a914:	28800104 	addi	r2,r5,4
8020a918:	2cc00017 	ldw	r19,0(r5)
8020a91c:	183e4b0e 	bge	r3,zero,8020a24c <__reset+0xfa1ea24c>
8020a920:	9d86b03a 	or	r3,r19,r22
8020a924:	d8802d15 	stw	r2,180(sp)
8020a928:	183e4c1e 	bne	r3,zero,8020a25c <__reset+0xfa1ea25c>
8020a92c:	0039883a 	mov	fp,zero
8020a930:	0005883a 	mov	r2,zero
8020a934:	003d4006 	br	80209e38 <__reset+0xfa1e9e38>
8020a938:	016008b4 	movhi	r5,32802
8020a93c:	29765384 	addi	r5,r5,-9906
8020a940:	d9402b15 	stw	r5,172(sp)
8020a944:	d9402b17 	ldw	r5,172(sp)
8020a948:	1c47883a 	add	r3,r3,r17
8020a94c:	10800044 	addi	r2,r2,1
8020a950:	41400015 	stw	r5,0(r8)
8020a954:	44400115 	stw	r17,4(r8)
8020a958:	d8c02015 	stw	r3,128(sp)
8020a95c:	d8801f15 	stw	r2,124(sp)
8020a960:	010001c4 	movi	r4,7
8020a964:	20bec816 	blt	r4,r2,8020a488 <__reset+0xfa1ea488>
8020a968:	42000204 	addi	r8,r8,8
8020a96c:	003ecd06 	br	8020a4a4 <__reset+0xfa1ea4a4>
8020a970:	d9002917 	ldw	r4,164(sp)
8020a974:	d8002785 	stb	zero,158(sp)
8020a978:	203d2d16 	blt	r4,zero,80209e30 <__reset+0xfa1e9e30>
8020a97c:	00bfdfc4 	movi	r2,-129
8020a980:	90a4703a 	and	r18,r18,r2
8020a984:	003a9106 	br	802093cc <__reset+0xfa1e93cc>
8020a988:	012008b4 	movhi	r4,32802
8020a98c:	21365384 	addi	r4,r4,-9906
8020a990:	d9002b15 	stw	r4,172(sp)
8020a994:	003c0c06 	br	802099c8 <__reset+0xfa1e99c8>
8020a998:	d9002c17 	ldw	r4,176(sp)
8020a99c:	d9801e04 	addi	r6,sp,120
8020a9a0:	b80b883a 	mov	r5,r23
8020a9a4:	02119100 	call	80211910 <__sprint_r>
8020a9a8:	103aab1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020a9ac:	d8c02017 	ldw	r3,128(sp)
8020a9b0:	da000404 	addi	r8,sp,16
8020a9b4:	003d4106 	br	80209ebc <__reset+0xfa1e9ebc>
8020a9b8:	d8801f17 	ldw	r2,124(sp)
8020a9bc:	016008b4 	movhi	r5,32802
8020a9c0:	01000044 	movi	r4,1
8020a9c4:	18c00044 	addi	r3,r3,1
8020a9c8:	10800044 	addi	r2,r2,1
8020a9cc:	29764b04 	addi	r5,r5,-9940
8020a9d0:	41000115 	stw	r4,4(r8)
8020a9d4:	41400015 	stw	r5,0(r8)
8020a9d8:	d8c02015 	stw	r3,128(sp)
8020a9dc:	d8801f15 	stw	r2,124(sp)
8020a9e0:	010001c4 	movi	r4,7
8020a9e4:	20805c16 	blt	r4,r2,8020ab58 <___vfprintf_internal_r+0x1b08>
8020a9e8:	42000204 	addi	r8,r8,8
8020a9ec:	8800041e 	bne	r17,zero,8020aa00 <___vfprintf_internal_r+0x19b0>
8020a9f0:	d8803317 	ldw	r2,204(sp)
8020a9f4:	1000021e 	bne	r2,zero,8020aa00 <___vfprintf_internal_r+0x19b0>
8020a9f8:	9080004c 	andi	r2,r18,1
8020a9fc:	103c0926 	beq	r2,zero,80209a24 <__reset+0xfa1e9a24>
8020aa00:	d9003717 	ldw	r4,220(sp)
8020aa04:	d8801f17 	ldw	r2,124(sp)
8020aa08:	d9403417 	ldw	r5,208(sp)
8020aa0c:	20c7883a 	add	r3,r4,r3
8020aa10:	10800044 	addi	r2,r2,1
8020aa14:	41000115 	stw	r4,4(r8)
8020aa18:	41400015 	stw	r5,0(r8)
8020aa1c:	d8c02015 	stw	r3,128(sp)
8020aa20:	d8801f15 	stw	r2,124(sp)
8020aa24:	010001c4 	movi	r4,7
8020aa28:	20812116 	blt	r4,r2,8020aeb0 <___vfprintf_internal_r+0x1e60>
8020aa2c:	42000204 	addi	r8,r8,8
8020aa30:	0463c83a 	sub	r17,zero,r17
8020aa34:	0440730e 	bge	zero,r17,8020ac04 <___vfprintf_internal_r+0x1bb4>
8020aa38:	05800404 	movi	r22,16
8020aa3c:	b440860e 	bge	r22,r17,8020ac58 <___vfprintf_internal_r+0x1c08>
8020aa40:	016008b4 	movhi	r5,32802
8020aa44:	29765384 	addi	r5,r5,-9906
8020aa48:	d9402b15 	stw	r5,172(sp)
8020aa4c:	070001c4 	movi	fp,7
8020aa50:	dcc02c17 	ldw	r19,176(sp)
8020aa54:	00000306 	br	8020aa64 <___vfprintf_internal_r+0x1a14>
8020aa58:	42000204 	addi	r8,r8,8
8020aa5c:	8c7ffc04 	addi	r17,r17,-16
8020aa60:	b440800e 	bge	r22,r17,8020ac64 <___vfprintf_internal_r+0x1c14>
8020aa64:	18c00404 	addi	r3,r3,16
8020aa68:	10800044 	addi	r2,r2,1
8020aa6c:	45000015 	stw	r20,0(r8)
8020aa70:	45800115 	stw	r22,4(r8)
8020aa74:	d8c02015 	stw	r3,128(sp)
8020aa78:	d8801f15 	stw	r2,124(sp)
8020aa7c:	e0bff60e 	bge	fp,r2,8020aa58 <__reset+0xfa1eaa58>
8020aa80:	d9801e04 	addi	r6,sp,120
8020aa84:	b80b883a 	mov	r5,r23
8020aa88:	9809883a 	mov	r4,r19
8020aa8c:	02119100 	call	80211910 <__sprint_r>
8020aa90:	103a711e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020aa94:	d8c02017 	ldw	r3,128(sp)
8020aa98:	d8801f17 	ldw	r2,124(sp)
8020aa9c:	da000404 	addi	r8,sp,16
8020aaa0:	003fee06 	br	8020aa5c <__reset+0xfa1eaa5c>
8020aaa4:	00bfffc4 	movi	r2,-1
8020aaa8:	003a6f06 	br	80209468 <__reset+0xfa1e9468>
8020aaac:	008011c4 	movi	r2,71
8020aab0:	1440b816 	blt	r2,r17,8020ad94 <___vfprintf_internal_r+0x1d44>
8020aab4:	042008b4 	movhi	r16,32802
8020aab8:	84363d04 	addi	r16,r16,-9996
8020aabc:	00c000c4 	movi	r3,3
8020aac0:	00bfdfc4 	movi	r2,-129
8020aac4:	d8c02a15 	stw	r3,168(sp)
8020aac8:	90a4703a 	and	r18,r18,r2
8020aacc:	df002783 	ldbu	fp,158(sp)
8020aad0:	d8c02e15 	stw	r3,184(sp)
8020aad4:	d8002915 	stw	zero,164(sp)
8020aad8:	d8003215 	stw	zero,200(sp)
8020aadc:	003b2906 	br	80209784 <__reset+0xfa1e9784>
8020aae0:	d9002d17 	ldw	r4,180(sp)
8020aae4:	24c00017 	ldw	r19,0(r4)
8020aae8:	21000104 	addi	r4,r4,4
8020aaec:	d9002d15 	stw	r4,180(sp)
8020aaf0:	982dd7fa 	srai	r22,r19,31
8020aaf4:	b005883a 	mov	r2,r22
8020aaf8:	003a9f06 	br	80209578 <__reset+0xfa1e9578>
8020aafc:	d9402d17 	ldw	r5,180(sp)
8020ab00:	d8c02f17 	ldw	r3,188(sp)
8020ab04:	28800017 	ldw	r2,0(r5)
8020ab08:	29400104 	addi	r5,r5,4
8020ab0c:	d9402d15 	stw	r5,180(sp)
8020ab10:	10c00015 	stw	r3,0(r2)
8020ab14:	00398606 	br	80209130 <__reset+0xfa1e9130>
8020ab18:	d9402d17 	ldw	r5,180(sp)
8020ab1c:	002d883a 	mov	r22,zero
8020ab20:	2cc00017 	ldw	r19,0(r5)
8020ab24:	29400104 	addi	r5,r5,4
8020ab28:	d9402d15 	stw	r5,180(sp)
8020ab2c:	003c2306 	br	80209bbc <__reset+0xfa1e9bbc>
8020ab30:	d8c02d17 	ldw	r3,180(sp)
8020ab34:	d9002917 	ldw	r4,164(sp)
8020ab38:	002d883a 	mov	r22,zero
8020ab3c:	18800104 	addi	r2,r3,4
8020ab40:	1cc0000b 	ldhu	r19,0(r3)
8020ab44:	203dc10e 	bge	r4,zero,8020a24c <__reset+0xfa1ea24c>
8020ab48:	003f7506 	br	8020a920 <__reset+0xfa1ea920>
8020ab4c:	042008b4 	movhi	r16,32802
8020ab50:	84363b04 	addi	r16,r16,-10004
8020ab54:	003acc06 	br	80209688 <__reset+0xfa1e9688>
8020ab58:	d9002c17 	ldw	r4,176(sp)
8020ab5c:	d9801e04 	addi	r6,sp,120
8020ab60:	b80b883a 	mov	r5,r23
8020ab64:	02119100 	call	80211910 <__sprint_r>
8020ab68:	103a3b1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020ab6c:	dc402617 	ldw	r17,152(sp)
8020ab70:	d8c02017 	ldw	r3,128(sp)
8020ab74:	da000404 	addi	r8,sp,16
8020ab78:	003f9c06 	br	8020a9ec <__reset+0xfa1ea9ec>
8020ab7c:	ac400043 	ldbu	r17,1(r21)
8020ab80:	94800814 	ori	r18,r18,32
8020ab84:	ad400044 	addi	r21,r21,1
8020ab88:	8c403fcc 	andi	r17,r17,255
8020ab8c:	8c40201c 	xori	r17,r17,128
8020ab90:	8c7fe004 	addi	r17,r17,-128
8020ab94:	00398f06 	br	802091d4 <__reset+0xfa1e91d4>
8020ab98:	d8c02d15 	stw	r3,180(sp)
8020ab9c:	0039883a 	mov	fp,zero
8020aba0:	003e3506 	br	8020a478 <__reset+0xfa1ea478>
8020aba4:	d9002c17 	ldw	r4,176(sp)
8020aba8:	d9801e04 	addi	r6,sp,120
8020abac:	b80b883a 	mov	r5,r23
8020abb0:	02119100 	call	80211910 <__sprint_r>
8020abb4:	103a281e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020abb8:	d8c02017 	ldw	r3,128(sp)
8020abbc:	da000404 	addi	r8,sp,16
8020abc0:	003cd006 	br	80209f04 <__reset+0xfa1e9f04>
8020abc4:	8009883a 	mov	r4,r16
8020abc8:	da003d15 	stw	r8,244(sp)
8020abcc:	0206de00 	call	80206de0 <strlen>
8020abd0:	d8802e15 	stw	r2,184(sp)
8020abd4:	da003d17 	ldw	r8,244(sp)
8020abd8:	103c340e 	bge	r2,zero,80209cac <__reset+0xfa1e9cac>
8020abdc:	0005883a 	mov	r2,zero
8020abe0:	003c3206 	br	80209cac <__reset+0xfa1e9cac>
8020abe4:	d9002c17 	ldw	r4,176(sp)
8020abe8:	d9801e04 	addi	r6,sp,120
8020abec:	b80b883a 	mov	r5,r23
8020abf0:	02119100 	call	80211910 <__sprint_r>
8020abf4:	103a181e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020abf8:	d8c02017 	ldw	r3,128(sp)
8020abfc:	d8801f17 	ldw	r2,124(sp)
8020ac00:	da000404 	addi	r8,sp,16
8020ac04:	d9403317 	ldw	r5,204(sp)
8020ac08:	10800044 	addi	r2,r2,1
8020ac0c:	44000015 	stw	r16,0(r8)
8020ac10:	28c7883a 	add	r3,r5,r3
8020ac14:	003b7d06 	br	80209a0c <__reset+0xfa1e9a0c>
8020ac18:	012008b4 	movhi	r4,32802
8020ac1c:	21365784 	addi	r4,r4,-9890
8020ac20:	d9003515 	stw	r4,212(sp)
8020ac24:	003b1406 	br	80209878 <__reset+0xfa1e9878>
8020ac28:	013fffc4 	movi	r4,-1
8020ac2c:	003a3506 	br	80209504 <__reset+0xfa1e9504>
8020ac30:	0023883a 	mov	r17,zero
8020ac34:	003d9d06 	br	8020a2ac <__reset+0xfa1ea2ac>
8020ac38:	d9002c17 	ldw	r4,176(sp)
8020ac3c:	d9801e04 	addi	r6,sp,120
8020ac40:	b80b883a 	mov	r5,r23
8020ac44:	02119100 	call	80211910 <__sprint_r>
8020ac48:	103a031e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020ac4c:	d8c02017 	ldw	r3,128(sp)
8020ac50:	da000404 	addi	r8,sp,16
8020ac54:	003d9406 	br	8020a2a8 <__reset+0xfa1ea2a8>
8020ac58:	012008b4 	movhi	r4,32802
8020ac5c:	21365384 	addi	r4,r4,-9906
8020ac60:	d9002b15 	stw	r4,172(sp)
8020ac64:	d9002b17 	ldw	r4,172(sp)
8020ac68:	1c47883a 	add	r3,r3,r17
8020ac6c:	10800044 	addi	r2,r2,1
8020ac70:	41000015 	stw	r4,0(r8)
8020ac74:	44400115 	stw	r17,4(r8)
8020ac78:	d8c02015 	stw	r3,128(sp)
8020ac7c:	d8801f15 	stw	r2,124(sp)
8020ac80:	010001c4 	movi	r4,7
8020ac84:	20bfd716 	blt	r4,r2,8020abe4 <__reset+0xfa1eabe4>
8020ac88:	42000204 	addi	r8,r8,8
8020ac8c:	003fdd06 	br	8020ac04 <__reset+0xfa1eac04>
8020ac90:	d9002c17 	ldw	r4,176(sp)
8020ac94:	d9801e04 	addi	r6,sp,120
8020ac98:	b80b883a 	mov	r5,r23
8020ac9c:	02119100 	call	80211910 <__sprint_r>
8020aca0:	1039ed1e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020aca4:	d8802617 	ldw	r2,152(sp)
8020aca8:	d8c02017 	ldw	r3,128(sp)
8020acac:	da000404 	addi	r8,sp,16
8020acb0:	003e1006 	br	8020a4f4 <__reset+0xfa1ea4f4>
8020acb4:	00800044 	movi	r2,1
8020acb8:	10803fcc 	andi	r2,r2,255
8020acbc:	00c00044 	movi	r3,1
8020acc0:	10fa3526 	beq	r2,r3,80209598 <__reset+0xfa1e9598>
8020acc4:	00c00084 	movi	r3,2
8020acc8:	10fbcb26 	beq	r2,r3,80209bf8 <__reset+0xfa1e9bf8>
8020accc:	003a8f06 	br	8020970c <__reset+0xfa1e970c>
8020acd0:	012008b4 	movhi	r4,32802
8020acd4:	21365784 	addi	r4,r4,-9890
8020acd8:	d9003515 	stw	r4,212(sp)
8020acdc:	003b7606 	br	80209ab8 <__reset+0xfa1e9ab8>
8020ace0:	d8802917 	ldw	r2,164(sp)
8020ace4:	00c00184 	movi	r3,6
8020ace8:	1880012e 	bgeu	r3,r2,8020acf0 <___vfprintf_internal_r+0x1ca0>
8020acec:	1805883a 	mov	r2,r3
8020acf0:	d8802e15 	stw	r2,184(sp)
8020acf4:	1000ef16 	blt	r2,zero,8020b0b4 <___vfprintf_internal_r+0x2064>
8020acf8:	042008b4 	movhi	r16,32802
8020acfc:	d8802a15 	stw	r2,168(sp)
8020ad00:	dcc02d15 	stw	r19,180(sp)
8020ad04:	d8002915 	stw	zero,164(sp)
8020ad08:	d8003215 	stw	zero,200(sp)
8020ad0c:	84364904 	addi	r16,r16,-9948
8020ad10:	0039883a 	mov	fp,zero
8020ad14:	003aa206 	br	802097a0 <__reset+0xfa1e97a0>
8020ad18:	0021883a 	mov	r16,zero
8020ad1c:	003e0706 	br	8020a53c <__reset+0xfa1ea53c>
8020ad20:	d9002c17 	ldw	r4,176(sp)
8020ad24:	d9801e04 	addi	r6,sp,120
8020ad28:	b80b883a 	mov	r5,r23
8020ad2c:	02119100 	call	80211910 <__sprint_r>
8020ad30:	1039c91e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020ad34:	d8802617 	ldw	r2,152(sp)
8020ad38:	d9403317 	ldw	r5,204(sp)
8020ad3c:	d8c02017 	ldw	r3,128(sp)
8020ad40:	da000404 	addi	r8,sp,16
8020ad44:	2885c83a 	sub	r2,r5,r2
8020ad48:	003dfb06 	br	8020a538 <__reset+0xfa1ea538>
8020ad4c:	9080004c 	andi	r2,r18,1
8020ad50:	103e8f1e 	bne	r2,zero,8020a790 <__reset+0xfa1ea790>
8020ad54:	d8802117 	ldw	r2,132(sp)
8020ad58:	003e9e06 	br	8020a7d4 <__reset+0xfa1ea7d4>
8020ad5c:	1025883a 	mov	r18,r2
8020ad60:	0039883a 	mov	fp,zero
8020ad64:	00800084 	movi	r2,2
8020ad68:	003fd306 	br	8020acb8 <__reset+0xfa1eacb8>
8020ad6c:	07000b44 	movi	fp,45
8020ad70:	df002785 	stb	fp,158(sp)
8020ad74:	003a4006 	br	80209678 <__reset+0xfa1e9678>
8020ad78:	00c00b44 	movi	r3,45
8020ad7c:	d8c02785 	stb	r3,158(sp)
8020ad80:	d8802a15 	stw	r2,168(sp)
8020ad84:	dc802b17 	ldw	r18,172(sp)
8020ad88:	d8002915 	stw	zero,164(sp)
8020ad8c:	07000b44 	movi	fp,45
8020ad90:	003a8006 	br	80209794 <__reset+0xfa1e9794>
8020ad94:	042008b4 	movhi	r16,32802
8020ad98:	84363e04 	addi	r16,r16,-9992
8020ad9c:	003f4706 	br	8020aabc <__reset+0xfa1eaabc>
8020ada0:	d8c02d17 	ldw	r3,180(sp)
8020ada4:	d9002f17 	ldw	r4,188(sp)
8020ada8:	18800017 	ldw	r2,0(r3)
8020adac:	18c00104 	addi	r3,r3,4
8020adb0:	d8c02d15 	stw	r3,180(sp)
8020adb4:	11000015 	stw	r4,0(r2)
8020adb8:	0038dd06 	br	80209130 <__reset+0xfa1e9130>
8020adbc:	dd802617 	ldw	r22,152(sp)
8020adc0:	00bfff44 	movi	r2,-3
8020adc4:	b0801c16 	blt	r22,r2,8020ae38 <___vfprintf_internal_r+0x1de8>
8020adc8:	d9402917 	ldw	r5,164(sp)
8020adcc:	2d801a16 	blt	r5,r22,8020ae38 <___vfprintf_internal_r+0x1de8>
8020add0:	dd803215 	stw	r22,200(sp)
8020add4:	003e8906 	br	8020a7fc <__reset+0xfa1ea7fc>
8020add8:	012008b4 	movhi	r4,32802
8020addc:	21365384 	addi	r4,r4,-9906
8020ade0:	d9002b15 	stw	r4,172(sp)
8020ade4:	003c9106 	br	8020a02c <__reset+0xfa1ea02c>
8020ade8:	e005883a 	mov	r2,fp
8020adec:	003e7906 	br	8020a7d4 <__reset+0xfa1ea7d4>
8020adf0:	d9402917 	ldw	r5,164(sp)
8020adf4:	df002783 	ldbu	fp,158(sp)
8020adf8:	dcc02d15 	stw	r19,180(sp)
8020adfc:	d9402a15 	stw	r5,168(sp)
8020ae00:	d9402e15 	stw	r5,184(sp)
8020ae04:	d8002915 	stw	zero,164(sp)
8020ae08:	d8003215 	stw	zero,200(sp)
8020ae0c:	003a5d06 	br	80209784 <__reset+0xfa1e9784>
8020ae10:	9080004c 	andi	r2,r18,1
8020ae14:	0039883a 	mov	fp,zero
8020ae18:	10000426 	beq	r2,zero,8020ae2c <___vfprintf_internal_r+0x1ddc>
8020ae1c:	00800c04 	movi	r2,48
8020ae20:	dc001dc4 	addi	r16,sp,119
8020ae24:	d8801dc5 	stb	r2,119(sp)
8020ae28:	003b8006 	br	80209c2c <__reset+0xfa1e9c2c>
8020ae2c:	d8002e15 	stw	zero,184(sp)
8020ae30:	dc001e04 	addi	r16,sp,120
8020ae34:	003a4d06 	br	8020976c <__reset+0xfa1e976c>
8020ae38:	8c7fff84 	addi	r17,r17,-2
8020ae3c:	b5bfffc4 	addi	r22,r22,-1
8020ae40:	dd802615 	stw	r22,152(sp)
8020ae44:	dc4022c5 	stb	r17,139(sp)
8020ae48:	b000bf16 	blt	r22,zero,8020b148 <___vfprintf_internal_r+0x20f8>
8020ae4c:	00800ac4 	movi	r2,43
8020ae50:	d8802305 	stb	r2,140(sp)
8020ae54:	00800244 	movi	r2,9
8020ae58:	15807016 	blt	r2,r22,8020b01c <___vfprintf_internal_r+0x1fcc>
8020ae5c:	00800c04 	movi	r2,48
8020ae60:	b5800c04 	addi	r22,r22,48
8020ae64:	d8802345 	stb	r2,141(sp)
8020ae68:	dd802385 	stb	r22,142(sp)
8020ae6c:	d88023c4 	addi	r2,sp,143
8020ae70:	df0022c4 	addi	fp,sp,139
8020ae74:	d8c03317 	ldw	r3,204(sp)
8020ae78:	1739c83a 	sub	fp,r2,fp
8020ae7c:	d9003317 	ldw	r4,204(sp)
8020ae80:	e0c7883a 	add	r3,fp,r3
8020ae84:	df003a15 	stw	fp,232(sp)
8020ae88:	d8c02e15 	stw	r3,184(sp)
8020ae8c:	00800044 	movi	r2,1
8020ae90:	1100b30e 	bge	r2,r4,8020b160 <___vfprintf_internal_r+0x2110>
8020ae94:	d8c02e17 	ldw	r3,184(sp)
8020ae98:	18c00044 	addi	r3,r3,1
8020ae9c:	d8c02e15 	stw	r3,184(sp)
8020aea0:	1805883a 	mov	r2,r3
8020aea4:	1800ac16 	blt	r3,zero,8020b158 <___vfprintf_internal_r+0x2108>
8020aea8:	d8003215 	stw	zero,200(sp)
8020aeac:	003e5d06 	br	8020a824 <__reset+0xfa1ea824>
8020aeb0:	d9002c17 	ldw	r4,176(sp)
8020aeb4:	d9801e04 	addi	r6,sp,120
8020aeb8:	b80b883a 	mov	r5,r23
8020aebc:	02119100 	call	80211910 <__sprint_r>
8020aec0:	1039651e 	bne	r2,zero,80209458 <__reset+0xfa1e9458>
8020aec4:	dc402617 	ldw	r17,152(sp)
8020aec8:	d8c02017 	ldw	r3,128(sp)
8020aecc:	d8801f17 	ldw	r2,124(sp)
8020aed0:	da000404 	addi	r8,sp,16
8020aed4:	003ed606 	br	8020aa30 <__reset+0xfa1eaa30>
8020aed8:	582b883a 	mov	r21,r11
8020aedc:	d8002915 	stw	zero,164(sp)
8020aee0:	0038bd06 	br	802091d8 <__reset+0xfa1e91d8>
8020aee4:	d8802917 	ldw	r2,164(sp)
8020aee8:	103e071e 	bne	r2,zero,8020a708 <__reset+0xfa1ea708>
8020aeec:	dc002915 	stw	r16,164(sp)
8020aef0:	003e0506 	br	8020a708 <__reset+0xfa1ea708>
8020aef4:	d9002917 	ldw	r4,164(sp)
8020aef8:	20c00044 	addi	r3,r4,1
8020aefc:	003e0f06 	br	8020a73c <__reset+0xfa1ea73c>
8020af00:	01400184 	movi	r5,6
8020af04:	d9402915 	stw	r5,164(sp)
8020af08:	003dff06 	br	8020a708 <__reset+0xfa1ea708>
8020af0c:	d8802104 	addi	r2,sp,132
8020af10:	d8800315 	stw	r2,12(sp)
8020af14:	d8802504 	addi	r2,sp,148
8020af18:	d8800215 	stw	r2,8(sp)
8020af1c:	d8802604 	addi	r2,sp,152
8020af20:	d8800115 	stw	r2,4(sp)
8020af24:	d8802917 	ldw	r2,164(sp)
8020af28:	d9403617 	ldw	r5,216(sp)
8020af2c:	d9002c17 	ldw	r4,176(sp)
8020af30:	d8800015 	stw	r2,0(sp)
8020af34:	01c000c4 	movi	r7,3
8020af38:	980d883a 	mov	r6,r19
8020af3c:	da003d15 	stw	r8,244(sp)
8020af40:	020b6740 	call	8020b674 <_dtoa_r>
8020af44:	d8c02917 	ldw	r3,164(sp)
8020af48:	da003d17 	ldw	r8,244(sp)
8020af4c:	1021883a 	mov	r16,r2
8020af50:	10f9883a 	add	fp,r2,r3
8020af54:	81000007 	ldb	r4,0(r16)
8020af58:	00800c04 	movi	r2,48
8020af5c:	20805e26 	beq	r4,r2,8020b0d8 <___vfprintf_internal_r+0x2088>
8020af60:	d8c02617 	ldw	r3,152(sp)
8020af64:	e0f9883a 	add	fp,fp,r3
8020af68:	003e0a06 	br	8020a794 <__reset+0xfa1ea794>
8020af6c:	00c00b44 	movi	r3,45
8020af70:	24e0003c 	xorhi	r19,r4,32768
8020af74:	d8c02a05 	stb	r3,168(sp)
8020af78:	003de906 	br	8020a720 <__reset+0xfa1ea720>
8020af7c:	d8c03217 	ldw	r3,200(sp)
8020af80:	00c07a0e 	bge	zero,r3,8020b16c <___vfprintf_internal_r+0x211c>
8020af84:	00800044 	movi	r2,1
8020af88:	d9003317 	ldw	r4,204(sp)
8020af8c:	1105883a 	add	r2,r2,r4
8020af90:	d8802e15 	stw	r2,184(sp)
8020af94:	10004e16 	blt	r2,zero,8020b0d0 <___vfprintf_internal_r+0x2080>
8020af98:	044019c4 	movi	r17,103
8020af9c:	003e2106 	br	8020a824 <__reset+0xfa1ea824>
8020afa0:	d9002917 	ldw	r4,164(sp)
8020afa4:	d8802104 	addi	r2,sp,132
8020afa8:	d8800315 	stw	r2,12(sp)
8020afac:	d9000015 	stw	r4,0(sp)
8020afb0:	d8802504 	addi	r2,sp,148
8020afb4:	d9403617 	ldw	r5,216(sp)
8020afb8:	d9002c17 	ldw	r4,176(sp)
8020afbc:	d8800215 	stw	r2,8(sp)
8020afc0:	d8802604 	addi	r2,sp,152
8020afc4:	d8800115 	stw	r2,4(sp)
8020afc8:	01c000c4 	movi	r7,3
8020afcc:	980d883a 	mov	r6,r19
8020afd0:	da003d15 	stw	r8,244(sp)
8020afd4:	020b6740 	call	8020b674 <_dtoa_r>
8020afd8:	d8c02917 	ldw	r3,164(sp)
8020afdc:	da003d17 	ldw	r8,244(sp)
8020afe0:	1021883a 	mov	r16,r2
8020afe4:	00801184 	movi	r2,70
8020afe8:	80f9883a 	add	fp,r16,r3
8020afec:	88bfd926 	beq	r17,r2,8020af54 <__reset+0xfa1eaf54>
8020aff0:	003de806 	br	8020a794 <__reset+0xfa1ea794>
8020aff4:	d9002917 	ldw	r4,164(sp)
8020aff8:	00c04d0e 	bge	zero,r3,8020b130 <___vfprintf_internal_r+0x20e0>
8020affc:	2000441e 	bne	r4,zero,8020b110 <___vfprintf_internal_r+0x20c0>
8020b000:	9480004c 	andi	r18,r18,1
8020b004:	9000421e 	bne	r18,zero,8020b110 <___vfprintf_internal_r+0x20c0>
8020b008:	1805883a 	mov	r2,r3
8020b00c:	18007016 	blt	r3,zero,8020b1d0 <___vfprintf_internal_r+0x2180>
8020b010:	d8c03217 	ldw	r3,200(sp)
8020b014:	d8c02e15 	stw	r3,184(sp)
8020b018:	003e0206 	br	8020a824 <__reset+0xfa1ea824>
8020b01c:	df0022c4 	addi	fp,sp,139
8020b020:	dc002915 	stw	r16,164(sp)
8020b024:	4027883a 	mov	r19,r8
8020b028:	e021883a 	mov	r16,fp
8020b02c:	b009883a 	mov	r4,r22
8020b030:	01400284 	movi	r5,10
8020b034:	02142c40 	call	802142c4 <__modsi3>
8020b038:	10800c04 	addi	r2,r2,48
8020b03c:	843fffc4 	addi	r16,r16,-1
8020b040:	b009883a 	mov	r4,r22
8020b044:	01400284 	movi	r5,10
8020b048:	80800005 	stb	r2,0(r16)
8020b04c:	02142400 	call	80214240 <__divsi3>
8020b050:	102d883a 	mov	r22,r2
8020b054:	00800244 	movi	r2,9
8020b058:	15bff416 	blt	r2,r22,8020b02c <__reset+0xfa1eb02c>
8020b05c:	9811883a 	mov	r8,r19
8020b060:	b0800c04 	addi	r2,r22,48
8020b064:	8027883a 	mov	r19,r16
8020b068:	997fffc4 	addi	r5,r19,-1
8020b06c:	98bfffc5 	stb	r2,-1(r19)
8020b070:	dc002917 	ldw	r16,164(sp)
8020b074:	2f006a2e 	bgeu	r5,fp,8020b220 <___vfprintf_internal_r+0x21d0>
8020b078:	d9c02384 	addi	r7,sp,142
8020b07c:	3ccfc83a 	sub	r7,r7,r19
8020b080:	d9002344 	addi	r4,sp,141
8020b084:	e1cf883a 	add	r7,fp,r7
8020b088:	00000106 	br	8020b090 <___vfprintf_internal_r+0x2040>
8020b08c:	28800003 	ldbu	r2,0(r5)
8020b090:	20800005 	stb	r2,0(r4)
8020b094:	21000044 	addi	r4,r4,1
8020b098:	29400044 	addi	r5,r5,1
8020b09c:	393ffb1e 	bne	r7,r4,8020b08c <__reset+0xfa1eb08c>
8020b0a0:	d8802304 	addi	r2,sp,140
8020b0a4:	14c5c83a 	sub	r2,r2,r19
8020b0a8:	d8c02344 	addi	r3,sp,141
8020b0ac:	1885883a 	add	r2,r3,r2
8020b0b0:	003f7006 	br	8020ae74 <__reset+0xfa1eae74>
8020b0b4:	0005883a 	mov	r2,zero
8020b0b8:	003f0f06 	br	8020acf8 <__reset+0xfa1eacf8>
8020b0bc:	d8c03217 	ldw	r3,200(sp)
8020b0c0:	18c00044 	addi	r3,r3,1
8020b0c4:	d8c02e15 	stw	r3,184(sp)
8020b0c8:	1805883a 	mov	r2,r3
8020b0cc:	183fb20e 	bge	r3,zero,8020af98 <__reset+0xfa1eaf98>
8020b0d0:	0005883a 	mov	r2,zero
8020b0d4:	003fb006 	br	8020af98 <__reset+0xfa1eaf98>
8020b0d8:	d9003617 	ldw	r4,216(sp)
8020b0dc:	000d883a 	mov	r6,zero
8020b0e0:	000f883a 	mov	r7,zero
8020b0e4:	980b883a 	mov	r5,r19
8020b0e8:	d8c03c15 	stw	r3,240(sp)
8020b0ec:	da003d15 	stw	r8,244(sp)
8020b0f0:	02155880 	call	80215588 <__eqdf2>
8020b0f4:	d8c03c17 	ldw	r3,240(sp)
8020b0f8:	da003d17 	ldw	r8,244(sp)
8020b0fc:	103f9826 	beq	r2,zero,8020af60 <__reset+0xfa1eaf60>
8020b100:	00800044 	movi	r2,1
8020b104:	10c7c83a 	sub	r3,r2,r3
8020b108:	d8c02615 	stw	r3,152(sp)
8020b10c:	003f9506 	br	8020af64 <__reset+0xfa1eaf64>
8020b110:	d9002917 	ldw	r4,164(sp)
8020b114:	d8c03217 	ldw	r3,200(sp)
8020b118:	20800044 	addi	r2,r4,1
8020b11c:	1885883a 	add	r2,r3,r2
8020b120:	d8802e15 	stw	r2,184(sp)
8020b124:	103dbf0e 	bge	r2,zero,8020a824 <__reset+0xfa1ea824>
8020b128:	0005883a 	mov	r2,zero
8020b12c:	003dbd06 	br	8020a824 <__reset+0xfa1ea824>
8020b130:	2000211e 	bne	r4,zero,8020b1b8 <___vfprintf_internal_r+0x2168>
8020b134:	9480004c 	andi	r18,r18,1
8020b138:	90001f1e 	bne	r18,zero,8020b1b8 <___vfprintf_internal_r+0x2168>
8020b13c:	00800044 	movi	r2,1
8020b140:	d8802e15 	stw	r2,184(sp)
8020b144:	003db706 	br	8020a824 <__reset+0xfa1ea824>
8020b148:	00800b44 	movi	r2,45
8020b14c:	05adc83a 	sub	r22,zero,r22
8020b150:	d8802305 	stb	r2,140(sp)
8020b154:	003f3f06 	br	8020ae54 <__reset+0xfa1eae54>
8020b158:	0005883a 	mov	r2,zero
8020b15c:	003f5206 	br	8020aea8 <__reset+0xfa1eaea8>
8020b160:	90a4703a 	and	r18,r18,r2
8020b164:	903f4e26 	beq	r18,zero,8020aea0 <__reset+0xfa1eaea0>
8020b168:	003f4a06 	br	8020ae94 <__reset+0xfa1eae94>
8020b16c:	00800084 	movi	r2,2
8020b170:	10c5c83a 	sub	r2,r2,r3
8020b174:	003f8406 	br	8020af88 <__reset+0xfa1eaf88>
8020b178:	d8802d17 	ldw	r2,180(sp)
8020b17c:	d9002d17 	ldw	r4,180(sp)
8020b180:	ac400043 	ldbu	r17,1(r21)
8020b184:	10800017 	ldw	r2,0(r2)
8020b188:	582b883a 	mov	r21,r11
8020b18c:	d8802915 	stw	r2,164(sp)
8020b190:	20800104 	addi	r2,r4,4
8020b194:	d9002917 	ldw	r4,164(sp)
8020b198:	d8802d15 	stw	r2,180(sp)
8020b19c:	203e7a0e 	bge	r4,zero,8020ab88 <__reset+0xfa1eab88>
8020b1a0:	8c403fcc 	andi	r17,r17,255
8020b1a4:	00bfffc4 	movi	r2,-1
8020b1a8:	8c40201c 	xori	r17,r17,128
8020b1ac:	d8802915 	stw	r2,164(sp)
8020b1b0:	8c7fe004 	addi	r17,r17,-128
8020b1b4:	00380706 	br	802091d4 <__reset+0xfa1e91d4>
8020b1b8:	d8c02917 	ldw	r3,164(sp)
8020b1bc:	18c00084 	addi	r3,r3,2
8020b1c0:	d8c02e15 	stw	r3,184(sp)
8020b1c4:	1805883a 	mov	r2,r3
8020b1c8:	183d960e 	bge	r3,zero,8020a824 <__reset+0xfa1ea824>
8020b1cc:	003fd606 	br	8020b128 <__reset+0xfa1eb128>
8020b1d0:	0005883a 	mov	r2,zero
8020b1d4:	003f8e06 	br	8020b010 <__reset+0xfa1eb010>
8020b1d8:	9080004c 	andi	r2,r18,1
8020b1dc:	103f811e 	bne	r2,zero,8020afe4 <__reset+0xfa1eafe4>
8020b1e0:	d8802117 	ldw	r2,132(sp)
8020b1e4:	1405c83a 	sub	r2,r2,r16
8020b1e8:	d8803315 	stw	r2,204(sp)
8020b1ec:	b47ef326 	beq	r22,r17,8020adbc <__reset+0xfa1eadbc>
8020b1f0:	dd802617 	ldw	r22,152(sp)
8020b1f4:	003f1106 	br	8020ae3c <__reset+0xfa1eae3c>
8020b1f8:	d9c02785 	stb	r7,158(sp)
8020b1fc:	00390406 	br	80209610 <__reset+0xfa1e9610>
8020b200:	d9c02785 	stb	r7,158(sp)
8020b204:	0038d306 	br	80209554 <__reset+0xfa1e9554>
8020b208:	d9c02785 	stb	r7,158(sp)
8020b20c:	003a6106 	br	80209b94 <__reset+0xfa1e9b94>
8020b210:	d9c02785 	stb	r7,158(sp)
8020b214:	003af806 	br	80209df8 <__reset+0xfa1e9df8>
8020b218:	0005883a 	mov	r2,zero
8020b21c:	003d7e06 	br	8020a818 <__reset+0xfa1ea818>
8020b220:	d8802344 	addi	r2,sp,141
8020b224:	003f1306 	br	8020ae74 <__reset+0xfa1eae74>
8020b228:	d9c02785 	stb	r7,158(sp)
8020b22c:	00392306 	br	802096bc <__reset+0xfa1e96bc>
8020b230:	d9c02785 	stb	r7,158(sp)
8020b234:	003aa906 	br	80209cdc <__reset+0xfa1e9cdc>
8020b238:	d9c02785 	stb	r7,158(sp)
8020b23c:	003a3d06 	br	80209b34 <__reset+0xfa1e9b34>
8020b240:	d9c02785 	stb	r7,158(sp)
8020b244:	003aca06 	br	80209d70 <__reset+0xfa1e9d70>

8020b248 <__vfprintf_internal>:
8020b248:	00a008b4 	movhi	r2,32802
8020b24c:	10be8104 	addi	r2,r2,-1532
8020b250:	300f883a 	mov	r7,r6
8020b254:	280d883a 	mov	r6,r5
8020b258:	200b883a 	mov	r5,r4
8020b25c:	11000017 	ldw	r4,0(r2)
8020b260:	02090501 	jmpi	80209050 <___vfprintf_internal_r>

8020b264 <__sbprintf>:
8020b264:	2880030b 	ldhu	r2,12(r5)
8020b268:	2ac01917 	ldw	r11,100(r5)
8020b26c:	2a80038b 	ldhu	r10,14(r5)
8020b270:	2a400717 	ldw	r9,28(r5)
8020b274:	2a000917 	ldw	r8,36(r5)
8020b278:	defee204 	addi	sp,sp,-1144
8020b27c:	00c10004 	movi	r3,1024
8020b280:	dc011a15 	stw	r16,1128(sp)
8020b284:	10bfff4c 	andi	r2,r2,65533
8020b288:	2821883a 	mov	r16,r5
8020b28c:	d8cb883a 	add	r5,sp,r3
8020b290:	dc811c15 	stw	r18,1136(sp)
8020b294:	dc411b15 	stw	r17,1132(sp)
8020b298:	dfc11d15 	stw	ra,1140(sp)
8020b29c:	2025883a 	mov	r18,r4
8020b2a0:	d881030d 	sth	r2,1036(sp)
8020b2a4:	dac11915 	stw	r11,1124(sp)
8020b2a8:	da81038d 	sth	r10,1038(sp)
8020b2ac:	da410715 	stw	r9,1052(sp)
8020b2b0:	da010915 	stw	r8,1060(sp)
8020b2b4:	dec10015 	stw	sp,1024(sp)
8020b2b8:	dec10415 	stw	sp,1040(sp)
8020b2bc:	d8c10215 	stw	r3,1032(sp)
8020b2c0:	d8c10515 	stw	r3,1044(sp)
8020b2c4:	d8010615 	stw	zero,1048(sp)
8020b2c8:	02090500 	call	80209050 <___vfprintf_internal_r>
8020b2cc:	1023883a 	mov	r17,r2
8020b2d0:	10000416 	blt	r2,zero,8020b2e4 <__sbprintf+0x80>
8020b2d4:	d9410004 	addi	r5,sp,1024
8020b2d8:	9009883a 	mov	r4,r18
8020b2dc:	020cf180 	call	8020cf18 <_fflush_r>
8020b2e0:	10000d1e 	bne	r2,zero,8020b318 <__sbprintf+0xb4>
8020b2e4:	d881030b 	ldhu	r2,1036(sp)
8020b2e8:	1080100c 	andi	r2,r2,64
8020b2ec:	10000326 	beq	r2,zero,8020b2fc <__sbprintf+0x98>
8020b2f0:	8080030b 	ldhu	r2,12(r16)
8020b2f4:	10801014 	ori	r2,r2,64
8020b2f8:	8080030d 	sth	r2,12(r16)
8020b2fc:	8805883a 	mov	r2,r17
8020b300:	dfc11d17 	ldw	ra,1140(sp)
8020b304:	dc811c17 	ldw	r18,1136(sp)
8020b308:	dc411b17 	ldw	r17,1132(sp)
8020b30c:	dc011a17 	ldw	r16,1128(sp)
8020b310:	dec11e04 	addi	sp,sp,1144
8020b314:	f800283a 	ret
8020b318:	047fffc4 	movi	r17,-1
8020b31c:	003ff106 	br	8020b2e4 <__reset+0xfa1eb2e4>

8020b320 <__swsetup_r>:
8020b320:	00a008b4 	movhi	r2,32802
8020b324:	defffd04 	addi	sp,sp,-12
8020b328:	10be8104 	addi	r2,r2,-1532
8020b32c:	dc400115 	stw	r17,4(sp)
8020b330:	2023883a 	mov	r17,r4
8020b334:	11000017 	ldw	r4,0(r2)
8020b338:	dc000015 	stw	r16,0(sp)
8020b33c:	dfc00215 	stw	ra,8(sp)
8020b340:	2821883a 	mov	r16,r5
8020b344:	20000226 	beq	r4,zero,8020b350 <__swsetup_r+0x30>
8020b348:	20800e17 	ldw	r2,56(r4)
8020b34c:	10003126 	beq	r2,zero,8020b414 <__swsetup_r+0xf4>
8020b350:	8080030b 	ldhu	r2,12(r16)
8020b354:	10c0020c 	andi	r3,r2,8
8020b358:	1009883a 	mov	r4,r2
8020b35c:	18000f26 	beq	r3,zero,8020b39c <__swsetup_r+0x7c>
8020b360:	80c00417 	ldw	r3,16(r16)
8020b364:	18001526 	beq	r3,zero,8020b3bc <__swsetup_r+0x9c>
8020b368:	1100004c 	andi	r4,r2,1
8020b36c:	20001c1e 	bne	r4,zero,8020b3e0 <__swsetup_r+0xc0>
8020b370:	1080008c 	andi	r2,r2,2
8020b374:	1000291e 	bne	r2,zero,8020b41c <__swsetup_r+0xfc>
8020b378:	80800517 	ldw	r2,20(r16)
8020b37c:	80800215 	stw	r2,8(r16)
8020b380:	18001c26 	beq	r3,zero,8020b3f4 <__swsetup_r+0xd4>
8020b384:	0005883a 	mov	r2,zero
8020b388:	dfc00217 	ldw	ra,8(sp)
8020b38c:	dc400117 	ldw	r17,4(sp)
8020b390:	dc000017 	ldw	r16,0(sp)
8020b394:	dec00304 	addi	sp,sp,12
8020b398:	f800283a 	ret
8020b39c:	2080040c 	andi	r2,r4,16
8020b3a0:	10002e26 	beq	r2,zero,8020b45c <__swsetup_r+0x13c>
8020b3a4:	2080010c 	andi	r2,r4,4
8020b3a8:	10001e1e 	bne	r2,zero,8020b424 <__swsetup_r+0x104>
8020b3ac:	80c00417 	ldw	r3,16(r16)
8020b3b0:	20800214 	ori	r2,r4,8
8020b3b4:	8080030d 	sth	r2,12(r16)
8020b3b8:	183feb1e 	bne	r3,zero,8020b368 <__reset+0xfa1eb368>
8020b3bc:	1100a00c 	andi	r4,r2,640
8020b3c0:	01408004 	movi	r5,512
8020b3c4:	217fe826 	beq	r4,r5,8020b368 <__reset+0xfa1eb368>
8020b3c8:	800b883a 	mov	r5,r16
8020b3cc:	8809883a 	mov	r4,r17
8020b3d0:	020de980 	call	8020de98 <__smakebuf_r>
8020b3d4:	8080030b 	ldhu	r2,12(r16)
8020b3d8:	80c00417 	ldw	r3,16(r16)
8020b3dc:	003fe206 	br	8020b368 <__reset+0xfa1eb368>
8020b3e0:	80800517 	ldw	r2,20(r16)
8020b3e4:	80000215 	stw	zero,8(r16)
8020b3e8:	0085c83a 	sub	r2,zero,r2
8020b3ec:	80800615 	stw	r2,24(r16)
8020b3f0:	183fe41e 	bne	r3,zero,8020b384 <__reset+0xfa1eb384>
8020b3f4:	80c0030b 	ldhu	r3,12(r16)
8020b3f8:	0005883a 	mov	r2,zero
8020b3fc:	1900200c 	andi	r4,r3,128
8020b400:	203fe126 	beq	r4,zero,8020b388 <__reset+0xfa1eb388>
8020b404:	18c01014 	ori	r3,r3,64
8020b408:	80c0030d 	sth	r3,12(r16)
8020b40c:	00bfffc4 	movi	r2,-1
8020b410:	003fdd06 	br	8020b388 <__reset+0xfa1eb388>
8020b414:	020d2f40 	call	8020d2f4 <__sinit>
8020b418:	003fcd06 	br	8020b350 <__reset+0xfa1eb350>
8020b41c:	0005883a 	mov	r2,zero
8020b420:	003fd606 	br	8020b37c <__reset+0xfa1eb37c>
8020b424:	81400c17 	ldw	r5,48(r16)
8020b428:	28000626 	beq	r5,zero,8020b444 <__swsetup_r+0x124>
8020b42c:	80801004 	addi	r2,r16,64
8020b430:	28800326 	beq	r5,r2,8020b440 <__swsetup_r+0x120>
8020b434:	8809883a 	mov	r4,r17
8020b438:	020d4680 	call	8020d468 <_free_r>
8020b43c:	8100030b 	ldhu	r4,12(r16)
8020b440:	80000c15 	stw	zero,48(r16)
8020b444:	80c00417 	ldw	r3,16(r16)
8020b448:	00bff6c4 	movi	r2,-37
8020b44c:	1108703a 	and	r4,r2,r4
8020b450:	80000115 	stw	zero,4(r16)
8020b454:	80c00015 	stw	r3,0(r16)
8020b458:	003fd506 	br	8020b3b0 <__reset+0xfa1eb3b0>
8020b45c:	00800244 	movi	r2,9
8020b460:	88800015 	stw	r2,0(r17)
8020b464:	20801014 	ori	r2,r4,64
8020b468:	8080030d 	sth	r2,12(r16)
8020b46c:	00bfffc4 	movi	r2,-1
8020b470:	003fc506 	br	8020b388 <__reset+0xfa1eb388>

8020b474 <quorem>:
8020b474:	defff704 	addi	sp,sp,-36
8020b478:	dc800215 	stw	r18,8(sp)
8020b47c:	20800417 	ldw	r2,16(r4)
8020b480:	2c800417 	ldw	r18,16(r5)
8020b484:	dfc00815 	stw	ra,32(sp)
8020b488:	ddc00715 	stw	r23,28(sp)
8020b48c:	dd800615 	stw	r22,24(sp)
8020b490:	dd400515 	stw	r21,20(sp)
8020b494:	dd000415 	stw	r20,16(sp)
8020b498:	dcc00315 	stw	r19,12(sp)
8020b49c:	dc400115 	stw	r17,4(sp)
8020b4a0:	dc000015 	stw	r16,0(sp)
8020b4a4:	14807116 	blt	r2,r18,8020b66c <quorem+0x1f8>
8020b4a8:	94bfffc4 	addi	r18,r18,-1
8020b4ac:	94ad883a 	add	r22,r18,r18
8020b4b0:	b5ad883a 	add	r22,r22,r22
8020b4b4:	2c400504 	addi	r17,r5,20
8020b4b8:	8da9883a 	add	r20,r17,r22
8020b4bc:	25400504 	addi	r21,r4,20
8020b4c0:	282f883a 	mov	r23,r5
8020b4c4:	adad883a 	add	r22,r21,r22
8020b4c8:	a1400017 	ldw	r5,0(r20)
8020b4cc:	2021883a 	mov	r16,r4
8020b4d0:	b1000017 	ldw	r4,0(r22)
8020b4d4:	29400044 	addi	r5,r5,1
8020b4d8:	02143380 	call	80214338 <__udivsi3>
8020b4dc:	1027883a 	mov	r19,r2
8020b4e0:	10002c26 	beq	r2,zero,8020b594 <quorem+0x120>
8020b4e4:	a813883a 	mov	r9,r21
8020b4e8:	880b883a 	mov	r5,r17
8020b4ec:	0009883a 	mov	r4,zero
8020b4f0:	000d883a 	mov	r6,zero
8020b4f4:	2a000017 	ldw	r8,0(r5)
8020b4f8:	49c00017 	ldw	r7,0(r9)
8020b4fc:	29400104 	addi	r5,r5,4
8020b500:	40bfffcc 	andi	r2,r8,65535
8020b504:	14c5383a 	mul	r2,r2,r19
8020b508:	4010d43a 	srli	r8,r8,16
8020b50c:	38ffffcc 	andi	r3,r7,65535
8020b510:	1105883a 	add	r2,r2,r4
8020b514:	1008d43a 	srli	r4,r2,16
8020b518:	44d1383a 	mul	r8,r8,r19
8020b51c:	198d883a 	add	r6,r3,r6
8020b520:	10ffffcc 	andi	r3,r2,65535
8020b524:	30c7c83a 	sub	r3,r6,r3
8020b528:	380ed43a 	srli	r7,r7,16
8020b52c:	4105883a 	add	r2,r8,r4
8020b530:	180dd43a 	srai	r6,r3,16
8020b534:	113fffcc 	andi	r4,r2,65535
8020b538:	390fc83a 	sub	r7,r7,r4
8020b53c:	398d883a 	add	r6,r7,r6
8020b540:	300e943a 	slli	r7,r6,16
8020b544:	18ffffcc 	andi	r3,r3,65535
8020b548:	1008d43a 	srli	r4,r2,16
8020b54c:	38ceb03a 	or	r7,r7,r3
8020b550:	49c00015 	stw	r7,0(r9)
8020b554:	300dd43a 	srai	r6,r6,16
8020b558:	4a400104 	addi	r9,r9,4
8020b55c:	a17fe52e 	bgeu	r20,r5,8020b4f4 <__reset+0xfa1eb4f4>
8020b560:	b0800017 	ldw	r2,0(r22)
8020b564:	10000b1e 	bne	r2,zero,8020b594 <quorem+0x120>
8020b568:	b0bfff04 	addi	r2,r22,-4
8020b56c:	a880082e 	bgeu	r21,r2,8020b590 <quorem+0x11c>
8020b570:	b0ffff17 	ldw	r3,-4(r22)
8020b574:	18000326 	beq	r3,zero,8020b584 <quorem+0x110>
8020b578:	00000506 	br	8020b590 <quorem+0x11c>
8020b57c:	10c00017 	ldw	r3,0(r2)
8020b580:	1800031e 	bne	r3,zero,8020b590 <quorem+0x11c>
8020b584:	10bfff04 	addi	r2,r2,-4
8020b588:	94bfffc4 	addi	r18,r18,-1
8020b58c:	a8bffb36 	bltu	r21,r2,8020b57c <__reset+0xfa1eb57c>
8020b590:	84800415 	stw	r18,16(r16)
8020b594:	b80b883a 	mov	r5,r23
8020b598:	8009883a 	mov	r4,r16
8020b59c:	020f4900 	call	8020f490 <__mcmp>
8020b5a0:	10002616 	blt	r2,zero,8020b63c <quorem+0x1c8>
8020b5a4:	9cc00044 	addi	r19,r19,1
8020b5a8:	a805883a 	mov	r2,r21
8020b5ac:	000b883a 	mov	r5,zero
8020b5b0:	11000017 	ldw	r4,0(r2)
8020b5b4:	89800017 	ldw	r6,0(r17)
8020b5b8:	10800104 	addi	r2,r2,4
8020b5bc:	20ffffcc 	andi	r3,r4,65535
8020b5c0:	194b883a 	add	r5,r3,r5
8020b5c4:	30ffffcc 	andi	r3,r6,65535
8020b5c8:	28c7c83a 	sub	r3,r5,r3
8020b5cc:	300cd43a 	srli	r6,r6,16
8020b5d0:	2008d43a 	srli	r4,r4,16
8020b5d4:	180bd43a 	srai	r5,r3,16
8020b5d8:	18ffffcc 	andi	r3,r3,65535
8020b5dc:	2189c83a 	sub	r4,r4,r6
8020b5e0:	2149883a 	add	r4,r4,r5
8020b5e4:	200c943a 	slli	r6,r4,16
8020b5e8:	8c400104 	addi	r17,r17,4
8020b5ec:	200bd43a 	srai	r5,r4,16
8020b5f0:	30c6b03a 	or	r3,r6,r3
8020b5f4:	10ffff15 	stw	r3,-4(r2)
8020b5f8:	a47fed2e 	bgeu	r20,r17,8020b5b0 <__reset+0xfa1eb5b0>
8020b5fc:	9485883a 	add	r2,r18,r18
8020b600:	1085883a 	add	r2,r2,r2
8020b604:	a887883a 	add	r3,r21,r2
8020b608:	18800017 	ldw	r2,0(r3)
8020b60c:	10000b1e 	bne	r2,zero,8020b63c <quorem+0x1c8>
8020b610:	18bfff04 	addi	r2,r3,-4
8020b614:	a880082e 	bgeu	r21,r2,8020b638 <quorem+0x1c4>
8020b618:	18ffff17 	ldw	r3,-4(r3)
8020b61c:	18000326 	beq	r3,zero,8020b62c <quorem+0x1b8>
8020b620:	00000506 	br	8020b638 <quorem+0x1c4>
8020b624:	10c00017 	ldw	r3,0(r2)
8020b628:	1800031e 	bne	r3,zero,8020b638 <quorem+0x1c4>
8020b62c:	10bfff04 	addi	r2,r2,-4
8020b630:	94bfffc4 	addi	r18,r18,-1
8020b634:	a8bffb36 	bltu	r21,r2,8020b624 <__reset+0xfa1eb624>
8020b638:	84800415 	stw	r18,16(r16)
8020b63c:	9805883a 	mov	r2,r19
8020b640:	dfc00817 	ldw	ra,32(sp)
8020b644:	ddc00717 	ldw	r23,28(sp)
8020b648:	dd800617 	ldw	r22,24(sp)
8020b64c:	dd400517 	ldw	r21,20(sp)
8020b650:	dd000417 	ldw	r20,16(sp)
8020b654:	dcc00317 	ldw	r19,12(sp)
8020b658:	dc800217 	ldw	r18,8(sp)
8020b65c:	dc400117 	ldw	r17,4(sp)
8020b660:	dc000017 	ldw	r16,0(sp)
8020b664:	dec00904 	addi	sp,sp,36
8020b668:	f800283a 	ret
8020b66c:	0005883a 	mov	r2,zero
8020b670:	003ff306 	br	8020b640 <__reset+0xfa1eb640>

8020b674 <_dtoa_r>:
8020b674:	20801017 	ldw	r2,64(r4)
8020b678:	deffde04 	addi	sp,sp,-136
8020b67c:	df002015 	stw	fp,128(sp)
8020b680:	dcc01b15 	stw	r19,108(sp)
8020b684:	dc801a15 	stw	r18,104(sp)
8020b688:	dc401915 	stw	r17,100(sp)
8020b68c:	dc001815 	stw	r16,96(sp)
8020b690:	dfc02115 	stw	ra,132(sp)
8020b694:	ddc01f15 	stw	r23,124(sp)
8020b698:	dd801e15 	stw	r22,120(sp)
8020b69c:	dd401d15 	stw	r21,116(sp)
8020b6a0:	dd001c15 	stw	r20,112(sp)
8020b6a4:	d9c00315 	stw	r7,12(sp)
8020b6a8:	2039883a 	mov	fp,r4
8020b6ac:	3023883a 	mov	r17,r6
8020b6b0:	2825883a 	mov	r18,r5
8020b6b4:	dc002417 	ldw	r16,144(sp)
8020b6b8:	3027883a 	mov	r19,r6
8020b6bc:	10000826 	beq	r2,zero,8020b6e0 <_dtoa_r+0x6c>
8020b6c0:	21801117 	ldw	r6,68(r4)
8020b6c4:	00c00044 	movi	r3,1
8020b6c8:	100b883a 	mov	r5,r2
8020b6cc:	1986983a 	sll	r3,r3,r6
8020b6d0:	11800115 	stw	r6,4(r2)
8020b6d4:	10c00215 	stw	r3,8(r2)
8020b6d8:	020ec700 	call	8020ec70 <_Bfree>
8020b6dc:	e0001015 	stw	zero,64(fp)
8020b6e0:	88002e16 	blt	r17,zero,8020b79c <_dtoa_r+0x128>
8020b6e4:	80000015 	stw	zero,0(r16)
8020b6e8:	889ffc2c 	andhi	r2,r17,32752
8020b6ec:	00dffc34 	movhi	r3,32752
8020b6f0:	10c01c26 	beq	r2,r3,8020b764 <_dtoa_r+0xf0>
8020b6f4:	000d883a 	mov	r6,zero
8020b6f8:	000f883a 	mov	r7,zero
8020b6fc:	9009883a 	mov	r4,r18
8020b700:	980b883a 	mov	r5,r19
8020b704:	02155880 	call	80215588 <__eqdf2>
8020b708:	10002b1e 	bne	r2,zero,8020b7b8 <_dtoa_r+0x144>
8020b70c:	d9c02317 	ldw	r7,140(sp)
8020b710:	00800044 	movi	r2,1
8020b714:	38800015 	stw	r2,0(r7)
8020b718:	d8802517 	ldw	r2,148(sp)
8020b71c:	10019e26 	beq	r2,zero,8020bd98 <_dtoa_r+0x724>
8020b720:	d8c02517 	ldw	r3,148(sp)
8020b724:	00a008b4 	movhi	r2,32802
8020b728:	10b64b44 	addi	r2,r2,-9939
8020b72c:	18800015 	stw	r2,0(r3)
8020b730:	10bfffc4 	addi	r2,r2,-1
8020b734:	dfc02117 	ldw	ra,132(sp)
8020b738:	df002017 	ldw	fp,128(sp)
8020b73c:	ddc01f17 	ldw	r23,124(sp)
8020b740:	dd801e17 	ldw	r22,120(sp)
8020b744:	dd401d17 	ldw	r21,116(sp)
8020b748:	dd001c17 	ldw	r20,112(sp)
8020b74c:	dcc01b17 	ldw	r19,108(sp)
8020b750:	dc801a17 	ldw	r18,104(sp)
8020b754:	dc401917 	ldw	r17,100(sp)
8020b758:	dc001817 	ldw	r16,96(sp)
8020b75c:	dec02204 	addi	sp,sp,136
8020b760:	f800283a 	ret
8020b764:	d8c02317 	ldw	r3,140(sp)
8020b768:	0089c3c4 	movi	r2,9999
8020b76c:	18800015 	stw	r2,0(r3)
8020b770:	90017726 	beq	r18,zero,8020bd50 <_dtoa_r+0x6dc>
8020b774:	00a008b4 	movhi	r2,32802
8020b778:	10b65f04 	addi	r2,r2,-9860
8020b77c:	d9002517 	ldw	r4,148(sp)
8020b780:	203fec26 	beq	r4,zero,8020b734 <__reset+0xfa1eb734>
8020b784:	10c000c7 	ldb	r3,3(r2)
8020b788:	1801781e 	bne	r3,zero,8020bd6c <_dtoa_r+0x6f8>
8020b78c:	10c000c4 	addi	r3,r2,3
8020b790:	d9802517 	ldw	r6,148(sp)
8020b794:	30c00015 	stw	r3,0(r6)
8020b798:	003fe606 	br	8020b734 <__reset+0xfa1eb734>
8020b79c:	04e00034 	movhi	r19,32768
8020b7a0:	9cffffc4 	addi	r19,r19,-1
8020b7a4:	00800044 	movi	r2,1
8020b7a8:	8ce6703a 	and	r19,r17,r19
8020b7ac:	80800015 	stw	r2,0(r16)
8020b7b0:	9823883a 	mov	r17,r19
8020b7b4:	003fcc06 	br	8020b6e8 <__reset+0xfa1eb6e8>
8020b7b8:	d8800204 	addi	r2,sp,8
8020b7bc:	d8800015 	stw	r2,0(sp)
8020b7c0:	d9c00104 	addi	r7,sp,4
8020b7c4:	900b883a 	mov	r5,r18
8020b7c8:	980d883a 	mov	r6,r19
8020b7cc:	e009883a 	mov	r4,fp
8020b7d0:	8820d53a 	srli	r16,r17,20
8020b7d4:	020f85c0 	call	8020f85c <__d2b>
8020b7d8:	d8800915 	stw	r2,36(sp)
8020b7dc:	8001651e 	bne	r16,zero,8020bd74 <_dtoa_r+0x700>
8020b7e0:	dd800217 	ldw	r22,8(sp)
8020b7e4:	dc000117 	ldw	r16,4(sp)
8020b7e8:	00800804 	movi	r2,32
8020b7ec:	b421883a 	add	r16,r22,r16
8020b7f0:	80c10c84 	addi	r3,r16,1074
8020b7f4:	10c2d10e 	bge	r2,r3,8020c33c <_dtoa_r+0xcc8>
8020b7f8:	00801004 	movi	r2,64
8020b7fc:	81010484 	addi	r4,r16,1042
8020b800:	10c7c83a 	sub	r3,r2,r3
8020b804:	9108d83a 	srl	r4,r18,r4
8020b808:	88e2983a 	sll	r17,r17,r3
8020b80c:	2448b03a 	or	r4,r4,r17
8020b810:	02169500 	call	80216950 <__floatunsidf>
8020b814:	017f8434 	movhi	r5,65040
8020b818:	01800044 	movi	r6,1
8020b81c:	1009883a 	mov	r4,r2
8020b820:	194b883a 	add	r5,r3,r5
8020b824:	843fffc4 	addi	r16,r16,-1
8020b828:	d9801115 	stw	r6,68(sp)
8020b82c:	000d883a 	mov	r6,zero
8020b830:	01cffe34 	movhi	r7,16376
8020b834:	0215ef80 	call	80215ef8 <__subdf3>
8020b838:	0198dbf4 	movhi	r6,25455
8020b83c:	01cff4f4 	movhi	r7,16339
8020b840:	3190d844 	addi	r6,r6,17249
8020b844:	39e1e9c4 	addi	r7,r7,-30809
8020b848:	1009883a 	mov	r4,r2
8020b84c:	180b883a 	mov	r5,r3
8020b850:	02157e00 	call	802157e0 <__muldf3>
8020b854:	01a2d874 	movhi	r6,35681
8020b858:	01cff1f4 	movhi	r7,16327
8020b85c:	31b22cc4 	addi	r6,r6,-14157
8020b860:	39e28a04 	addi	r7,r7,-30168
8020b864:	180b883a 	mov	r5,r3
8020b868:	1009883a 	mov	r4,r2
8020b86c:	02143f40 	call	802143f4 <__adddf3>
8020b870:	8009883a 	mov	r4,r16
8020b874:	1029883a 	mov	r20,r2
8020b878:	1823883a 	mov	r17,r3
8020b87c:	02168740 	call	80216874 <__floatsidf>
8020b880:	019427f4 	movhi	r6,20639
8020b884:	01cff4f4 	movhi	r7,16339
8020b888:	319e7ec4 	addi	r6,r6,31227
8020b88c:	39d104c4 	addi	r7,r7,17427
8020b890:	1009883a 	mov	r4,r2
8020b894:	180b883a 	mov	r5,r3
8020b898:	02157e00 	call	802157e0 <__muldf3>
8020b89c:	100d883a 	mov	r6,r2
8020b8a0:	180f883a 	mov	r7,r3
8020b8a4:	a009883a 	mov	r4,r20
8020b8a8:	880b883a 	mov	r5,r17
8020b8ac:	02143f40 	call	802143f4 <__adddf3>
8020b8b0:	1009883a 	mov	r4,r2
8020b8b4:	180b883a 	mov	r5,r3
8020b8b8:	1029883a 	mov	r20,r2
8020b8bc:	1823883a 	mov	r17,r3
8020b8c0:	02167f40 	call	802167f4 <__fixdfsi>
8020b8c4:	000d883a 	mov	r6,zero
8020b8c8:	000f883a 	mov	r7,zero
8020b8cc:	a009883a 	mov	r4,r20
8020b8d0:	880b883a 	mov	r5,r17
8020b8d4:	d8800515 	stw	r2,20(sp)
8020b8d8:	02156ec0 	call	802156ec <__ledf2>
8020b8dc:	10028716 	blt	r2,zero,8020c2fc <_dtoa_r+0xc88>
8020b8e0:	d8c00517 	ldw	r3,20(sp)
8020b8e4:	00800584 	movi	r2,22
8020b8e8:	10c27536 	bltu	r2,r3,8020c2c0 <_dtoa_r+0xc4c>
8020b8ec:	180490fa 	slli	r2,r3,3
8020b8f0:	00e008b4 	movhi	r3,32802
8020b8f4:	18f67a04 	addi	r3,r3,-9752
8020b8f8:	1885883a 	add	r2,r3,r2
8020b8fc:	11000017 	ldw	r4,0(r2)
8020b900:	11400117 	ldw	r5,4(r2)
8020b904:	900d883a 	mov	r6,r18
8020b908:	980f883a 	mov	r7,r19
8020b90c:	02156100 	call	80215610 <__gedf2>
8020b910:	00828d0e 	bge	zero,r2,8020c348 <_dtoa_r+0xcd4>
8020b914:	d9000517 	ldw	r4,20(sp)
8020b918:	d8000e15 	stw	zero,56(sp)
8020b91c:	213fffc4 	addi	r4,r4,-1
8020b920:	d9000515 	stw	r4,20(sp)
8020b924:	b42dc83a 	sub	r22,r22,r16
8020b928:	b5bfffc4 	addi	r22,r22,-1
8020b92c:	b0026f16 	blt	r22,zero,8020c2ec <_dtoa_r+0xc78>
8020b930:	d8000815 	stw	zero,32(sp)
8020b934:	d9c00517 	ldw	r7,20(sp)
8020b938:	38026416 	blt	r7,zero,8020c2cc <_dtoa_r+0xc58>
8020b93c:	b1ed883a 	add	r22,r22,r7
8020b940:	d9c00d15 	stw	r7,52(sp)
8020b944:	d8000a15 	stw	zero,40(sp)
8020b948:	d9800317 	ldw	r6,12(sp)
8020b94c:	00800244 	movi	r2,9
8020b950:	11811436 	bltu	r2,r6,8020bda4 <_dtoa_r+0x730>
8020b954:	00800144 	movi	r2,5
8020b958:	1184e10e 	bge	r2,r6,8020cce0 <_dtoa_r+0x166c>
8020b95c:	31bfff04 	addi	r6,r6,-4
8020b960:	d9800315 	stw	r6,12(sp)
8020b964:	0023883a 	mov	r17,zero
8020b968:	d9800317 	ldw	r6,12(sp)
8020b96c:	008000c4 	movi	r2,3
8020b970:	30836726 	beq	r6,r2,8020c710 <_dtoa_r+0x109c>
8020b974:	1183410e 	bge	r2,r6,8020c67c <_dtoa_r+0x1008>
8020b978:	d9c00317 	ldw	r7,12(sp)
8020b97c:	00800104 	movi	r2,4
8020b980:	38827c26 	beq	r7,r2,8020c374 <_dtoa_r+0xd00>
8020b984:	00800144 	movi	r2,5
8020b988:	3884c41e 	bne	r7,r2,8020cc9c <_dtoa_r+0x1628>
8020b98c:	00800044 	movi	r2,1
8020b990:	d8800b15 	stw	r2,44(sp)
8020b994:	d8c00517 	ldw	r3,20(sp)
8020b998:	d9002217 	ldw	r4,136(sp)
8020b99c:	1907883a 	add	r3,r3,r4
8020b9a0:	19800044 	addi	r6,r3,1
8020b9a4:	d8c00c15 	stw	r3,48(sp)
8020b9a8:	d9800615 	stw	r6,24(sp)
8020b9ac:	0183a40e 	bge	zero,r6,8020c840 <_dtoa_r+0x11cc>
8020b9b0:	d9800617 	ldw	r6,24(sp)
8020b9b4:	3021883a 	mov	r16,r6
8020b9b8:	e0001115 	stw	zero,68(fp)
8020b9bc:	008005c4 	movi	r2,23
8020b9c0:	1184c92e 	bgeu	r2,r6,8020cce8 <_dtoa_r+0x1674>
8020b9c4:	00c00044 	movi	r3,1
8020b9c8:	00800104 	movi	r2,4
8020b9cc:	1085883a 	add	r2,r2,r2
8020b9d0:	11000504 	addi	r4,r2,20
8020b9d4:	180b883a 	mov	r5,r3
8020b9d8:	18c00044 	addi	r3,r3,1
8020b9dc:	313ffb2e 	bgeu	r6,r4,8020b9cc <__reset+0xfa1eb9cc>
8020b9e0:	e1401115 	stw	r5,68(fp)
8020b9e4:	e009883a 	mov	r4,fp
8020b9e8:	020ebc80 	call	8020ebc8 <_Balloc>
8020b9ec:	d8800715 	stw	r2,28(sp)
8020b9f0:	e0801015 	stw	r2,64(fp)
8020b9f4:	00800384 	movi	r2,14
8020b9f8:	1400f736 	bltu	r2,r16,8020bdd8 <_dtoa_r+0x764>
8020b9fc:	8800f626 	beq	r17,zero,8020bdd8 <_dtoa_r+0x764>
8020ba00:	d9c00517 	ldw	r7,20(sp)
8020ba04:	01c39a0e 	bge	zero,r7,8020c870 <_dtoa_r+0x11fc>
8020ba08:	388003cc 	andi	r2,r7,15
8020ba0c:	100490fa 	slli	r2,r2,3
8020ba10:	382bd13a 	srai	r21,r7,4
8020ba14:	00e008b4 	movhi	r3,32802
8020ba18:	18f67a04 	addi	r3,r3,-9752
8020ba1c:	1885883a 	add	r2,r3,r2
8020ba20:	a8c0040c 	andi	r3,r21,16
8020ba24:	12400017 	ldw	r9,0(r2)
8020ba28:	12000117 	ldw	r8,4(r2)
8020ba2c:	18037926 	beq	r3,zero,8020c814 <_dtoa_r+0x11a0>
8020ba30:	00a008b4 	movhi	r2,32802
8020ba34:	10b67004 	addi	r2,r2,-9792
8020ba38:	11800817 	ldw	r6,32(r2)
8020ba3c:	11c00917 	ldw	r7,36(r2)
8020ba40:	9009883a 	mov	r4,r18
8020ba44:	980b883a 	mov	r5,r19
8020ba48:	da001715 	stw	r8,92(sp)
8020ba4c:	da401615 	stw	r9,88(sp)
8020ba50:	0214ca00 	call	80214ca0 <__divdf3>
8020ba54:	da001717 	ldw	r8,92(sp)
8020ba58:	da401617 	ldw	r9,88(sp)
8020ba5c:	ad4003cc 	andi	r21,r21,15
8020ba60:	040000c4 	movi	r16,3
8020ba64:	1023883a 	mov	r17,r2
8020ba68:	1829883a 	mov	r20,r3
8020ba6c:	a8001126 	beq	r21,zero,8020bab4 <_dtoa_r+0x440>
8020ba70:	05e008b4 	movhi	r23,32802
8020ba74:	bdf67004 	addi	r23,r23,-9792
8020ba78:	4805883a 	mov	r2,r9
8020ba7c:	4007883a 	mov	r3,r8
8020ba80:	a980004c 	andi	r6,r21,1
8020ba84:	1009883a 	mov	r4,r2
8020ba88:	a82bd07a 	srai	r21,r21,1
8020ba8c:	180b883a 	mov	r5,r3
8020ba90:	30000426 	beq	r6,zero,8020baa4 <_dtoa_r+0x430>
8020ba94:	b9800017 	ldw	r6,0(r23)
8020ba98:	b9c00117 	ldw	r7,4(r23)
8020ba9c:	84000044 	addi	r16,r16,1
8020baa0:	02157e00 	call	802157e0 <__muldf3>
8020baa4:	bdc00204 	addi	r23,r23,8
8020baa8:	a83ff51e 	bne	r21,zero,8020ba80 <__reset+0xfa1eba80>
8020baac:	1013883a 	mov	r9,r2
8020bab0:	1811883a 	mov	r8,r3
8020bab4:	480d883a 	mov	r6,r9
8020bab8:	400f883a 	mov	r7,r8
8020babc:	8809883a 	mov	r4,r17
8020bac0:	a00b883a 	mov	r5,r20
8020bac4:	0214ca00 	call	80214ca0 <__divdf3>
8020bac8:	d8800f15 	stw	r2,60(sp)
8020bacc:	d8c01015 	stw	r3,64(sp)
8020bad0:	d8c00e17 	ldw	r3,56(sp)
8020bad4:	18000626 	beq	r3,zero,8020baf0 <_dtoa_r+0x47c>
8020bad8:	d9000f17 	ldw	r4,60(sp)
8020badc:	d9401017 	ldw	r5,64(sp)
8020bae0:	000d883a 	mov	r6,zero
8020bae4:	01cffc34 	movhi	r7,16368
8020bae8:	02156ec0 	call	802156ec <__ledf2>
8020baec:	10040b16 	blt	r2,zero,8020cb1c <_dtoa_r+0x14a8>
8020baf0:	8009883a 	mov	r4,r16
8020baf4:	02168740 	call	80216874 <__floatsidf>
8020baf8:	d9800f17 	ldw	r6,60(sp)
8020bafc:	d9c01017 	ldw	r7,64(sp)
8020bb00:	1009883a 	mov	r4,r2
8020bb04:	180b883a 	mov	r5,r3
8020bb08:	02157e00 	call	802157e0 <__muldf3>
8020bb0c:	000d883a 	mov	r6,zero
8020bb10:	01d00734 	movhi	r7,16412
8020bb14:	1009883a 	mov	r4,r2
8020bb18:	180b883a 	mov	r5,r3
8020bb1c:	02143f40 	call	802143f4 <__adddf3>
8020bb20:	1021883a 	mov	r16,r2
8020bb24:	d8800617 	ldw	r2,24(sp)
8020bb28:	047f3034 	movhi	r17,64704
8020bb2c:	1c63883a 	add	r17,r3,r17
8020bb30:	10031826 	beq	r2,zero,8020c794 <_dtoa_r+0x1120>
8020bb34:	d8c00517 	ldw	r3,20(sp)
8020bb38:	db000617 	ldw	r12,24(sp)
8020bb3c:	d8c01315 	stw	r3,76(sp)
8020bb40:	d9000b17 	ldw	r4,44(sp)
8020bb44:	20038f26 	beq	r4,zero,8020c984 <_dtoa_r+0x1310>
8020bb48:	60bfffc4 	addi	r2,r12,-1
8020bb4c:	100490fa 	slli	r2,r2,3
8020bb50:	00e008b4 	movhi	r3,32802
8020bb54:	18f67a04 	addi	r3,r3,-9752
8020bb58:	1885883a 	add	r2,r3,r2
8020bb5c:	11800017 	ldw	r6,0(r2)
8020bb60:	11c00117 	ldw	r7,4(r2)
8020bb64:	d8800717 	ldw	r2,28(sp)
8020bb68:	0009883a 	mov	r4,zero
8020bb6c:	014ff834 	movhi	r5,16352
8020bb70:	db001615 	stw	r12,88(sp)
8020bb74:	15c00044 	addi	r23,r2,1
8020bb78:	0214ca00 	call	80214ca0 <__divdf3>
8020bb7c:	800d883a 	mov	r6,r16
8020bb80:	880f883a 	mov	r7,r17
8020bb84:	1009883a 	mov	r4,r2
8020bb88:	180b883a 	mov	r5,r3
8020bb8c:	0215ef80 	call	80215ef8 <__subdf3>
8020bb90:	d9401017 	ldw	r5,64(sp)
8020bb94:	d9000f17 	ldw	r4,60(sp)
8020bb98:	102b883a 	mov	r21,r2
8020bb9c:	d8c01215 	stw	r3,72(sp)
8020bba0:	02167f40 	call	802167f4 <__fixdfsi>
8020bba4:	1009883a 	mov	r4,r2
8020bba8:	1029883a 	mov	r20,r2
8020bbac:	02168740 	call	80216874 <__floatsidf>
8020bbb0:	d9000f17 	ldw	r4,60(sp)
8020bbb4:	d9401017 	ldw	r5,64(sp)
8020bbb8:	100d883a 	mov	r6,r2
8020bbbc:	180f883a 	mov	r7,r3
8020bbc0:	0215ef80 	call	80215ef8 <__subdf3>
8020bbc4:	1823883a 	mov	r17,r3
8020bbc8:	d8c00717 	ldw	r3,28(sp)
8020bbcc:	d9401217 	ldw	r5,72(sp)
8020bbd0:	a2000c04 	addi	r8,r20,48
8020bbd4:	1021883a 	mov	r16,r2
8020bbd8:	1a000005 	stb	r8,0(r3)
8020bbdc:	800d883a 	mov	r6,r16
8020bbe0:	880f883a 	mov	r7,r17
8020bbe4:	a809883a 	mov	r4,r21
8020bbe8:	4029883a 	mov	r20,r8
8020bbec:	02156100 	call	80215610 <__gedf2>
8020bbf0:	00841d16 	blt	zero,r2,8020cc68 <_dtoa_r+0x15f4>
8020bbf4:	800d883a 	mov	r6,r16
8020bbf8:	880f883a 	mov	r7,r17
8020bbfc:	0009883a 	mov	r4,zero
8020bc00:	014ffc34 	movhi	r5,16368
8020bc04:	0215ef80 	call	80215ef8 <__subdf3>
8020bc08:	d9401217 	ldw	r5,72(sp)
8020bc0c:	100d883a 	mov	r6,r2
8020bc10:	180f883a 	mov	r7,r3
8020bc14:	a809883a 	mov	r4,r21
8020bc18:	02156100 	call	80215610 <__gedf2>
8020bc1c:	db001617 	ldw	r12,88(sp)
8020bc20:	00840e16 	blt	zero,r2,8020cc5c <_dtoa_r+0x15e8>
8020bc24:	00800044 	movi	r2,1
8020bc28:	13006b0e 	bge	r2,r12,8020bdd8 <_dtoa_r+0x764>
8020bc2c:	d9000717 	ldw	r4,28(sp)
8020bc30:	dd800f15 	stw	r22,60(sp)
8020bc34:	dcc01015 	stw	r19,64(sp)
8020bc38:	2319883a 	add	r12,r4,r12
8020bc3c:	dcc01217 	ldw	r19,72(sp)
8020bc40:	602d883a 	mov	r22,r12
8020bc44:	dc801215 	stw	r18,72(sp)
8020bc48:	b825883a 	mov	r18,r23
8020bc4c:	00000906 	br	8020bc74 <_dtoa_r+0x600>
8020bc50:	0215ef80 	call	80215ef8 <__subdf3>
8020bc54:	a80d883a 	mov	r6,r21
8020bc58:	980f883a 	mov	r7,r19
8020bc5c:	1009883a 	mov	r4,r2
8020bc60:	180b883a 	mov	r5,r3
8020bc64:	02156ec0 	call	802156ec <__ledf2>
8020bc68:	1003e816 	blt	r2,zero,8020cc0c <_dtoa_r+0x1598>
8020bc6c:	b825883a 	mov	r18,r23
8020bc70:	bd83e926 	beq	r23,r22,8020cc18 <_dtoa_r+0x15a4>
8020bc74:	a809883a 	mov	r4,r21
8020bc78:	980b883a 	mov	r5,r19
8020bc7c:	000d883a 	mov	r6,zero
8020bc80:	01d00934 	movhi	r7,16420
8020bc84:	02157e00 	call	802157e0 <__muldf3>
8020bc88:	000d883a 	mov	r6,zero
8020bc8c:	01d00934 	movhi	r7,16420
8020bc90:	8009883a 	mov	r4,r16
8020bc94:	880b883a 	mov	r5,r17
8020bc98:	102b883a 	mov	r21,r2
8020bc9c:	1827883a 	mov	r19,r3
8020bca0:	02157e00 	call	802157e0 <__muldf3>
8020bca4:	180b883a 	mov	r5,r3
8020bca8:	1009883a 	mov	r4,r2
8020bcac:	1821883a 	mov	r16,r3
8020bcb0:	1023883a 	mov	r17,r2
8020bcb4:	02167f40 	call	802167f4 <__fixdfsi>
8020bcb8:	1009883a 	mov	r4,r2
8020bcbc:	1029883a 	mov	r20,r2
8020bcc0:	02168740 	call	80216874 <__floatsidf>
8020bcc4:	8809883a 	mov	r4,r17
8020bcc8:	800b883a 	mov	r5,r16
8020bccc:	100d883a 	mov	r6,r2
8020bcd0:	180f883a 	mov	r7,r3
8020bcd4:	0215ef80 	call	80215ef8 <__subdf3>
8020bcd8:	a5000c04 	addi	r20,r20,48
8020bcdc:	a80d883a 	mov	r6,r21
8020bce0:	980f883a 	mov	r7,r19
8020bce4:	1009883a 	mov	r4,r2
8020bce8:	180b883a 	mov	r5,r3
8020bcec:	95000005 	stb	r20,0(r18)
8020bcf0:	1021883a 	mov	r16,r2
8020bcf4:	1823883a 	mov	r17,r3
8020bcf8:	02156ec0 	call	802156ec <__ledf2>
8020bcfc:	bdc00044 	addi	r23,r23,1
8020bd00:	800d883a 	mov	r6,r16
8020bd04:	880f883a 	mov	r7,r17
8020bd08:	0009883a 	mov	r4,zero
8020bd0c:	014ffc34 	movhi	r5,16368
8020bd10:	103fcf0e 	bge	r2,zero,8020bc50 <__reset+0xfa1ebc50>
8020bd14:	d8c01317 	ldw	r3,76(sp)
8020bd18:	d8c00515 	stw	r3,20(sp)
8020bd1c:	d9400917 	ldw	r5,36(sp)
8020bd20:	e009883a 	mov	r4,fp
8020bd24:	020ec700 	call	8020ec70 <_Bfree>
8020bd28:	d9000517 	ldw	r4,20(sp)
8020bd2c:	d9802317 	ldw	r6,140(sp)
8020bd30:	d9c02517 	ldw	r7,148(sp)
8020bd34:	b8000005 	stb	zero,0(r23)
8020bd38:	20800044 	addi	r2,r4,1
8020bd3c:	30800015 	stw	r2,0(r6)
8020bd40:	3802aa26 	beq	r7,zero,8020c7ec <_dtoa_r+0x1178>
8020bd44:	3dc00015 	stw	r23,0(r7)
8020bd48:	d8800717 	ldw	r2,28(sp)
8020bd4c:	003e7906 	br	8020b734 <__reset+0xfa1eb734>
8020bd50:	00800434 	movhi	r2,16
8020bd54:	10bfffc4 	addi	r2,r2,-1
8020bd58:	88a2703a 	and	r17,r17,r2
8020bd5c:	883e851e 	bne	r17,zero,8020b774 <__reset+0xfa1eb774>
8020bd60:	00a008b4 	movhi	r2,32802
8020bd64:	10b65c04 	addi	r2,r2,-9872
8020bd68:	003e8406 	br	8020b77c <__reset+0xfa1eb77c>
8020bd6c:	10c00204 	addi	r3,r2,8
8020bd70:	003e8706 	br	8020b790 <__reset+0xfa1eb790>
8020bd74:	01400434 	movhi	r5,16
8020bd78:	297fffc4 	addi	r5,r5,-1
8020bd7c:	994a703a 	and	r5,r19,r5
8020bd80:	9009883a 	mov	r4,r18
8020bd84:	843f0044 	addi	r16,r16,-1023
8020bd88:	294ffc34 	orhi	r5,r5,16368
8020bd8c:	dd800217 	ldw	r22,8(sp)
8020bd90:	d8001115 	stw	zero,68(sp)
8020bd94:	003ea506 	br	8020b82c <__reset+0xfa1eb82c>
8020bd98:	00a008b4 	movhi	r2,32802
8020bd9c:	10b64b04 	addi	r2,r2,-9940
8020bda0:	003e6406 	br	8020b734 <__reset+0xfa1eb734>
8020bda4:	e0001115 	stw	zero,68(fp)
8020bda8:	000b883a 	mov	r5,zero
8020bdac:	e009883a 	mov	r4,fp
8020bdb0:	020ebc80 	call	8020ebc8 <_Balloc>
8020bdb4:	01bfffc4 	movi	r6,-1
8020bdb8:	01c00044 	movi	r7,1
8020bdbc:	d8800715 	stw	r2,28(sp)
8020bdc0:	d9800c15 	stw	r6,48(sp)
8020bdc4:	e0801015 	stw	r2,64(fp)
8020bdc8:	d8000315 	stw	zero,12(sp)
8020bdcc:	d9c00b15 	stw	r7,44(sp)
8020bdd0:	d9800615 	stw	r6,24(sp)
8020bdd4:	d8002215 	stw	zero,136(sp)
8020bdd8:	d8800117 	ldw	r2,4(sp)
8020bddc:	10008916 	blt	r2,zero,8020c004 <_dtoa_r+0x990>
8020bde0:	d9000517 	ldw	r4,20(sp)
8020bde4:	00c00384 	movi	r3,14
8020bde8:	19008616 	blt	r3,r4,8020c004 <_dtoa_r+0x990>
8020bdec:	200490fa 	slli	r2,r4,3
8020bdf0:	00e008b4 	movhi	r3,32802
8020bdf4:	d9802217 	ldw	r6,136(sp)
8020bdf8:	18f67a04 	addi	r3,r3,-9752
8020bdfc:	1885883a 	add	r2,r3,r2
8020be00:	14000017 	ldw	r16,0(r2)
8020be04:	14400117 	ldw	r17,4(r2)
8020be08:	30016316 	blt	r6,zero,8020c398 <_dtoa_r+0xd24>
8020be0c:	800d883a 	mov	r6,r16
8020be10:	880f883a 	mov	r7,r17
8020be14:	9009883a 	mov	r4,r18
8020be18:	980b883a 	mov	r5,r19
8020be1c:	0214ca00 	call	80214ca0 <__divdf3>
8020be20:	180b883a 	mov	r5,r3
8020be24:	1009883a 	mov	r4,r2
8020be28:	02167f40 	call	802167f4 <__fixdfsi>
8020be2c:	1009883a 	mov	r4,r2
8020be30:	102b883a 	mov	r21,r2
8020be34:	02168740 	call	80216874 <__floatsidf>
8020be38:	800d883a 	mov	r6,r16
8020be3c:	880f883a 	mov	r7,r17
8020be40:	1009883a 	mov	r4,r2
8020be44:	180b883a 	mov	r5,r3
8020be48:	02157e00 	call	802157e0 <__muldf3>
8020be4c:	100d883a 	mov	r6,r2
8020be50:	180f883a 	mov	r7,r3
8020be54:	9009883a 	mov	r4,r18
8020be58:	980b883a 	mov	r5,r19
8020be5c:	0215ef80 	call	80215ef8 <__subdf3>
8020be60:	d9c00717 	ldw	r7,28(sp)
8020be64:	1009883a 	mov	r4,r2
8020be68:	a8800c04 	addi	r2,r21,48
8020be6c:	38800005 	stb	r2,0(r7)
8020be70:	3dc00044 	addi	r23,r7,1
8020be74:	d9c00617 	ldw	r7,24(sp)
8020be78:	01800044 	movi	r6,1
8020be7c:	180b883a 	mov	r5,r3
8020be80:	2005883a 	mov	r2,r4
8020be84:	39803826 	beq	r7,r6,8020bf68 <_dtoa_r+0x8f4>
8020be88:	000d883a 	mov	r6,zero
8020be8c:	01d00934 	movhi	r7,16420
8020be90:	02157e00 	call	802157e0 <__muldf3>
8020be94:	000d883a 	mov	r6,zero
8020be98:	000f883a 	mov	r7,zero
8020be9c:	1009883a 	mov	r4,r2
8020bea0:	180b883a 	mov	r5,r3
8020bea4:	1025883a 	mov	r18,r2
8020bea8:	1827883a 	mov	r19,r3
8020beac:	02155880 	call	80215588 <__eqdf2>
8020beb0:	103f9a26 	beq	r2,zero,8020bd1c <__reset+0xfa1ebd1c>
8020beb4:	d9c00617 	ldw	r7,24(sp)
8020beb8:	d8c00717 	ldw	r3,28(sp)
8020bebc:	b829883a 	mov	r20,r23
8020bec0:	38bfffc4 	addi	r2,r7,-1
8020bec4:	18ad883a 	add	r22,r3,r2
8020bec8:	00000a06 	br	8020bef4 <_dtoa_r+0x880>
8020becc:	02157e00 	call	802157e0 <__muldf3>
8020bed0:	000d883a 	mov	r6,zero
8020bed4:	000f883a 	mov	r7,zero
8020bed8:	1009883a 	mov	r4,r2
8020bedc:	180b883a 	mov	r5,r3
8020bee0:	1025883a 	mov	r18,r2
8020bee4:	1827883a 	mov	r19,r3
8020bee8:	b829883a 	mov	r20,r23
8020beec:	02155880 	call	80215588 <__eqdf2>
8020bef0:	103f8a26 	beq	r2,zero,8020bd1c <__reset+0xfa1ebd1c>
8020bef4:	800d883a 	mov	r6,r16
8020bef8:	880f883a 	mov	r7,r17
8020befc:	9009883a 	mov	r4,r18
8020bf00:	980b883a 	mov	r5,r19
8020bf04:	0214ca00 	call	80214ca0 <__divdf3>
8020bf08:	180b883a 	mov	r5,r3
8020bf0c:	1009883a 	mov	r4,r2
8020bf10:	02167f40 	call	802167f4 <__fixdfsi>
8020bf14:	1009883a 	mov	r4,r2
8020bf18:	102b883a 	mov	r21,r2
8020bf1c:	02168740 	call	80216874 <__floatsidf>
8020bf20:	800d883a 	mov	r6,r16
8020bf24:	880f883a 	mov	r7,r17
8020bf28:	1009883a 	mov	r4,r2
8020bf2c:	180b883a 	mov	r5,r3
8020bf30:	02157e00 	call	802157e0 <__muldf3>
8020bf34:	100d883a 	mov	r6,r2
8020bf38:	180f883a 	mov	r7,r3
8020bf3c:	9009883a 	mov	r4,r18
8020bf40:	980b883a 	mov	r5,r19
8020bf44:	0215ef80 	call	80215ef8 <__subdf3>
8020bf48:	aa000c04 	addi	r8,r21,48
8020bf4c:	a2000005 	stb	r8,0(r20)
8020bf50:	000d883a 	mov	r6,zero
8020bf54:	01d00934 	movhi	r7,16420
8020bf58:	1009883a 	mov	r4,r2
8020bf5c:	180b883a 	mov	r5,r3
8020bf60:	a5c00044 	addi	r23,r20,1
8020bf64:	b53fd91e 	bne	r22,r20,8020becc <__reset+0xfa1ebecc>
8020bf68:	100d883a 	mov	r6,r2
8020bf6c:	180f883a 	mov	r7,r3
8020bf70:	1009883a 	mov	r4,r2
8020bf74:	180b883a 	mov	r5,r3
8020bf78:	02143f40 	call	802143f4 <__adddf3>
8020bf7c:	100d883a 	mov	r6,r2
8020bf80:	180f883a 	mov	r7,r3
8020bf84:	8009883a 	mov	r4,r16
8020bf88:	880b883a 	mov	r5,r17
8020bf8c:	1027883a 	mov	r19,r2
8020bf90:	1825883a 	mov	r18,r3
8020bf94:	02156ec0 	call	802156ec <__ledf2>
8020bf98:	10000816 	blt	r2,zero,8020bfbc <_dtoa_r+0x948>
8020bf9c:	980d883a 	mov	r6,r19
8020bfa0:	900f883a 	mov	r7,r18
8020bfa4:	8009883a 	mov	r4,r16
8020bfa8:	880b883a 	mov	r5,r17
8020bfac:	02155880 	call	80215588 <__eqdf2>
8020bfb0:	103f5a1e 	bne	r2,zero,8020bd1c <__reset+0xfa1ebd1c>
8020bfb4:	ad40004c 	andi	r21,r21,1
8020bfb8:	a83f5826 	beq	r21,zero,8020bd1c <__reset+0xfa1ebd1c>
8020bfbc:	bd3fffc3 	ldbu	r20,-1(r23)
8020bfc0:	b8bfffc4 	addi	r2,r23,-1
8020bfc4:	1007883a 	mov	r3,r2
8020bfc8:	01400e44 	movi	r5,57
8020bfcc:	d9800717 	ldw	r6,28(sp)
8020bfd0:	00000506 	br	8020bfe8 <_dtoa_r+0x974>
8020bfd4:	18ffffc4 	addi	r3,r3,-1
8020bfd8:	11824726 	beq	r2,r6,8020c8f8 <_dtoa_r+0x1284>
8020bfdc:	1d000003 	ldbu	r20,0(r3)
8020bfe0:	102f883a 	mov	r23,r2
8020bfe4:	10bfffc4 	addi	r2,r2,-1
8020bfe8:	a1003fcc 	andi	r4,r20,255
8020bfec:	2100201c 	xori	r4,r4,128
8020bff0:	213fe004 	addi	r4,r4,-128
8020bff4:	217ff726 	beq	r4,r5,8020bfd4 <__reset+0xfa1ebfd4>
8020bff8:	a2000044 	addi	r8,r20,1
8020bffc:	12000005 	stb	r8,0(r2)
8020c000:	003f4606 	br	8020bd1c <__reset+0xfa1ebd1c>
8020c004:	d9000b17 	ldw	r4,44(sp)
8020c008:	2000c826 	beq	r4,zero,8020c32c <_dtoa_r+0xcb8>
8020c00c:	d9800317 	ldw	r6,12(sp)
8020c010:	00c00044 	movi	r3,1
8020c014:	1980f90e 	bge	r3,r6,8020c3fc <_dtoa_r+0xd88>
8020c018:	d8800617 	ldw	r2,24(sp)
8020c01c:	d8c00a17 	ldw	r3,40(sp)
8020c020:	157fffc4 	addi	r21,r2,-1
8020c024:	1d41f316 	blt	r3,r21,8020c7f4 <_dtoa_r+0x1180>
8020c028:	1d6bc83a 	sub	r21,r3,r21
8020c02c:	d9c00617 	ldw	r7,24(sp)
8020c030:	3802aa16 	blt	r7,zero,8020cadc <_dtoa_r+0x1468>
8020c034:	dd000817 	ldw	r20,32(sp)
8020c038:	d8800617 	ldw	r2,24(sp)
8020c03c:	d8c00817 	ldw	r3,32(sp)
8020c040:	01400044 	movi	r5,1
8020c044:	e009883a 	mov	r4,fp
8020c048:	1887883a 	add	r3,r3,r2
8020c04c:	d8c00815 	stw	r3,32(sp)
8020c050:	b0ad883a 	add	r22,r22,r2
8020c054:	020efd40 	call	8020efd4 <__i2b>
8020c058:	1023883a 	mov	r17,r2
8020c05c:	a0000826 	beq	r20,zero,8020c080 <_dtoa_r+0xa0c>
8020c060:	0580070e 	bge	zero,r22,8020c080 <_dtoa_r+0xa0c>
8020c064:	a005883a 	mov	r2,r20
8020c068:	b500b916 	blt	r22,r20,8020c350 <_dtoa_r+0xcdc>
8020c06c:	d9000817 	ldw	r4,32(sp)
8020c070:	a0a9c83a 	sub	r20,r20,r2
8020c074:	b0adc83a 	sub	r22,r22,r2
8020c078:	2089c83a 	sub	r4,r4,r2
8020c07c:	d9000815 	stw	r4,32(sp)
8020c080:	d9800a17 	ldw	r6,40(sp)
8020c084:	0181810e 	bge	zero,r6,8020c68c <_dtoa_r+0x1018>
8020c088:	d9c00b17 	ldw	r7,44(sp)
8020c08c:	3800b326 	beq	r7,zero,8020c35c <_dtoa_r+0xce8>
8020c090:	a800b226 	beq	r21,zero,8020c35c <_dtoa_r+0xce8>
8020c094:	880b883a 	mov	r5,r17
8020c098:	a80d883a 	mov	r6,r21
8020c09c:	e009883a 	mov	r4,fp
8020c0a0:	020f2080 	call	8020f208 <__pow5mult>
8020c0a4:	d9800917 	ldw	r6,36(sp)
8020c0a8:	100b883a 	mov	r5,r2
8020c0ac:	e009883a 	mov	r4,fp
8020c0b0:	1023883a 	mov	r17,r2
8020c0b4:	020f0100 	call	8020f010 <__multiply>
8020c0b8:	1021883a 	mov	r16,r2
8020c0bc:	d8800a17 	ldw	r2,40(sp)
8020c0c0:	d9400917 	ldw	r5,36(sp)
8020c0c4:	e009883a 	mov	r4,fp
8020c0c8:	1545c83a 	sub	r2,r2,r21
8020c0cc:	d8800a15 	stw	r2,40(sp)
8020c0d0:	020ec700 	call	8020ec70 <_Bfree>
8020c0d4:	d8c00a17 	ldw	r3,40(sp)
8020c0d8:	18009f1e 	bne	r3,zero,8020c358 <_dtoa_r+0xce4>
8020c0dc:	05c00044 	movi	r23,1
8020c0e0:	e009883a 	mov	r4,fp
8020c0e4:	b80b883a 	mov	r5,r23
8020c0e8:	020efd40 	call	8020efd4 <__i2b>
8020c0ec:	d9000d17 	ldw	r4,52(sp)
8020c0f0:	102b883a 	mov	r21,r2
8020c0f4:	2000ce26 	beq	r4,zero,8020c430 <_dtoa_r+0xdbc>
8020c0f8:	200d883a 	mov	r6,r4
8020c0fc:	100b883a 	mov	r5,r2
8020c100:	e009883a 	mov	r4,fp
8020c104:	020f2080 	call	8020f208 <__pow5mult>
8020c108:	d9800317 	ldw	r6,12(sp)
8020c10c:	102b883a 	mov	r21,r2
8020c110:	b981810e 	bge	r23,r6,8020c718 <_dtoa_r+0x10a4>
8020c114:	0027883a 	mov	r19,zero
8020c118:	a8800417 	ldw	r2,16(r21)
8020c11c:	05c00804 	movi	r23,32
8020c120:	10800104 	addi	r2,r2,4
8020c124:	1085883a 	add	r2,r2,r2
8020c128:	1085883a 	add	r2,r2,r2
8020c12c:	a885883a 	add	r2,r21,r2
8020c130:	11000017 	ldw	r4,0(r2)
8020c134:	020eebc0 	call	8020eebc <__hi0bits>
8020c138:	b885c83a 	sub	r2,r23,r2
8020c13c:	1585883a 	add	r2,r2,r22
8020c140:	108007cc 	andi	r2,r2,31
8020c144:	1000b326 	beq	r2,zero,8020c414 <_dtoa_r+0xda0>
8020c148:	00c00804 	movi	r3,32
8020c14c:	1887c83a 	sub	r3,r3,r2
8020c150:	01000104 	movi	r4,4
8020c154:	20c2cd0e 	bge	r4,r3,8020cc8c <_dtoa_r+0x1618>
8020c158:	00c00704 	movi	r3,28
8020c15c:	1885c83a 	sub	r2,r3,r2
8020c160:	d8c00817 	ldw	r3,32(sp)
8020c164:	a0a9883a 	add	r20,r20,r2
8020c168:	b0ad883a 	add	r22,r22,r2
8020c16c:	1887883a 	add	r3,r3,r2
8020c170:	d8c00815 	stw	r3,32(sp)
8020c174:	d9800817 	ldw	r6,32(sp)
8020c178:	0180040e 	bge	zero,r6,8020c18c <_dtoa_r+0xb18>
8020c17c:	800b883a 	mov	r5,r16
8020c180:	e009883a 	mov	r4,fp
8020c184:	020f3480 	call	8020f348 <__lshift>
8020c188:	1021883a 	mov	r16,r2
8020c18c:	0580050e 	bge	zero,r22,8020c1a4 <_dtoa_r+0xb30>
8020c190:	a80b883a 	mov	r5,r21
8020c194:	b00d883a 	mov	r6,r22
8020c198:	e009883a 	mov	r4,fp
8020c19c:	020f3480 	call	8020f348 <__lshift>
8020c1a0:	102b883a 	mov	r21,r2
8020c1a4:	d9c00e17 	ldw	r7,56(sp)
8020c1a8:	3801211e 	bne	r7,zero,8020c630 <_dtoa_r+0xfbc>
8020c1ac:	d9800617 	ldw	r6,24(sp)
8020c1b0:	0181380e 	bge	zero,r6,8020c694 <_dtoa_r+0x1020>
8020c1b4:	d8c00b17 	ldw	r3,44(sp)
8020c1b8:	1800ab1e 	bne	r3,zero,8020c468 <_dtoa_r+0xdf4>
8020c1bc:	dc800717 	ldw	r18,28(sp)
8020c1c0:	dcc00617 	ldw	r19,24(sp)
8020c1c4:	9029883a 	mov	r20,r18
8020c1c8:	00000206 	br	8020c1d4 <_dtoa_r+0xb60>
8020c1cc:	020ec980 	call	8020ec98 <__multadd>
8020c1d0:	1021883a 	mov	r16,r2
8020c1d4:	a80b883a 	mov	r5,r21
8020c1d8:	8009883a 	mov	r4,r16
8020c1dc:	020b4740 	call	8020b474 <quorem>
8020c1e0:	10800c04 	addi	r2,r2,48
8020c1e4:	90800005 	stb	r2,0(r18)
8020c1e8:	94800044 	addi	r18,r18,1
8020c1ec:	9507c83a 	sub	r3,r18,r20
8020c1f0:	000f883a 	mov	r7,zero
8020c1f4:	01800284 	movi	r6,10
8020c1f8:	800b883a 	mov	r5,r16
8020c1fc:	e009883a 	mov	r4,fp
8020c200:	1cfff216 	blt	r3,r19,8020c1cc <__reset+0xfa1ec1cc>
8020c204:	1011883a 	mov	r8,r2
8020c208:	d8800617 	ldw	r2,24(sp)
8020c20c:	0082370e 	bge	zero,r2,8020caec <_dtoa_r+0x1478>
8020c210:	d9000717 	ldw	r4,28(sp)
8020c214:	0025883a 	mov	r18,zero
8020c218:	20af883a 	add	r23,r4,r2
8020c21c:	01800044 	movi	r6,1
8020c220:	800b883a 	mov	r5,r16
8020c224:	e009883a 	mov	r4,fp
8020c228:	da001715 	stw	r8,92(sp)
8020c22c:	020f3480 	call	8020f348 <__lshift>
8020c230:	a80b883a 	mov	r5,r21
8020c234:	1009883a 	mov	r4,r2
8020c238:	d8800915 	stw	r2,36(sp)
8020c23c:	020f4900 	call	8020f490 <__mcmp>
8020c240:	da001717 	ldw	r8,92(sp)
8020c244:	0081800e 	bge	zero,r2,8020c848 <_dtoa_r+0x11d4>
8020c248:	b93fffc3 	ldbu	r4,-1(r23)
8020c24c:	b8bfffc4 	addi	r2,r23,-1
8020c250:	1007883a 	mov	r3,r2
8020c254:	01800e44 	movi	r6,57
8020c258:	d9c00717 	ldw	r7,28(sp)
8020c25c:	00000506 	br	8020c274 <_dtoa_r+0xc00>
8020c260:	18ffffc4 	addi	r3,r3,-1
8020c264:	11c12326 	beq	r2,r7,8020c6f4 <_dtoa_r+0x1080>
8020c268:	19000003 	ldbu	r4,0(r3)
8020c26c:	102f883a 	mov	r23,r2
8020c270:	10bfffc4 	addi	r2,r2,-1
8020c274:	21403fcc 	andi	r5,r4,255
8020c278:	2940201c 	xori	r5,r5,128
8020c27c:	297fe004 	addi	r5,r5,-128
8020c280:	29bff726 	beq	r5,r6,8020c260 <__reset+0xfa1ec260>
8020c284:	21000044 	addi	r4,r4,1
8020c288:	11000005 	stb	r4,0(r2)
8020c28c:	a80b883a 	mov	r5,r21
8020c290:	e009883a 	mov	r4,fp
8020c294:	020ec700 	call	8020ec70 <_Bfree>
8020c298:	883ea026 	beq	r17,zero,8020bd1c <__reset+0xfa1ebd1c>
8020c29c:	90000426 	beq	r18,zero,8020c2b0 <_dtoa_r+0xc3c>
8020c2a0:	94400326 	beq	r18,r17,8020c2b0 <_dtoa_r+0xc3c>
8020c2a4:	900b883a 	mov	r5,r18
8020c2a8:	e009883a 	mov	r4,fp
8020c2ac:	020ec700 	call	8020ec70 <_Bfree>
8020c2b0:	880b883a 	mov	r5,r17
8020c2b4:	e009883a 	mov	r4,fp
8020c2b8:	020ec700 	call	8020ec70 <_Bfree>
8020c2bc:	003e9706 	br	8020bd1c <__reset+0xfa1ebd1c>
8020c2c0:	01800044 	movi	r6,1
8020c2c4:	d9800e15 	stw	r6,56(sp)
8020c2c8:	003d9606 	br	8020b924 <__reset+0xfa1eb924>
8020c2cc:	d8800817 	ldw	r2,32(sp)
8020c2d0:	d8c00517 	ldw	r3,20(sp)
8020c2d4:	d8000d15 	stw	zero,52(sp)
8020c2d8:	10c5c83a 	sub	r2,r2,r3
8020c2dc:	00c9c83a 	sub	r4,zero,r3
8020c2e0:	d8800815 	stw	r2,32(sp)
8020c2e4:	d9000a15 	stw	r4,40(sp)
8020c2e8:	003d9706 	br	8020b948 <__reset+0xfa1eb948>
8020c2ec:	05adc83a 	sub	r22,zero,r22
8020c2f0:	dd800815 	stw	r22,32(sp)
8020c2f4:	002d883a 	mov	r22,zero
8020c2f8:	003d8e06 	br	8020b934 <__reset+0xfa1eb934>
8020c2fc:	d9000517 	ldw	r4,20(sp)
8020c300:	02168740 	call	80216874 <__floatsidf>
8020c304:	100d883a 	mov	r6,r2
8020c308:	180f883a 	mov	r7,r3
8020c30c:	a009883a 	mov	r4,r20
8020c310:	880b883a 	mov	r5,r17
8020c314:	02155880 	call	80215588 <__eqdf2>
8020c318:	103d7126 	beq	r2,zero,8020b8e0 <__reset+0xfa1eb8e0>
8020c31c:	d9c00517 	ldw	r7,20(sp)
8020c320:	39ffffc4 	addi	r7,r7,-1
8020c324:	d9c00515 	stw	r7,20(sp)
8020c328:	003d6d06 	br	8020b8e0 <__reset+0xfa1eb8e0>
8020c32c:	dd400a17 	ldw	r21,40(sp)
8020c330:	dd000817 	ldw	r20,32(sp)
8020c334:	0023883a 	mov	r17,zero
8020c338:	003f4806 	br	8020c05c <__reset+0xfa1ec05c>
8020c33c:	10e3c83a 	sub	r17,r2,r3
8020c340:	9448983a 	sll	r4,r18,r17
8020c344:	003d3206 	br	8020b810 <__reset+0xfa1eb810>
8020c348:	d8000e15 	stw	zero,56(sp)
8020c34c:	003d7506 	br	8020b924 <__reset+0xfa1eb924>
8020c350:	b005883a 	mov	r2,r22
8020c354:	003f4506 	br	8020c06c <__reset+0xfa1ec06c>
8020c358:	dc000915 	stw	r16,36(sp)
8020c35c:	d9800a17 	ldw	r6,40(sp)
8020c360:	d9400917 	ldw	r5,36(sp)
8020c364:	e009883a 	mov	r4,fp
8020c368:	020f2080 	call	8020f208 <__pow5mult>
8020c36c:	1021883a 	mov	r16,r2
8020c370:	003f5a06 	br	8020c0dc <__reset+0xfa1ec0dc>
8020c374:	01c00044 	movi	r7,1
8020c378:	d9c00b15 	stw	r7,44(sp)
8020c37c:	d8802217 	ldw	r2,136(sp)
8020c380:	0081280e 	bge	zero,r2,8020c824 <_dtoa_r+0x11b0>
8020c384:	100d883a 	mov	r6,r2
8020c388:	1021883a 	mov	r16,r2
8020c38c:	d8800c15 	stw	r2,48(sp)
8020c390:	d8800615 	stw	r2,24(sp)
8020c394:	003d8806 	br	8020b9b8 <__reset+0xfa1eb9b8>
8020c398:	d8800617 	ldw	r2,24(sp)
8020c39c:	00be9b16 	blt	zero,r2,8020be0c <__reset+0xfa1ebe0c>
8020c3a0:	10010f1e 	bne	r2,zero,8020c7e0 <_dtoa_r+0x116c>
8020c3a4:	880b883a 	mov	r5,r17
8020c3a8:	000d883a 	mov	r6,zero
8020c3ac:	01d00534 	movhi	r7,16404
8020c3b0:	8009883a 	mov	r4,r16
8020c3b4:	02157e00 	call	802157e0 <__muldf3>
8020c3b8:	900d883a 	mov	r6,r18
8020c3bc:	980f883a 	mov	r7,r19
8020c3c0:	1009883a 	mov	r4,r2
8020c3c4:	180b883a 	mov	r5,r3
8020c3c8:	02156100 	call	80215610 <__gedf2>
8020c3cc:	002b883a 	mov	r21,zero
8020c3d0:	0023883a 	mov	r17,zero
8020c3d4:	1000bf16 	blt	r2,zero,8020c6d4 <_dtoa_r+0x1060>
8020c3d8:	d9802217 	ldw	r6,136(sp)
8020c3dc:	ddc00717 	ldw	r23,28(sp)
8020c3e0:	018c303a 	nor	r6,zero,r6
8020c3e4:	d9800515 	stw	r6,20(sp)
8020c3e8:	a80b883a 	mov	r5,r21
8020c3ec:	e009883a 	mov	r4,fp
8020c3f0:	020ec700 	call	8020ec70 <_Bfree>
8020c3f4:	883e4926 	beq	r17,zero,8020bd1c <__reset+0xfa1ebd1c>
8020c3f8:	003fad06 	br	8020c2b0 <__reset+0xfa1ec2b0>
8020c3fc:	d9c01117 	ldw	r7,68(sp)
8020c400:	3801bc26 	beq	r7,zero,8020caf4 <_dtoa_r+0x1480>
8020c404:	10810cc4 	addi	r2,r2,1075
8020c408:	dd400a17 	ldw	r21,40(sp)
8020c40c:	dd000817 	ldw	r20,32(sp)
8020c410:	003f0a06 	br	8020c03c <__reset+0xfa1ec03c>
8020c414:	00800704 	movi	r2,28
8020c418:	d9000817 	ldw	r4,32(sp)
8020c41c:	a0a9883a 	add	r20,r20,r2
8020c420:	b0ad883a 	add	r22,r22,r2
8020c424:	2089883a 	add	r4,r4,r2
8020c428:	d9000815 	stw	r4,32(sp)
8020c42c:	003f5106 	br	8020c174 <__reset+0xfa1ec174>
8020c430:	d8c00317 	ldw	r3,12(sp)
8020c434:	b8c1fc0e 	bge	r23,r3,8020cc28 <_dtoa_r+0x15b4>
8020c438:	0027883a 	mov	r19,zero
8020c43c:	b805883a 	mov	r2,r23
8020c440:	003f3e06 	br	8020c13c <__reset+0xfa1ec13c>
8020c444:	880b883a 	mov	r5,r17
8020c448:	e009883a 	mov	r4,fp
8020c44c:	000f883a 	mov	r7,zero
8020c450:	01800284 	movi	r6,10
8020c454:	020ec980 	call	8020ec98 <__multadd>
8020c458:	d9000c17 	ldw	r4,48(sp)
8020c45c:	1023883a 	mov	r17,r2
8020c460:	0102040e 	bge	zero,r4,8020cc74 <_dtoa_r+0x1600>
8020c464:	d9000615 	stw	r4,24(sp)
8020c468:	0500050e 	bge	zero,r20,8020c480 <_dtoa_r+0xe0c>
8020c46c:	880b883a 	mov	r5,r17
8020c470:	a00d883a 	mov	r6,r20
8020c474:	e009883a 	mov	r4,fp
8020c478:	020f3480 	call	8020f348 <__lshift>
8020c47c:	1023883a 	mov	r17,r2
8020c480:	9801241e 	bne	r19,zero,8020c914 <_dtoa_r+0x12a0>
8020c484:	8829883a 	mov	r20,r17
8020c488:	d9000617 	ldw	r4,24(sp)
8020c48c:	dcc00717 	ldw	r19,28(sp)
8020c490:	9480004c 	andi	r18,r18,1
8020c494:	20bfffc4 	addi	r2,r4,-1
8020c498:	9885883a 	add	r2,r19,r2
8020c49c:	d8800415 	stw	r2,16(sp)
8020c4a0:	dc800615 	stw	r18,24(sp)
8020c4a4:	a80b883a 	mov	r5,r21
8020c4a8:	8009883a 	mov	r4,r16
8020c4ac:	020b4740 	call	8020b474 <quorem>
8020c4b0:	880b883a 	mov	r5,r17
8020c4b4:	8009883a 	mov	r4,r16
8020c4b8:	102f883a 	mov	r23,r2
8020c4bc:	020f4900 	call	8020f490 <__mcmp>
8020c4c0:	a80b883a 	mov	r5,r21
8020c4c4:	a00d883a 	mov	r6,r20
8020c4c8:	e009883a 	mov	r4,fp
8020c4cc:	102d883a 	mov	r22,r2
8020c4d0:	020f4f00 	call	8020f4f0 <__mdiff>
8020c4d4:	1007883a 	mov	r3,r2
8020c4d8:	10800317 	ldw	r2,12(r2)
8020c4dc:	bc800c04 	addi	r18,r23,48
8020c4e0:	180b883a 	mov	r5,r3
8020c4e4:	10004e1e 	bne	r2,zero,8020c620 <_dtoa_r+0xfac>
8020c4e8:	8009883a 	mov	r4,r16
8020c4ec:	d8c01615 	stw	r3,88(sp)
8020c4f0:	020f4900 	call	8020f490 <__mcmp>
8020c4f4:	d8c01617 	ldw	r3,88(sp)
8020c4f8:	e009883a 	mov	r4,fp
8020c4fc:	d8801615 	stw	r2,88(sp)
8020c500:	180b883a 	mov	r5,r3
8020c504:	020ec700 	call	8020ec70 <_Bfree>
8020c508:	d8801617 	ldw	r2,88(sp)
8020c50c:	1000041e 	bne	r2,zero,8020c520 <_dtoa_r+0xeac>
8020c510:	d9800317 	ldw	r6,12(sp)
8020c514:	3000021e 	bne	r6,zero,8020c520 <_dtoa_r+0xeac>
8020c518:	d8c00617 	ldw	r3,24(sp)
8020c51c:	18003726 	beq	r3,zero,8020c5fc <_dtoa_r+0xf88>
8020c520:	b0002016 	blt	r22,zero,8020c5a4 <_dtoa_r+0xf30>
8020c524:	b000041e 	bne	r22,zero,8020c538 <_dtoa_r+0xec4>
8020c528:	d9000317 	ldw	r4,12(sp)
8020c52c:	2000021e 	bne	r4,zero,8020c538 <_dtoa_r+0xec4>
8020c530:	d8c00617 	ldw	r3,24(sp)
8020c534:	18001b26 	beq	r3,zero,8020c5a4 <_dtoa_r+0xf30>
8020c538:	00810716 	blt	zero,r2,8020c958 <_dtoa_r+0x12e4>
8020c53c:	d8c00417 	ldw	r3,16(sp)
8020c540:	9d800044 	addi	r22,r19,1
8020c544:	9c800005 	stb	r18,0(r19)
8020c548:	b02f883a 	mov	r23,r22
8020c54c:	98c10626 	beq	r19,r3,8020c968 <_dtoa_r+0x12f4>
8020c550:	800b883a 	mov	r5,r16
8020c554:	000f883a 	mov	r7,zero
8020c558:	01800284 	movi	r6,10
8020c55c:	e009883a 	mov	r4,fp
8020c560:	020ec980 	call	8020ec98 <__multadd>
8020c564:	1021883a 	mov	r16,r2
8020c568:	000f883a 	mov	r7,zero
8020c56c:	01800284 	movi	r6,10
8020c570:	880b883a 	mov	r5,r17
8020c574:	e009883a 	mov	r4,fp
8020c578:	8d002526 	beq	r17,r20,8020c610 <_dtoa_r+0xf9c>
8020c57c:	020ec980 	call	8020ec98 <__multadd>
8020c580:	a00b883a 	mov	r5,r20
8020c584:	000f883a 	mov	r7,zero
8020c588:	01800284 	movi	r6,10
8020c58c:	e009883a 	mov	r4,fp
8020c590:	1023883a 	mov	r17,r2
8020c594:	020ec980 	call	8020ec98 <__multadd>
8020c598:	1029883a 	mov	r20,r2
8020c59c:	b027883a 	mov	r19,r22
8020c5a0:	003fc006 	br	8020c4a4 <__reset+0xfa1ec4a4>
8020c5a4:	9011883a 	mov	r8,r18
8020c5a8:	00800e0e 	bge	zero,r2,8020c5e4 <_dtoa_r+0xf70>
8020c5ac:	800b883a 	mov	r5,r16
8020c5b0:	01800044 	movi	r6,1
8020c5b4:	e009883a 	mov	r4,fp
8020c5b8:	da001715 	stw	r8,92(sp)
8020c5bc:	020f3480 	call	8020f348 <__lshift>
8020c5c0:	a80b883a 	mov	r5,r21
8020c5c4:	1009883a 	mov	r4,r2
8020c5c8:	1021883a 	mov	r16,r2
8020c5cc:	020f4900 	call	8020f490 <__mcmp>
8020c5d0:	da001717 	ldw	r8,92(sp)
8020c5d4:	0081960e 	bge	zero,r2,8020cc30 <_dtoa_r+0x15bc>
8020c5d8:	00800e44 	movi	r2,57
8020c5dc:	40817026 	beq	r8,r2,8020cba0 <_dtoa_r+0x152c>
8020c5e0:	ba000c44 	addi	r8,r23,49
8020c5e4:	8825883a 	mov	r18,r17
8020c5e8:	9dc00044 	addi	r23,r19,1
8020c5ec:	9a000005 	stb	r8,0(r19)
8020c5f0:	a023883a 	mov	r17,r20
8020c5f4:	dc000915 	stw	r16,36(sp)
8020c5f8:	003f2406 	br	8020c28c <__reset+0xfa1ec28c>
8020c5fc:	00800e44 	movi	r2,57
8020c600:	9011883a 	mov	r8,r18
8020c604:	90816626 	beq	r18,r2,8020cba0 <_dtoa_r+0x152c>
8020c608:	05bff516 	blt	zero,r22,8020c5e0 <__reset+0xfa1ec5e0>
8020c60c:	003ff506 	br	8020c5e4 <__reset+0xfa1ec5e4>
8020c610:	020ec980 	call	8020ec98 <__multadd>
8020c614:	1023883a 	mov	r17,r2
8020c618:	1029883a 	mov	r20,r2
8020c61c:	003fdf06 	br	8020c59c <__reset+0xfa1ec59c>
8020c620:	e009883a 	mov	r4,fp
8020c624:	020ec700 	call	8020ec70 <_Bfree>
8020c628:	00800044 	movi	r2,1
8020c62c:	003fbc06 	br	8020c520 <__reset+0xfa1ec520>
8020c630:	a80b883a 	mov	r5,r21
8020c634:	8009883a 	mov	r4,r16
8020c638:	020f4900 	call	8020f490 <__mcmp>
8020c63c:	103edb0e 	bge	r2,zero,8020c1ac <__reset+0xfa1ec1ac>
8020c640:	800b883a 	mov	r5,r16
8020c644:	000f883a 	mov	r7,zero
8020c648:	01800284 	movi	r6,10
8020c64c:	e009883a 	mov	r4,fp
8020c650:	020ec980 	call	8020ec98 <__multadd>
8020c654:	1021883a 	mov	r16,r2
8020c658:	d8800517 	ldw	r2,20(sp)
8020c65c:	d8c00b17 	ldw	r3,44(sp)
8020c660:	10bfffc4 	addi	r2,r2,-1
8020c664:	d8800515 	stw	r2,20(sp)
8020c668:	183f761e 	bne	r3,zero,8020c444 <__reset+0xfa1ec444>
8020c66c:	d9000c17 	ldw	r4,48(sp)
8020c670:	0101730e 	bge	zero,r4,8020cc40 <_dtoa_r+0x15cc>
8020c674:	d9000615 	stw	r4,24(sp)
8020c678:	003ed006 	br	8020c1bc <__reset+0xfa1ec1bc>
8020c67c:	00800084 	movi	r2,2
8020c680:	3081861e 	bne	r6,r2,8020cc9c <_dtoa_r+0x1628>
8020c684:	d8000b15 	stw	zero,44(sp)
8020c688:	003f3c06 	br	8020c37c <__reset+0xfa1ec37c>
8020c68c:	dc000917 	ldw	r16,36(sp)
8020c690:	003e9206 	br	8020c0dc <__reset+0xfa1ec0dc>
8020c694:	d9c00317 	ldw	r7,12(sp)
8020c698:	00800084 	movi	r2,2
8020c69c:	11fec50e 	bge	r2,r7,8020c1b4 <__reset+0xfa1ec1b4>
8020c6a0:	d9000617 	ldw	r4,24(sp)
8020c6a4:	20013c1e 	bne	r4,zero,8020cb98 <_dtoa_r+0x1524>
8020c6a8:	a80b883a 	mov	r5,r21
8020c6ac:	000f883a 	mov	r7,zero
8020c6b0:	01800144 	movi	r6,5
8020c6b4:	e009883a 	mov	r4,fp
8020c6b8:	020ec980 	call	8020ec98 <__multadd>
8020c6bc:	100b883a 	mov	r5,r2
8020c6c0:	8009883a 	mov	r4,r16
8020c6c4:	102b883a 	mov	r21,r2
8020c6c8:	020f4900 	call	8020f490 <__mcmp>
8020c6cc:	dc000915 	stw	r16,36(sp)
8020c6d0:	00bf410e 	bge	zero,r2,8020c3d8 <__reset+0xfa1ec3d8>
8020c6d4:	d9c00717 	ldw	r7,28(sp)
8020c6d8:	00800c44 	movi	r2,49
8020c6dc:	38800005 	stb	r2,0(r7)
8020c6e0:	d8800517 	ldw	r2,20(sp)
8020c6e4:	3dc00044 	addi	r23,r7,1
8020c6e8:	10800044 	addi	r2,r2,1
8020c6ec:	d8800515 	stw	r2,20(sp)
8020c6f0:	003f3d06 	br	8020c3e8 <__reset+0xfa1ec3e8>
8020c6f4:	d9800517 	ldw	r6,20(sp)
8020c6f8:	d9c00717 	ldw	r7,28(sp)
8020c6fc:	00800c44 	movi	r2,49
8020c700:	31800044 	addi	r6,r6,1
8020c704:	d9800515 	stw	r6,20(sp)
8020c708:	38800005 	stb	r2,0(r7)
8020c70c:	003edf06 	br	8020c28c <__reset+0xfa1ec28c>
8020c710:	d8000b15 	stw	zero,44(sp)
8020c714:	003c9f06 	br	8020b994 <__reset+0xfa1eb994>
8020c718:	903e7e1e 	bne	r18,zero,8020c114 <__reset+0xfa1ec114>
8020c71c:	00800434 	movhi	r2,16
8020c720:	10bfffc4 	addi	r2,r2,-1
8020c724:	9884703a 	and	r2,r19,r2
8020c728:	1000ea1e 	bne	r2,zero,8020cad4 <_dtoa_r+0x1460>
8020c72c:	9cdffc2c 	andhi	r19,r19,32752
8020c730:	9800e826 	beq	r19,zero,8020cad4 <_dtoa_r+0x1460>
8020c734:	d9c00817 	ldw	r7,32(sp)
8020c738:	b5800044 	addi	r22,r22,1
8020c73c:	04c00044 	movi	r19,1
8020c740:	39c00044 	addi	r7,r7,1
8020c744:	d9c00815 	stw	r7,32(sp)
8020c748:	d8800d17 	ldw	r2,52(sp)
8020c74c:	103e721e 	bne	r2,zero,8020c118 <__reset+0xfa1ec118>
8020c750:	00800044 	movi	r2,1
8020c754:	003e7906 	br	8020c13c <__reset+0xfa1ec13c>
8020c758:	8009883a 	mov	r4,r16
8020c75c:	02168740 	call	80216874 <__floatsidf>
8020c760:	d9800f17 	ldw	r6,60(sp)
8020c764:	d9c01017 	ldw	r7,64(sp)
8020c768:	1009883a 	mov	r4,r2
8020c76c:	180b883a 	mov	r5,r3
8020c770:	02157e00 	call	802157e0 <__muldf3>
8020c774:	000d883a 	mov	r6,zero
8020c778:	01d00734 	movhi	r7,16412
8020c77c:	1009883a 	mov	r4,r2
8020c780:	180b883a 	mov	r5,r3
8020c784:	02143f40 	call	802143f4 <__adddf3>
8020c788:	047f3034 	movhi	r17,64704
8020c78c:	1021883a 	mov	r16,r2
8020c790:	1c63883a 	add	r17,r3,r17
8020c794:	d9000f17 	ldw	r4,60(sp)
8020c798:	d9401017 	ldw	r5,64(sp)
8020c79c:	000d883a 	mov	r6,zero
8020c7a0:	01d00534 	movhi	r7,16404
8020c7a4:	0215ef80 	call	80215ef8 <__subdf3>
8020c7a8:	800d883a 	mov	r6,r16
8020c7ac:	880f883a 	mov	r7,r17
8020c7b0:	1009883a 	mov	r4,r2
8020c7b4:	180b883a 	mov	r5,r3
8020c7b8:	102b883a 	mov	r21,r2
8020c7bc:	1829883a 	mov	r20,r3
8020c7c0:	02156100 	call	80215610 <__gedf2>
8020c7c4:	00806c16 	blt	zero,r2,8020c978 <_dtoa_r+0x1304>
8020c7c8:	89e0003c 	xorhi	r7,r17,32768
8020c7cc:	800d883a 	mov	r6,r16
8020c7d0:	a809883a 	mov	r4,r21
8020c7d4:	a00b883a 	mov	r5,r20
8020c7d8:	02156ec0 	call	802156ec <__ledf2>
8020c7dc:	103d7e0e 	bge	r2,zero,8020bdd8 <__reset+0xfa1ebdd8>
8020c7e0:	002b883a 	mov	r21,zero
8020c7e4:	0023883a 	mov	r17,zero
8020c7e8:	003efb06 	br	8020c3d8 <__reset+0xfa1ec3d8>
8020c7ec:	d8800717 	ldw	r2,28(sp)
8020c7f0:	003bd006 	br	8020b734 <__reset+0xfa1eb734>
8020c7f4:	d9000a17 	ldw	r4,40(sp)
8020c7f8:	d9800d17 	ldw	r6,52(sp)
8020c7fc:	dd400a15 	stw	r21,40(sp)
8020c800:	a905c83a 	sub	r2,r21,r4
8020c804:	308d883a 	add	r6,r6,r2
8020c808:	d9800d15 	stw	r6,52(sp)
8020c80c:	002b883a 	mov	r21,zero
8020c810:	003e0606 	br	8020c02c <__reset+0xfa1ec02c>
8020c814:	9023883a 	mov	r17,r18
8020c818:	9829883a 	mov	r20,r19
8020c81c:	04000084 	movi	r16,2
8020c820:	003c9206 	br	8020ba6c <__reset+0xfa1eba6c>
8020c824:	04000044 	movi	r16,1
8020c828:	dc000c15 	stw	r16,48(sp)
8020c82c:	dc000615 	stw	r16,24(sp)
8020c830:	dc002215 	stw	r16,136(sp)
8020c834:	e0001115 	stw	zero,68(fp)
8020c838:	000b883a 	mov	r5,zero
8020c83c:	003c6906 	br	8020b9e4 <__reset+0xfa1eb9e4>
8020c840:	3021883a 	mov	r16,r6
8020c844:	003ffb06 	br	8020c834 <__reset+0xfa1ec834>
8020c848:	1000021e 	bne	r2,zero,8020c854 <_dtoa_r+0x11e0>
8020c84c:	4200004c 	andi	r8,r8,1
8020c850:	403e7d1e 	bne	r8,zero,8020c248 <__reset+0xfa1ec248>
8020c854:	01000c04 	movi	r4,48
8020c858:	00000106 	br	8020c860 <_dtoa_r+0x11ec>
8020c85c:	102f883a 	mov	r23,r2
8020c860:	b8bfffc4 	addi	r2,r23,-1
8020c864:	10c00007 	ldb	r3,0(r2)
8020c868:	193ffc26 	beq	r3,r4,8020c85c <__reset+0xfa1ec85c>
8020c86c:	003e8706 	br	8020c28c <__reset+0xfa1ec28c>
8020c870:	d8800517 	ldw	r2,20(sp)
8020c874:	00a3c83a 	sub	r17,zero,r2
8020c878:	8800a426 	beq	r17,zero,8020cb0c <_dtoa_r+0x1498>
8020c87c:	888003cc 	andi	r2,r17,15
8020c880:	100490fa 	slli	r2,r2,3
8020c884:	00e008b4 	movhi	r3,32802
8020c888:	18f67a04 	addi	r3,r3,-9752
8020c88c:	1885883a 	add	r2,r3,r2
8020c890:	11800017 	ldw	r6,0(r2)
8020c894:	11c00117 	ldw	r7,4(r2)
8020c898:	9009883a 	mov	r4,r18
8020c89c:	980b883a 	mov	r5,r19
8020c8a0:	8823d13a 	srai	r17,r17,4
8020c8a4:	02157e00 	call	802157e0 <__muldf3>
8020c8a8:	d8800f15 	stw	r2,60(sp)
8020c8ac:	d8c01015 	stw	r3,64(sp)
8020c8b0:	8800e826 	beq	r17,zero,8020cc54 <_dtoa_r+0x15e0>
8020c8b4:	052008b4 	movhi	r20,32802
8020c8b8:	a5367004 	addi	r20,r20,-9792
8020c8bc:	04000084 	movi	r16,2
8020c8c0:	8980004c 	andi	r6,r17,1
8020c8c4:	1009883a 	mov	r4,r2
8020c8c8:	8823d07a 	srai	r17,r17,1
8020c8cc:	180b883a 	mov	r5,r3
8020c8d0:	30000426 	beq	r6,zero,8020c8e4 <_dtoa_r+0x1270>
8020c8d4:	a1800017 	ldw	r6,0(r20)
8020c8d8:	a1c00117 	ldw	r7,4(r20)
8020c8dc:	84000044 	addi	r16,r16,1
8020c8e0:	02157e00 	call	802157e0 <__muldf3>
8020c8e4:	a5000204 	addi	r20,r20,8
8020c8e8:	883ff51e 	bne	r17,zero,8020c8c0 <__reset+0xfa1ec8c0>
8020c8ec:	d8800f15 	stw	r2,60(sp)
8020c8f0:	d8c01015 	stw	r3,64(sp)
8020c8f4:	003c7606 	br	8020bad0 <__reset+0xfa1ebad0>
8020c8f8:	00c00c04 	movi	r3,48
8020c8fc:	10c00005 	stb	r3,0(r2)
8020c900:	d8c00517 	ldw	r3,20(sp)
8020c904:	bd3fffc3 	ldbu	r20,-1(r23)
8020c908:	18c00044 	addi	r3,r3,1
8020c90c:	d8c00515 	stw	r3,20(sp)
8020c910:	003db906 	br	8020bff8 <__reset+0xfa1ebff8>
8020c914:	89400117 	ldw	r5,4(r17)
8020c918:	e009883a 	mov	r4,fp
8020c91c:	020ebc80 	call	8020ebc8 <_Balloc>
8020c920:	89800417 	ldw	r6,16(r17)
8020c924:	89400304 	addi	r5,r17,12
8020c928:	11000304 	addi	r4,r2,12
8020c92c:	31800084 	addi	r6,r6,2
8020c930:	318d883a 	add	r6,r6,r6
8020c934:	318d883a 	add	r6,r6,r6
8020c938:	1027883a 	mov	r19,r2
8020c93c:	0206a940 	call	80206a94 <memcpy>
8020c940:	01800044 	movi	r6,1
8020c944:	980b883a 	mov	r5,r19
8020c948:	e009883a 	mov	r4,fp
8020c94c:	020f3480 	call	8020f348 <__lshift>
8020c950:	1029883a 	mov	r20,r2
8020c954:	003ecc06 	br	8020c488 <__reset+0xfa1ec488>
8020c958:	00800e44 	movi	r2,57
8020c95c:	90809026 	beq	r18,r2,8020cba0 <_dtoa_r+0x152c>
8020c960:	92000044 	addi	r8,r18,1
8020c964:	003f1f06 	br	8020c5e4 <__reset+0xfa1ec5e4>
8020c968:	9011883a 	mov	r8,r18
8020c96c:	8825883a 	mov	r18,r17
8020c970:	a023883a 	mov	r17,r20
8020c974:	003e2906 	br	8020c21c <__reset+0xfa1ec21c>
8020c978:	002b883a 	mov	r21,zero
8020c97c:	0023883a 	mov	r17,zero
8020c980:	003f5406 	br	8020c6d4 <__reset+0xfa1ec6d4>
8020c984:	61bfffc4 	addi	r6,r12,-1
8020c988:	300490fa 	slli	r2,r6,3
8020c98c:	00e008b4 	movhi	r3,32802
8020c990:	18f67a04 	addi	r3,r3,-9752
8020c994:	1885883a 	add	r2,r3,r2
8020c998:	11000017 	ldw	r4,0(r2)
8020c99c:	11400117 	ldw	r5,4(r2)
8020c9a0:	d8800717 	ldw	r2,28(sp)
8020c9a4:	880f883a 	mov	r7,r17
8020c9a8:	d9801215 	stw	r6,72(sp)
8020c9ac:	800d883a 	mov	r6,r16
8020c9b0:	db001615 	stw	r12,88(sp)
8020c9b4:	15c00044 	addi	r23,r2,1
8020c9b8:	02157e00 	call	802157e0 <__muldf3>
8020c9bc:	d9401017 	ldw	r5,64(sp)
8020c9c0:	d9000f17 	ldw	r4,60(sp)
8020c9c4:	d8c01515 	stw	r3,84(sp)
8020c9c8:	d8801415 	stw	r2,80(sp)
8020c9cc:	02167f40 	call	802167f4 <__fixdfsi>
8020c9d0:	1009883a 	mov	r4,r2
8020c9d4:	1021883a 	mov	r16,r2
8020c9d8:	02168740 	call	80216874 <__floatsidf>
8020c9dc:	d9000f17 	ldw	r4,60(sp)
8020c9e0:	d9401017 	ldw	r5,64(sp)
8020c9e4:	100d883a 	mov	r6,r2
8020c9e8:	180f883a 	mov	r7,r3
8020c9ec:	0215ef80 	call	80215ef8 <__subdf3>
8020c9f0:	1829883a 	mov	r20,r3
8020c9f4:	d8c00717 	ldw	r3,28(sp)
8020c9f8:	84000c04 	addi	r16,r16,48
8020c9fc:	1023883a 	mov	r17,r2
8020ca00:	1c000005 	stb	r16,0(r3)
8020ca04:	db001617 	ldw	r12,88(sp)
8020ca08:	00800044 	movi	r2,1
8020ca0c:	60802226 	beq	r12,r2,8020ca98 <_dtoa_r+0x1424>
8020ca10:	d9c00717 	ldw	r7,28(sp)
8020ca14:	8805883a 	mov	r2,r17
8020ca18:	b82b883a 	mov	r21,r23
8020ca1c:	3b19883a 	add	r12,r7,r12
8020ca20:	6023883a 	mov	r17,r12
8020ca24:	a007883a 	mov	r3,r20
8020ca28:	dc800f15 	stw	r18,60(sp)
8020ca2c:	000d883a 	mov	r6,zero
8020ca30:	01d00934 	movhi	r7,16420
8020ca34:	1009883a 	mov	r4,r2
8020ca38:	180b883a 	mov	r5,r3
8020ca3c:	02157e00 	call	802157e0 <__muldf3>
8020ca40:	180b883a 	mov	r5,r3
8020ca44:	1009883a 	mov	r4,r2
8020ca48:	1829883a 	mov	r20,r3
8020ca4c:	1025883a 	mov	r18,r2
8020ca50:	02167f40 	call	802167f4 <__fixdfsi>
8020ca54:	1009883a 	mov	r4,r2
8020ca58:	1021883a 	mov	r16,r2
8020ca5c:	02168740 	call	80216874 <__floatsidf>
8020ca60:	100d883a 	mov	r6,r2
8020ca64:	180f883a 	mov	r7,r3
8020ca68:	9009883a 	mov	r4,r18
8020ca6c:	a00b883a 	mov	r5,r20
8020ca70:	84000c04 	addi	r16,r16,48
8020ca74:	0215ef80 	call	80215ef8 <__subdf3>
8020ca78:	ad400044 	addi	r21,r21,1
8020ca7c:	ac3fffc5 	stb	r16,-1(r21)
8020ca80:	ac7fea1e 	bne	r21,r17,8020ca2c <__reset+0xfa1eca2c>
8020ca84:	1023883a 	mov	r17,r2
8020ca88:	d8801217 	ldw	r2,72(sp)
8020ca8c:	dc800f17 	ldw	r18,60(sp)
8020ca90:	1829883a 	mov	r20,r3
8020ca94:	b8af883a 	add	r23,r23,r2
8020ca98:	d9001417 	ldw	r4,80(sp)
8020ca9c:	d9401517 	ldw	r5,84(sp)
8020caa0:	000d883a 	mov	r6,zero
8020caa4:	01cff834 	movhi	r7,16352
8020caa8:	02143f40 	call	802143f4 <__adddf3>
8020caac:	880d883a 	mov	r6,r17
8020cab0:	a00f883a 	mov	r7,r20
8020cab4:	1009883a 	mov	r4,r2
8020cab8:	180b883a 	mov	r5,r3
8020cabc:	02156ec0 	call	802156ec <__ledf2>
8020cac0:	10003e0e 	bge	r2,zero,8020cbbc <_dtoa_r+0x1548>
8020cac4:	d9001317 	ldw	r4,76(sp)
8020cac8:	bd3fffc3 	ldbu	r20,-1(r23)
8020cacc:	d9000515 	stw	r4,20(sp)
8020cad0:	003d3b06 	br	8020bfc0 <__reset+0xfa1ebfc0>
8020cad4:	0027883a 	mov	r19,zero
8020cad8:	003f1b06 	br	8020c748 <__reset+0xfa1ec748>
8020cadc:	d8800817 	ldw	r2,32(sp)
8020cae0:	11e9c83a 	sub	r20,r2,r7
8020cae4:	0005883a 	mov	r2,zero
8020cae8:	003d5406 	br	8020c03c <__reset+0xfa1ec03c>
8020caec:	00800044 	movi	r2,1
8020caf0:	003dc706 	br	8020c210 <__reset+0xfa1ec210>
8020caf4:	d8c00217 	ldw	r3,8(sp)
8020caf8:	00800d84 	movi	r2,54
8020cafc:	dd400a17 	ldw	r21,40(sp)
8020cb00:	10c5c83a 	sub	r2,r2,r3
8020cb04:	dd000817 	ldw	r20,32(sp)
8020cb08:	003d4c06 	br	8020c03c <__reset+0xfa1ec03c>
8020cb0c:	dc800f15 	stw	r18,60(sp)
8020cb10:	dcc01015 	stw	r19,64(sp)
8020cb14:	04000084 	movi	r16,2
8020cb18:	003bed06 	br	8020bad0 <__reset+0xfa1ebad0>
8020cb1c:	d9000617 	ldw	r4,24(sp)
8020cb20:	203f0d26 	beq	r4,zero,8020c758 <__reset+0xfa1ec758>
8020cb24:	d9800c17 	ldw	r6,48(sp)
8020cb28:	01bcab0e 	bge	zero,r6,8020bdd8 <__reset+0xfa1ebdd8>
8020cb2c:	d9401017 	ldw	r5,64(sp)
8020cb30:	d9000f17 	ldw	r4,60(sp)
8020cb34:	000d883a 	mov	r6,zero
8020cb38:	01d00934 	movhi	r7,16420
8020cb3c:	02157e00 	call	802157e0 <__muldf3>
8020cb40:	81000044 	addi	r4,r16,1
8020cb44:	d8800f15 	stw	r2,60(sp)
8020cb48:	d8c01015 	stw	r3,64(sp)
8020cb4c:	02168740 	call	80216874 <__floatsidf>
8020cb50:	d9800f17 	ldw	r6,60(sp)
8020cb54:	d9c01017 	ldw	r7,64(sp)
8020cb58:	1009883a 	mov	r4,r2
8020cb5c:	180b883a 	mov	r5,r3
8020cb60:	02157e00 	call	802157e0 <__muldf3>
8020cb64:	01d00734 	movhi	r7,16412
8020cb68:	000d883a 	mov	r6,zero
8020cb6c:	1009883a 	mov	r4,r2
8020cb70:	180b883a 	mov	r5,r3
8020cb74:	02143f40 	call	802143f4 <__adddf3>
8020cb78:	d9c00517 	ldw	r7,20(sp)
8020cb7c:	047f3034 	movhi	r17,64704
8020cb80:	1021883a 	mov	r16,r2
8020cb84:	39ffffc4 	addi	r7,r7,-1
8020cb88:	d9c01315 	stw	r7,76(sp)
8020cb8c:	1c63883a 	add	r17,r3,r17
8020cb90:	db000c17 	ldw	r12,48(sp)
8020cb94:	003bea06 	br	8020bb40 <__reset+0xfa1ebb40>
8020cb98:	dc000915 	stw	r16,36(sp)
8020cb9c:	003e0e06 	br	8020c3d8 <__reset+0xfa1ec3d8>
8020cba0:	01000e44 	movi	r4,57
8020cba4:	8825883a 	mov	r18,r17
8020cba8:	9dc00044 	addi	r23,r19,1
8020cbac:	99000005 	stb	r4,0(r19)
8020cbb0:	a023883a 	mov	r17,r20
8020cbb4:	dc000915 	stw	r16,36(sp)
8020cbb8:	003da406 	br	8020c24c <__reset+0xfa1ec24c>
8020cbbc:	d9801417 	ldw	r6,80(sp)
8020cbc0:	d9c01517 	ldw	r7,84(sp)
8020cbc4:	0009883a 	mov	r4,zero
8020cbc8:	014ff834 	movhi	r5,16352
8020cbcc:	0215ef80 	call	80215ef8 <__subdf3>
8020cbd0:	880d883a 	mov	r6,r17
8020cbd4:	a00f883a 	mov	r7,r20
8020cbd8:	1009883a 	mov	r4,r2
8020cbdc:	180b883a 	mov	r5,r3
8020cbe0:	02156100 	call	80215610 <__gedf2>
8020cbe4:	00bc7c0e 	bge	zero,r2,8020bdd8 <__reset+0xfa1ebdd8>
8020cbe8:	01000c04 	movi	r4,48
8020cbec:	00000106 	br	8020cbf4 <_dtoa_r+0x1580>
8020cbf0:	102f883a 	mov	r23,r2
8020cbf4:	b8bfffc4 	addi	r2,r23,-1
8020cbf8:	10c00007 	ldb	r3,0(r2)
8020cbfc:	193ffc26 	beq	r3,r4,8020cbf0 <__reset+0xfa1ecbf0>
8020cc00:	d9801317 	ldw	r6,76(sp)
8020cc04:	d9800515 	stw	r6,20(sp)
8020cc08:	003c4406 	br	8020bd1c <__reset+0xfa1ebd1c>
8020cc0c:	d9801317 	ldw	r6,76(sp)
8020cc10:	d9800515 	stw	r6,20(sp)
8020cc14:	003cea06 	br	8020bfc0 <__reset+0xfa1ebfc0>
8020cc18:	dd800f17 	ldw	r22,60(sp)
8020cc1c:	dcc01017 	ldw	r19,64(sp)
8020cc20:	dc801217 	ldw	r18,72(sp)
8020cc24:	003c6c06 	br	8020bdd8 <__reset+0xfa1ebdd8>
8020cc28:	903e031e 	bne	r18,zero,8020c438 <__reset+0xfa1ec438>
8020cc2c:	003ebb06 	br	8020c71c <__reset+0xfa1ec71c>
8020cc30:	103e6c1e 	bne	r2,zero,8020c5e4 <__reset+0xfa1ec5e4>
8020cc34:	4080004c 	andi	r2,r8,1
8020cc38:	103e6a26 	beq	r2,zero,8020c5e4 <__reset+0xfa1ec5e4>
8020cc3c:	003e6606 	br	8020c5d8 <__reset+0xfa1ec5d8>
8020cc40:	d8c00317 	ldw	r3,12(sp)
8020cc44:	00800084 	movi	r2,2
8020cc48:	10c02916 	blt	r2,r3,8020ccf0 <_dtoa_r+0x167c>
8020cc4c:	d9000c17 	ldw	r4,48(sp)
8020cc50:	003e8806 	br	8020c674 <__reset+0xfa1ec674>
8020cc54:	04000084 	movi	r16,2
8020cc58:	003b9d06 	br	8020bad0 <__reset+0xfa1ebad0>
8020cc5c:	d9001317 	ldw	r4,76(sp)
8020cc60:	d9000515 	stw	r4,20(sp)
8020cc64:	003cd606 	br	8020bfc0 <__reset+0xfa1ebfc0>
8020cc68:	d8801317 	ldw	r2,76(sp)
8020cc6c:	d8800515 	stw	r2,20(sp)
8020cc70:	003c2a06 	br	8020bd1c <__reset+0xfa1ebd1c>
8020cc74:	d9800317 	ldw	r6,12(sp)
8020cc78:	00800084 	movi	r2,2
8020cc7c:	11801516 	blt	r2,r6,8020ccd4 <_dtoa_r+0x1660>
8020cc80:	d9c00c17 	ldw	r7,48(sp)
8020cc84:	d9c00615 	stw	r7,24(sp)
8020cc88:	003df706 	br	8020c468 <__reset+0xfa1ec468>
8020cc8c:	193d3926 	beq	r3,r4,8020c174 <__reset+0xfa1ec174>
8020cc90:	00c00f04 	movi	r3,60
8020cc94:	1885c83a 	sub	r2,r3,r2
8020cc98:	003ddf06 	br	8020c418 <__reset+0xfa1ec418>
8020cc9c:	e009883a 	mov	r4,fp
8020cca0:	e0001115 	stw	zero,68(fp)
8020cca4:	000b883a 	mov	r5,zero
8020cca8:	020ebc80 	call	8020ebc8 <_Balloc>
8020ccac:	d8800715 	stw	r2,28(sp)
8020ccb0:	d8c00717 	ldw	r3,28(sp)
8020ccb4:	00bfffc4 	movi	r2,-1
8020ccb8:	01000044 	movi	r4,1
8020ccbc:	d8800c15 	stw	r2,48(sp)
8020ccc0:	e0c01015 	stw	r3,64(fp)
8020ccc4:	d9000b15 	stw	r4,44(sp)
8020ccc8:	d8800615 	stw	r2,24(sp)
8020cccc:	d8002215 	stw	zero,136(sp)
8020ccd0:	003c4106 	br	8020bdd8 <__reset+0xfa1ebdd8>
8020ccd4:	d8c00c17 	ldw	r3,48(sp)
8020ccd8:	d8c00615 	stw	r3,24(sp)
8020ccdc:	003e7006 	br	8020c6a0 <__reset+0xfa1ec6a0>
8020cce0:	04400044 	movi	r17,1
8020cce4:	003b2006 	br	8020b968 <__reset+0xfa1eb968>
8020cce8:	000b883a 	mov	r5,zero
8020ccec:	003b3d06 	br	8020b9e4 <__reset+0xfa1eb9e4>
8020ccf0:	d8800c17 	ldw	r2,48(sp)
8020ccf4:	d8800615 	stw	r2,24(sp)
8020ccf8:	003e6906 	br	8020c6a0 <__reset+0xfa1ec6a0>

8020ccfc <__sflush_r>:
8020ccfc:	2880030b 	ldhu	r2,12(r5)
8020cd00:	defffb04 	addi	sp,sp,-20
8020cd04:	dcc00315 	stw	r19,12(sp)
8020cd08:	dc400115 	stw	r17,4(sp)
8020cd0c:	dfc00415 	stw	ra,16(sp)
8020cd10:	dc800215 	stw	r18,8(sp)
8020cd14:	dc000015 	stw	r16,0(sp)
8020cd18:	10c0020c 	andi	r3,r2,8
8020cd1c:	2823883a 	mov	r17,r5
8020cd20:	2027883a 	mov	r19,r4
8020cd24:	1800311e 	bne	r3,zero,8020cdec <__sflush_r+0xf0>
8020cd28:	28c00117 	ldw	r3,4(r5)
8020cd2c:	10820014 	ori	r2,r2,2048
8020cd30:	2880030d 	sth	r2,12(r5)
8020cd34:	00c04b0e 	bge	zero,r3,8020ce64 <__sflush_r+0x168>
8020cd38:	8a000a17 	ldw	r8,40(r17)
8020cd3c:	40002326 	beq	r8,zero,8020cdcc <__sflush_r+0xd0>
8020cd40:	9c000017 	ldw	r16,0(r19)
8020cd44:	10c4000c 	andi	r3,r2,4096
8020cd48:	98000015 	stw	zero,0(r19)
8020cd4c:	18004826 	beq	r3,zero,8020ce70 <__sflush_r+0x174>
8020cd50:	89801417 	ldw	r6,80(r17)
8020cd54:	10c0010c 	andi	r3,r2,4
8020cd58:	18000626 	beq	r3,zero,8020cd74 <__sflush_r+0x78>
8020cd5c:	88c00117 	ldw	r3,4(r17)
8020cd60:	88800c17 	ldw	r2,48(r17)
8020cd64:	30cdc83a 	sub	r6,r6,r3
8020cd68:	10000226 	beq	r2,zero,8020cd74 <__sflush_r+0x78>
8020cd6c:	88800f17 	ldw	r2,60(r17)
8020cd70:	308dc83a 	sub	r6,r6,r2
8020cd74:	89400717 	ldw	r5,28(r17)
8020cd78:	000f883a 	mov	r7,zero
8020cd7c:	9809883a 	mov	r4,r19
8020cd80:	403ee83a 	callr	r8
8020cd84:	00ffffc4 	movi	r3,-1
8020cd88:	10c04426 	beq	r2,r3,8020ce9c <__sflush_r+0x1a0>
8020cd8c:	88c0030b 	ldhu	r3,12(r17)
8020cd90:	89000417 	ldw	r4,16(r17)
8020cd94:	88000115 	stw	zero,4(r17)
8020cd98:	197dffcc 	andi	r5,r3,63487
8020cd9c:	8940030d 	sth	r5,12(r17)
8020cda0:	89000015 	stw	r4,0(r17)
8020cda4:	18c4000c 	andi	r3,r3,4096
8020cda8:	18002c1e 	bne	r3,zero,8020ce5c <__sflush_r+0x160>
8020cdac:	89400c17 	ldw	r5,48(r17)
8020cdb0:	9c000015 	stw	r16,0(r19)
8020cdb4:	28000526 	beq	r5,zero,8020cdcc <__sflush_r+0xd0>
8020cdb8:	88801004 	addi	r2,r17,64
8020cdbc:	28800226 	beq	r5,r2,8020cdc8 <__sflush_r+0xcc>
8020cdc0:	9809883a 	mov	r4,r19
8020cdc4:	020d4680 	call	8020d468 <_free_r>
8020cdc8:	88000c15 	stw	zero,48(r17)
8020cdcc:	0005883a 	mov	r2,zero
8020cdd0:	dfc00417 	ldw	ra,16(sp)
8020cdd4:	dcc00317 	ldw	r19,12(sp)
8020cdd8:	dc800217 	ldw	r18,8(sp)
8020cddc:	dc400117 	ldw	r17,4(sp)
8020cde0:	dc000017 	ldw	r16,0(sp)
8020cde4:	dec00504 	addi	sp,sp,20
8020cde8:	f800283a 	ret
8020cdec:	2c800417 	ldw	r18,16(r5)
8020cdf0:	903ff626 	beq	r18,zero,8020cdcc <__reset+0xfa1ecdcc>
8020cdf4:	2c000017 	ldw	r16,0(r5)
8020cdf8:	108000cc 	andi	r2,r2,3
8020cdfc:	2c800015 	stw	r18,0(r5)
8020ce00:	84a1c83a 	sub	r16,r16,r18
8020ce04:	1000131e 	bne	r2,zero,8020ce54 <__sflush_r+0x158>
8020ce08:	28800517 	ldw	r2,20(r5)
8020ce0c:	88800215 	stw	r2,8(r17)
8020ce10:	04000316 	blt	zero,r16,8020ce20 <__sflush_r+0x124>
8020ce14:	003fed06 	br	8020cdcc <__reset+0xfa1ecdcc>
8020ce18:	90a5883a 	add	r18,r18,r2
8020ce1c:	043feb0e 	bge	zero,r16,8020cdcc <__reset+0xfa1ecdcc>
8020ce20:	88800917 	ldw	r2,36(r17)
8020ce24:	89400717 	ldw	r5,28(r17)
8020ce28:	800f883a 	mov	r7,r16
8020ce2c:	900d883a 	mov	r6,r18
8020ce30:	9809883a 	mov	r4,r19
8020ce34:	103ee83a 	callr	r2
8020ce38:	80a1c83a 	sub	r16,r16,r2
8020ce3c:	00bff616 	blt	zero,r2,8020ce18 <__reset+0xfa1ece18>
8020ce40:	88c0030b 	ldhu	r3,12(r17)
8020ce44:	00bfffc4 	movi	r2,-1
8020ce48:	18c01014 	ori	r3,r3,64
8020ce4c:	88c0030d 	sth	r3,12(r17)
8020ce50:	003fdf06 	br	8020cdd0 <__reset+0xfa1ecdd0>
8020ce54:	0005883a 	mov	r2,zero
8020ce58:	003fec06 	br	8020ce0c <__reset+0xfa1ece0c>
8020ce5c:	88801415 	stw	r2,80(r17)
8020ce60:	003fd206 	br	8020cdac <__reset+0xfa1ecdac>
8020ce64:	28c00f17 	ldw	r3,60(r5)
8020ce68:	00ffb316 	blt	zero,r3,8020cd38 <__reset+0xfa1ecd38>
8020ce6c:	003fd706 	br	8020cdcc <__reset+0xfa1ecdcc>
8020ce70:	89400717 	ldw	r5,28(r17)
8020ce74:	000d883a 	mov	r6,zero
8020ce78:	01c00044 	movi	r7,1
8020ce7c:	9809883a 	mov	r4,r19
8020ce80:	403ee83a 	callr	r8
8020ce84:	100d883a 	mov	r6,r2
8020ce88:	00bfffc4 	movi	r2,-1
8020ce8c:	30801426 	beq	r6,r2,8020cee0 <__sflush_r+0x1e4>
8020ce90:	8880030b 	ldhu	r2,12(r17)
8020ce94:	8a000a17 	ldw	r8,40(r17)
8020ce98:	003fae06 	br	8020cd54 <__reset+0xfa1ecd54>
8020ce9c:	98c00017 	ldw	r3,0(r19)
8020cea0:	183fba26 	beq	r3,zero,8020cd8c <__reset+0xfa1ecd8c>
8020cea4:	01000744 	movi	r4,29
8020cea8:	19000626 	beq	r3,r4,8020cec4 <__sflush_r+0x1c8>
8020ceac:	01000584 	movi	r4,22
8020ceb0:	19000426 	beq	r3,r4,8020cec4 <__sflush_r+0x1c8>
8020ceb4:	88c0030b 	ldhu	r3,12(r17)
8020ceb8:	18c01014 	ori	r3,r3,64
8020cebc:	88c0030d 	sth	r3,12(r17)
8020cec0:	003fc306 	br	8020cdd0 <__reset+0xfa1ecdd0>
8020cec4:	8880030b 	ldhu	r2,12(r17)
8020cec8:	88c00417 	ldw	r3,16(r17)
8020cecc:	88000115 	stw	zero,4(r17)
8020ced0:	10bdffcc 	andi	r2,r2,63487
8020ced4:	8880030d 	sth	r2,12(r17)
8020ced8:	88c00015 	stw	r3,0(r17)
8020cedc:	003fb306 	br	8020cdac <__reset+0xfa1ecdac>
8020cee0:	98800017 	ldw	r2,0(r19)
8020cee4:	103fea26 	beq	r2,zero,8020ce90 <__reset+0xfa1ece90>
8020cee8:	00c00744 	movi	r3,29
8020ceec:	10c00226 	beq	r2,r3,8020cef8 <__sflush_r+0x1fc>
8020cef0:	00c00584 	movi	r3,22
8020cef4:	10c0031e 	bne	r2,r3,8020cf04 <__sflush_r+0x208>
8020cef8:	9c000015 	stw	r16,0(r19)
8020cefc:	0005883a 	mov	r2,zero
8020cf00:	003fb306 	br	8020cdd0 <__reset+0xfa1ecdd0>
8020cf04:	88c0030b 	ldhu	r3,12(r17)
8020cf08:	3005883a 	mov	r2,r6
8020cf0c:	18c01014 	ori	r3,r3,64
8020cf10:	88c0030d 	sth	r3,12(r17)
8020cf14:	003fae06 	br	8020cdd0 <__reset+0xfa1ecdd0>

8020cf18 <_fflush_r>:
8020cf18:	defffd04 	addi	sp,sp,-12
8020cf1c:	dc000115 	stw	r16,4(sp)
8020cf20:	dfc00215 	stw	ra,8(sp)
8020cf24:	2021883a 	mov	r16,r4
8020cf28:	20000226 	beq	r4,zero,8020cf34 <_fflush_r+0x1c>
8020cf2c:	20800e17 	ldw	r2,56(r4)
8020cf30:	10000c26 	beq	r2,zero,8020cf64 <_fflush_r+0x4c>
8020cf34:	2880030f 	ldh	r2,12(r5)
8020cf38:	1000051e 	bne	r2,zero,8020cf50 <_fflush_r+0x38>
8020cf3c:	0005883a 	mov	r2,zero
8020cf40:	dfc00217 	ldw	ra,8(sp)
8020cf44:	dc000117 	ldw	r16,4(sp)
8020cf48:	dec00304 	addi	sp,sp,12
8020cf4c:	f800283a 	ret
8020cf50:	8009883a 	mov	r4,r16
8020cf54:	dfc00217 	ldw	ra,8(sp)
8020cf58:	dc000117 	ldw	r16,4(sp)
8020cf5c:	dec00304 	addi	sp,sp,12
8020cf60:	020ccfc1 	jmpi	8020ccfc <__sflush_r>
8020cf64:	d9400015 	stw	r5,0(sp)
8020cf68:	020d2f40 	call	8020d2f4 <__sinit>
8020cf6c:	d9400017 	ldw	r5,0(sp)
8020cf70:	003ff006 	br	8020cf34 <__reset+0xfa1ecf34>

8020cf74 <fflush>:
8020cf74:	20000526 	beq	r4,zero,8020cf8c <fflush+0x18>
8020cf78:	00a008b4 	movhi	r2,32802
8020cf7c:	10be8104 	addi	r2,r2,-1532
8020cf80:	200b883a 	mov	r5,r4
8020cf84:	11000017 	ldw	r4,0(r2)
8020cf88:	020cf181 	jmpi	8020cf18 <_fflush_r>
8020cf8c:	00a008b4 	movhi	r2,32802
8020cf90:	10be8004 	addi	r2,r2,-1536
8020cf94:	11000017 	ldw	r4,0(r2)
8020cf98:	01600874 	movhi	r5,32801
8020cf9c:	2973c604 	addi	r5,r5,-12520
8020cfa0:	020dcf81 	jmpi	8020dcf8 <_fwalk_reent>

8020cfa4 <__fp_unlock>:
8020cfa4:	0005883a 	mov	r2,zero
8020cfa8:	f800283a 	ret

8020cfac <_cleanup_r>:
8020cfac:	01600874 	movhi	r5,32801
8020cfb0:	294bf504 	addi	r5,r5,12244
8020cfb4:	020dcf81 	jmpi	8020dcf8 <_fwalk_reent>

8020cfb8 <__sinit.part.1>:
8020cfb8:	defff704 	addi	sp,sp,-36
8020cfbc:	00e00874 	movhi	r3,32801
8020cfc0:	dfc00815 	stw	ra,32(sp)
8020cfc4:	ddc00715 	stw	r23,28(sp)
8020cfc8:	dd800615 	stw	r22,24(sp)
8020cfcc:	dd400515 	stw	r21,20(sp)
8020cfd0:	dd000415 	stw	r20,16(sp)
8020cfd4:	dcc00315 	stw	r19,12(sp)
8020cfd8:	dc800215 	stw	r18,8(sp)
8020cfdc:	dc400115 	stw	r17,4(sp)
8020cfe0:	dc000015 	stw	r16,0(sp)
8020cfe4:	18f3eb04 	addi	r3,r3,-12372
8020cfe8:	24000117 	ldw	r16,4(r4)
8020cfec:	20c00f15 	stw	r3,60(r4)
8020cff0:	2080bb04 	addi	r2,r4,748
8020cff4:	00c000c4 	movi	r3,3
8020cff8:	20c0b915 	stw	r3,740(r4)
8020cffc:	2080ba15 	stw	r2,744(r4)
8020d000:	2000b815 	stw	zero,736(r4)
8020d004:	05c00204 	movi	r23,8
8020d008:	00800104 	movi	r2,4
8020d00c:	2025883a 	mov	r18,r4
8020d010:	b80d883a 	mov	r6,r23
8020d014:	81001704 	addi	r4,r16,92
8020d018:	000b883a 	mov	r5,zero
8020d01c:	80000015 	stw	zero,0(r16)
8020d020:	80000115 	stw	zero,4(r16)
8020d024:	80000215 	stw	zero,8(r16)
8020d028:	8080030d 	sth	r2,12(r16)
8020d02c:	80001915 	stw	zero,100(r16)
8020d030:	8000038d 	sth	zero,14(r16)
8020d034:	80000415 	stw	zero,16(r16)
8020d038:	80000515 	stw	zero,20(r16)
8020d03c:	80000615 	stw	zero,24(r16)
8020d040:	020eaa00 	call	8020eaa0 <memset>
8020d044:	05a00874 	movhi	r22,32801
8020d048:	94400217 	ldw	r17,8(r18)
8020d04c:	05600874 	movhi	r21,32801
8020d050:	05200874 	movhi	r20,32801
8020d054:	04e00874 	movhi	r19,32801
8020d058:	b5807c04 	addi	r22,r22,496
8020d05c:	ad409304 	addi	r21,r21,588
8020d060:	a500b204 	addi	r20,r20,712
8020d064:	9cc0c904 	addi	r19,r19,804
8020d068:	85800815 	stw	r22,32(r16)
8020d06c:	85400915 	stw	r21,36(r16)
8020d070:	85000a15 	stw	r20,40(r16)
8020d074:	84c00b15 	stw	r19,44(r16)
8020d078:	84000715 	stw	r16,28(r16)
8020d07c:	00800284 	movi	r2,10
8020d080:	8880030d 	sth	r2,12(r17)
8020d084:	00800044 	movi	r2,1
8020d088:	b80d883a 	mov	r6,r23
8020d08c:	89001704 	addi	r4,r17,92
8020d090:	000b883a 	mov	r5,zero
8020d094:	88000015 	stw	zero,0(r17)
8020d098:	88000115 	stw	zero,4(r17)
8020d09c:	88000215 	stw	zero,8(r17)
8020d0a0:	88001915 	stw	zero,100(r17)
8020d0a4:	8880038d 	sth	r2,14(r17)
8020d0a8:	88000415 	stw	zero,16(r17)
8020d0ac:	88000515 	stw	zero,20(r17)
8020d0b0:	88000615 	stw	zero,24(r17)
8020d0b4:	020eaa00 	call	8020eaa0 <memset>
8020d0b8:	94000317 	ldw	r16,12(r18)
8020d0bc:	00800484 	movi	r2,18
8020d0c0:	8c400715 	stw	r17,28(r17)
8020d0c4:	8d800815 	stw	r22,32(r17)
8020d0c8:	8d400915 	stw	r21,36(r17)
8020d0cc:	8d000a15 	stw	r20,40(r17)
8020d0d0:	8cc00b15 	stw	r19,44(r17)
8020d0d4:	8080030d 	sth	r2,12(r16)
8020d0d8:	00800084 	movi	r2,2
8020d0dc:	80000015 	stw	zero,0(r16)
8020d0e0:	80000115 	stw	zero,4(r16)
8020d0e4:	80000215 	stw	zero,8(r16)
8020d0e8:	80001915 	stw	zero,100(r16)
8020d0ec:	8080038d 	sth	r2,14(r16)
8020d0f0:	80000415 	stw	zero,16(r16)
8020d0f4:	80000515 	stw	zero,20(r16)
8020d0f8:	80000615 	stw	zero,24(r16)
8020d0fc:	b80d883a 	mov	r6,r23
8020d100:	000b883a 	mov	r5,zero
8020d104:	81001704 	addi	r4,r16,92
8020d108:	020eaa00 	call	8020eaa0 <memset>
8020d10c:	00800044 	movi	r2,1
8020d110:	84000715 	stw	r16,28(r16)
8020d114:	85800815 	stw	r22,32(r16)
8020d118:	85400915 	stw	r21,36(r16)
8020d11c:	85000a15 	stw	r20,40(r16)
8020d120:	84c00b15 	stw	r19,44(r16)
8020d124:	90800e15 	stw	r2,56(r18)
8020d128:	dfc00817 	ldw	ra,32(sp)
8020d12c:	ddc00717 	ldw	r23,28(sp)
8020d130:	dd800617 	ldw	r22,24(sp)
8020d134:	dd400517 	ldw	r21,20(sp)
8020d138:	dd000417 	ldw	r20,16(sp)
8020d13c:	dcc00317 	ldw	r19,12(sp)
8020d140:	dc800217 	ldw	r18,8(sp)
8020d144:	dc400117 	ldw	r17,4(sp)
8020d148:	dc000017 	ldw	r16,0(sp)
8020d14c:	dec00904 	addi	sp,sp,36
8020d150:	f800283a 	ret

8020d154 <__fp_lock>:
8020d154:	0005883a 	mov	r2,zero
8020d158:	f800283a 	ret

8020d15c <__sfmoreglue>:
8020d15c:	defffc04 	addi	sp,sp,-16
8020d160:	dc400115 	stw	r17,4(sp)
8020d164:	2c7fffc4 	addi	r17,r5,-1
8020d168:	8c401a24 	muli	r17,r17,104
8020d16c:	dc800215 	stw	r18,8(sp)
8020d170:	2825883a 	mov	r18,r5
8020d174:	89401d04 	addi	r5,r17,116
8020d178:	dc000015 	stw	r16,0(sp)
8020d17c:	dfc00315 	stw	ra,12(sp)
8020d180:	020e0540 	call	8020e054 <_malloc_r>
8020d184:	1021883a 	mov	r16,r2
8020d188:	10000726 	beq	r2,zero,8020d1a8 <__sfmoreglue+0x4c>
8020d18c:	11000304 	addi	r4,r2,12
8020d190:	10000015 	stw	zero,0(r2)
8020d194:	14800115 	stw	r18,4(r2)
8020d198:	11000215 	stw	r4,8(r2)
8020d19c:	89801a04 	addi	r6,r17,104
8020d1a0:	000b883a 	mov	r5,zero
8020d1a4:	020eaa00 	call	8020eaa0 <memset>
8020d1a8:	8005883a 	mov	r2,r16
8020d1ac:	dfc00317 	ldw	ra,12(sp)
8020d1b0:	dc800217 	ldw	r18,8(sp)
8020d1b4:	dc400117 	ldw	r17,4(sp)
8020d1b8:	dc000017 	ldw	r16,0(sp)
8020d1bc:	dec00404 	addi	sp,sp,16
8020d1c0:	f800283a 	ret

8020d1c4 <__sfp>:
8020d1c4:	defffb04 	addi	sp,sp,-20
8020d1c8:	dc000015 	stw	r16,0(sp)
8020d1cc:	042008b4 	movhi	r16,32802
8020d1d0:	843e8004 	addi	r16,r16,-1536
8020d1d4:	dcc00315 	stw	r19,12(sp)
8020d1d8:	2027883a 	mov	r19,r4
8020d1dc:	81000017 	ldw	r4,0(r16)
8020d1e0:	dfc00415 	stw	ra,16(sp)
8020d1e4:	dc800215 	stw	r18,8(sp)
8020d1e8:	20800e17 	ldw	r2,56(r4)
8020d1ec:	dc400115 	stw	r17,4(sp)
8020d1f0:	1000021e 	bne	r2,zero,8020d1fc <__sfp+0x38>
8020d1f4:	020cfb80 	call	8020cfb8 <__sinit.part.1>
8020d1f8:	81000017 	ldw	r4,0(r16)
8020d1fc:	2480b804 	addi	r18,r4,736
8020d200:	047fffc4 	movi	r17,-1
8020d204:	91000117 	ldw	r4,4(r18)
8020d208:	94000217 	ldw	r16,8(r18)
8020d20c:	213fffc4 	addi	r4,r4,-1
8020d210:	20000a16 	blt	r4,zero,8020d23c <__sfp+0x78>
8020d214:	8080030f 	ldh	r2,12(r16)
8020d218:	10000c26 	beq	r2,zero,8020d24c <__sfp+0x88>
8020d21c:	80c01d04 	addi	r3,r16,116
8020d220:	00000206 	br	8020d22c <__sfp+0x68>
8020d224:	18bfe60f 	ldh	r2,-104(r3)
8020d228:	10000826 	beq	r2,zero,8020d24c <__sfp+0x88>
8020d22c:	213fffc4 	addi	r4,r4,-1
8020d230:	1c3ffd04 	addi	r16,r3,-12
8020d234:	18c01a04 	addi	r3,r3,104
8020d238:	247ffa1e 	bne	r4,r17,8020d224 <__reset+0xfa1ed224>
8020d23c:	90800017 	ldw	r2,0(r18)
8020d240:	10001d26 	beq	r2,zero,8020d2b8 <__sfp+0xf4>
8020d244:	1025883a 	mov	r18,r2
8020d248:	003fee06 	br	8020d204 <__reset+0xfa1ed204>
8020d24c:	00bfffc4 	movi	r2,-1
8020d250:	8080038d 	sth	r2,14(r16)
8020d254:	00800044 	movi	r2,1
8020d258:	8080030d 	sth	r2,12(r16)
8020d25c:	80001915 	stw	zero,100(r16)
8020d260:	80000015 	stw	zero,0(r16)
8020d264:	80000215 	stw	zero,8(r16)
8020d268:	80000115 	stw	zero,4(r16)
8020d26c:	80000415 	stw	zero,16(r16)
8020d270:	80000515 	stw	zero,20(r16)
8020d274:	80000615 	stw	zero,24(r16)
8020d278:	01800204 	movi	r6,8
8020d27c:	000b883a 	mov	r5,zero
8020d280:	81001704 	addi	r4,r16,92
8020d284:	020eaa00 	call	8020eaa0 <memset>
8020d288:	8005883a 	mov	r2,r16
8020d28c:	80000c15 	stw	zero,48(r16)
8020d290:	80000d15 	stw	zero,52(r16)
8020d294:	80001115 	stw	zero,68(r16)
8020d298:	80001215 	stw	zero,72(r16)
8020d29c:	dfc00417 	ldw	ra,16(sp)
8020d2a0:	dcc00317 	ldw	r19,12(sp)
8020d2a4:	dc800217 	ldw	r18,8(sp)
8020d2a8:	dc400117 	ldw	r17,4(sp)
8020d2ac:	dc000017 	ldw	r16,0(sp)
8020d2b0:	dec00504 	addi	sp,sp,20
8020d2b4:	f800283a 	ret
8020d2b8:	01400104 	movi	r5,4
8020d2bc:	9809883a 	mov	r4,r19
8020d2c0:	020d15c0 	call	8020d15c <__sfmoreglue>
8020d2c4:	90800015 	stw	r2,0(r18)
8020d2c8:	103fde1e 	bne	r2,zero,8020d244 <__reset+0xfa1ed244>
8020d2cc:	00800304 	movi	r2,12
8020d2d0:	98800015 	stw	r2,0(r19)
8020d2d4:	0005883a 	mov	r2,zero
8020d2d8:	003ff006 	br	8020d29c <__reset+0xfa1ed29c>

8020d2dc <_cleanup>:
8020d2dc:	00a008b4 	movhi	r2,32802
8020d2e0:	10be8004 	addi	r2,r2,-1536
8020d2e4:	11000017 	ldw	r4,0(r2)
8020d2e8:	01600874 	movhi	r5,32801
8020d2ec:	294bf504 	addi	r5,r5,12244
8020d2f0:	020dcf81 	jmpi	8020dcf8 <_fwalk_reent>

8020d2f4 <__sinit>:
8020d2f4:	20800e17 	ldw	r2,56(r4)
8020d2f8:	10000126 	beq	r2,zero,8020d300 <__sinit+0xc>
8020d2fc:	f800283a 	ret
8020d300:	020cfb81 	jmpi	8020cfb8 <__sinit.part.1>

8020d304 <__sfp_lock_acquire>:
8020d304:	f800283a 	ret

8020d308 <__sfp_lock_release>:
8020d308:	f800283a 	ret

8020d30c <__sinit_lock_acquire>:
8020d30c:	f800283a 	ret

8020d310 <__sinit_lock_release>:
8020d310:	f800283a 	ret

8020d314 <__fp_lock_all>:
8020d314:	00a008b4 	movhi	r2,32802
8020d318:	10be8104 	addi	r2,r2,-1532
8020d31c:	11000017 	ldw	r4,0(r2)
8020d320:	01600874 	movhi	r5,32801
8020d324:	29745504 	addi	r5,r5,-11948
8020d328:	020dc341 	jmpi	8020dc34 <_fwalk>

8020d32c <__fp_unlock_all>:
8020d32c:	00a008b4 	movhi	r2,32802
8020d330:	10be8104 	addi	r2,r2,-1532
8020d334:	11000017 	ldw	r4,0(r2)
8020d338:	01600874 	movhi	r5,32801
8020d33c:	2973e904 	addi	r5,r5,-12380
8020d340:	020dc341 	jmpi	8020dc34 <_fwalk>

8020d344 <_malloc_trim_r>:
8020d344:	defffb04 	addi	sp,sp,-20
8020d348:	dcc00315 	stw	r19,12(sp)
8020d34c:	04e008b4 	movhi	r19,32802
8020d350:	dc800215 	stw	r18,8(sp)
8020d354:	dc400115 	stw	r17,4(sp)
8020d358:	dc000015 	stw	r16,0(sp)
8020d35c:	dfc00415 	stw	ra,16(sp)
8020d360:	2821883a 	mov	r16,r5
8020d364:	9cf88b04 	addi	r19,r19,-7636
8020d368:	2025883a 	mov	r18,r4
8020d36c:	02171500 	call	80217150 <__malloc_lock>
8020d370:	98800217 	ldw	r2,8(r19)
8020d374:	14400117 	ldw	r17,4(r2)
8020d378:	00bfff04 	movi	r2,-4
8020d37c:	88a2703a 	and	r17,r17,r2
8020d380:	8c21c83a 	sub	r16,r17,r16
8020d384:	8403fbc4 	addi	r16,r16,4079
8020d388:	8020d33a 	srli	r16,r16,12
8020d38c:	0083ffc4 	movi	r2,4095
8020d390:	843fffc4 	addi	r16,r16,-1
8020d394:	8020933a 	slli	r16,r16,12
8020d398:	1400060e 	bge	r2,r16,8020d3b4 <_malloc_trim_r+0x70>
8020d39c:	000b883a 	mov	r5,zero
8020d3a0:	9009883a 	mov	r4,r18
8020d3a4:	021019c0 	call	8021019c <_sbrk_r>
8020d3a8:	98c00217 	ldw	r3,8(r19)
8020d3ac:	1c47883a 	add	r3,r3,r17
8020d3b0:	10c00a26 	beq	r2,r3,8020d3dc <_malloc_trim_r+0x98>
8020d3b4:	9009883a 	mov	r4,r18
8020d3b8:	02171740 	call	80217174 <__malloc_unlock>
8020d3bc:	0005883a 	mov	r2,zero
8020d3c0:	dfc00417 	ldw	ra,16(sp)
8020d3c4:	dcc00317 	ldw	r19,12(sp)
8020d3c8:	dc800217 	ldw	r18,8(sp)
8020d3cc:	dc400117 	ldw	r17,4(sp)
8020d3d0:	dc000017 	ldw	r16,0(sp)
8020d3d4:	dec00504 	addi	sp,sp,20
8020d3d8:	f800283a 	ret
8020d3dc:	040bc83a 	sub	r5,zero,r16
8020d3e0:	9009883a 	mov	r4,r18
8020d3e4:	021019c0 	call	8021019c <_sbrk_r>
8020d3e8:	00ffffc4 	movi	r3,-1
8020d3ec:	10c00d26 	beq	r2,r3,8020d424 <_malloc_trim_r+0xe0>
8020d3f0:	00e008b4 	movhi	r3,32802
8020d3f4:	18feae04 	addi	r3,r3,-1352
8020d3f8:	18800017 	ldw	r2,0(r3)
8020d3fc:	99000217 	ldw	r4,8(r19)
8020d400:	8c23c83a 	sub	r17,r17,r16
8020d404:	8c400054 	ori	r17,r17,1
8020d408:	1421c83a 	sub	r16,r2,r16
8020d40c:	24400115 	stw	r17,4(r4)
8020d410:	9009883a 	mov	r4,r18
8020d414:	1c000015 	stw	r16,0(r3)
8020d418:	02171740 	call	80217174 <__malloc_unlock>
8020d41c:	00800044 	movi	r2,1
8020d420:	003fe706 	br	8020d3c0 <__reset+0xfa1ed3c0>
8020d424:	000b883a 	mov	r5,zero
8020d428:	9009883a 	mov	r4,r18
8020d42c:	021019c0 	call	8021019c <_sbrk_r>
8020d430:	99000217 	ldw	r4,8(r19)
8020d434:	014003c4 	movi	r5,15
8020d438:	1107c83a 	sub	r3,r2,r4
8020d43c:	28ffdd0e 	bge	r5,r3,8020d3b4 <__reset+0xfa1ed3b4>
8020d440:	016008b4 	movhi	r5,32802
8020d444:	297e8304 	addi	r5,r5,-1524
8020d448:	29400017 	ldw	r5,0(r5)
8020d44c:	18c00054 	ori	r3,r3,1
8020d450:	20c00115 	stw	r3,4(r4)
8020d454:	00e008b4 	movhi	r3,32802
8020d458:	1145c83a 	sub	r2,r2,r5
8020d45c:	18feae04 	addi	r3,r3,-1352
8020d460:	18800015 	stw	r2,0(r3)
8020d464:	003fd306 	br	8020d3b4 <__reset+0xfa1ed3b4>

8020d468 <_free_r>:
8020d468:	28004126 	beq	r5,zero,8020d570 <_free_r+0x108>
8020d46c:	defffd04 	addi	sp,sp,-12
8020d470:	dc400115 	stw	r17,4(sp)
8020d474:	dc000015 	stw	r16,0(sp)
8020d478:	2023883a 	mov	r17,r4
8020d47c:	2821883a 	mov	r16,r5
8020d480:	dfc00215 	stw	ra,8(sp)
8020d484:	02171500 	call	80217150 <__malloc_lock>
8020d488:	81ffff17 	ldw	r7,-4(r16)
8020d48c:	00bfff84 	movi	r2,-2
8020d490:	012008b4 	movhi	r4,32802
8020d494:	81bffe04 	addi	r6,r16,-8
8020d498:	3884703a 	and	r2,r7,r2
8020d49c:	21388b04 	addi	r4,r4,-7636
8020d4a0:	308b883a 	add	r5,r6,r2
8020d4a4:	2a400117 	ldw	r9,4(r5)
8020d4a8:	22000217 	ldw	r8,8(r4)
8020d4ac:	00ffff04 	movi	r3,-4
8020d4b0:	48c6703a 	and	r3,r9,r3
8020d4b4:	2a005726 	beq	r5,r8,8020d614 <_free_r+0x1ac>
8020d4b8:	28c00115 	stw	r3,4(r5)
8020d4bc:	39c0004c 	andi	r7,r7,1
8020d4c0:	3800091e 	bne	r7,zero,8020d4e8 <_free_r+0x80>
8020d4c4:	823ffe17 	ldw	r8,-8(r16)
8020d4c8:	22400204 	addi	r9,r4,8
8020d4cc:	320dc83a 	sub	r6,r6,r8
8020d4d0:	31c00217 	ldw	r7,8(r6)
8020d4d4:	1205883a 	add	r2,r2,r8
8020d4d8:	3a406526 	beq	r7,r9,8020d670 <_free_r+0x208>
8020d4dc:	32000317 	ldw	r8,12(r6)
8020d4e0:	3a000315 	stw	r8,12(r7)
8020d4e4:	41c00215 	stw	r7,8(r8)
8020d4e8:	28cf883a 	add	r7,r5,r3
8020d4ec:	39c00117 	ldw	r7,4(r7)
8020d4f0:	39c0004c 	andi	r7,r7,1
8020d4f4:	38003a26 	beq	r7,zero,8020d5e0 <_free_r+0x178>
8020d4f8:	10c00054 	ori	r3,r2,1
8020d4fc:	30c00115 	stw	r3,4(r6)
8020d500:	3087883a 	add	r3,r6,r2
8020d504:	18800015 	stw	r2,0(r3)
8020d508:	00c07fc4 	movi	r3,511
8020d50c:	18801936 	bltu	r3,r2,8020d574 <_free_r+0x10c>
8020d510:	1004d0fa 	srli	r2,r2,3
8020d514:	01c00044 	movi	r7,1
8020d518:	21400117 	ldw	r5,4(r4)
8020d51c:	10c00044 	addi	r3,r2,1
8020d520:	18c7883a 	add	r3,r3,r3
8020d524:	1005d0ba 	srai	r2,r2,2
8020d528:	18c7883a 	add	r3,r3,r3
8020d52c:	18c7883a 	add	r3,r3,r3
8020d530:	1907883a 	add	r3,r3,r4
8020d534:	3884983a 	sll	r2,r7,r2
8020d538:	19c00017 	ldw	r7,0(r3)
8020d53c:	1a3ffe04 	addi	r8,r3,-8
8020d540:	1144b03a 	or	r2,r2,r5
8020d544:	32000315 	stw	r8,12(r6)
8020d548:	31c00215 	stw	r7,8(r6)
8020d54c:	20800115 	stw	r2,4(r4)
8020d550:	19800015 	stw	r6,0(r3)
8020d554:	39800315 	stw	r6,12(r7)
8020d558:	8809883a 	mov	r4,r17
8020d55c:	dfc00217 	ldw	ra,8(sp)
8020d560:	dc400117 	ldw	r17,4(sp)
8020d564:	dc000017 	ldw	r16,0(sp)
8020d568:	dec00304 	addi	sp,sp,12
8020d56c:	02171741 	jmpi	80217174 <__malloc_unlock>
8020d570:	f800283a 	ret
8020d574:	100ad27a 	srli	r5,r2,9
8020d578:	00c00104 	movi	r3,4
8020d57c:	19404a36 	bltu	r3,r5,8020d6a8 <_free_r+0x240>
8020d580:	100ad1ba 	srli	r5,r2,6
8020d584:	28c00e44 	addi	r3,r5,57
8020d588:	18c7883a 	add	r3,r3,r3
8020d58c:	29400e04 	addi	r5,r5,56
8020d590:	18c7883a 	add	r3,r3,r3
8020d594:	18c7883a 	add	r3,r3,r3
8020d598:	1909883a 	add	r4,r3,r4
8020d59c:	20c00017 	ldw	r3,0(r4)
8020d5a0:	01e008b4 	movhi	r7,32802
8020d5a4:	213ffe04 	addi	r4,r4,-8
8020d5a8:	39f88b04 	addi	r7,r7,-7636
8020d5ac:	20c04426 	beq	r4,r3,8020d6c0 <_free_r+0x258>
8020d5b0:	01ffff04 	movi	r7,-4
8020d5b4:	19400117 	ldw	r5,4(r3)
8020d5b8:	29ca703a 	and	r5,r5,r7
8020d5bc:	1140022e 	bgeu	r2,r5,8020d5c8 <_free_r+0x160>
8020d5c0:	18c00217 	ldw	r3,8(r3)
8020d5c4:	20fffb1e 	bne	r4,r3,8020d5b4 <__reset+0xfa1ed5b4>
8020d5c8:	19000317 	ldw	r4,12(r3)
8020d5cc:	31000315 	stw	r4,12(r6)
8020d5d0:	30c00215 	stw	r3,8(r6)
8020d5d4:	21800215 	stw	r6,8(r4)
8020d5d8:	19800315 	stw	r6,12(r3)
8020d5dc:	003fde06 	br	8020d558 <__reset+0xfa1ed558>
8020d5e0:	29c00217 	ldw	r7,8(r5)
8020d5e4:	10c5883a 	add	r2,r2,r3
8020d5e8:	00e008b4 	movhi	r3,32802
8020d5ec:	18f88d04 	addi	r3,r3,-7628
8020d5f0:	38c03b26 	beq	r7,r3,8020d6e0 <_free_r+0x278>
8020d5f4:	2a000317 	ldw	r8,12(r5)
8020d5f8:	11400054 	ori	r5,r2,1
8020d5fc:	3087883a 	add	r3,r6,r2
8020d600:	3a000315 	stw	r8,12(r7)
8020d604:	41c00215 	stw	r7,8(r8)
8020d608:	31400115 	stw	r5,4(r6)
8020d60c:	18800015 	stw	r2,0(r3)
8020d610:	003fbd06 	br	8020d508 <__reset+0xfa1ed508>
8020d614:	39c0004c 	andi	r7,r7,1
8020d618:	10c5883a 	add	r2,r2,r3
8020d61c:	3800071e 	bne	r7,zero,8020d63c <_free_r+0x1d4>
8020d620:	81fffe17 	ldw	r7,-8(r16)
8020d624:	31cdc83a 	sub	r6,r6,r7
8020d628:	30c00317 	ldw	r3,12(r6)
8020d62c:	31400217 	ldw	r5,8(r6)
8020d630:	11c5883a 	add	r2,r2,r7
8020d634:	28c00315 	stw	r3,12(r5)
8020d638:	19400215 	stw	r5,8(r3)
8020d63c:	10c00054 	ori	r3,r2,1
8020d640:	30c00115 	stw	r3,4(r6)
8020d644:	00e008b4 	movhi	r3,32802
8020d648:	18fe8404 	addi	r3,r3,-1520
8020d64c:	18c00017 	ldw	r3,0(r3)
8020d650:	21800215 	stw	r6,8(r4)
8020d654:	10ffc036 	bltu	r2,r3,8020d558 <__reset+0xfa1ed558>
8020d658:	00a008b4 	movhi	r2,32802
8020d65c:	10bea504 	addi	r2,r2,-1388
8020d660:	11400017 	ldw	r5,0(r2)
8020d664:	8809883a 	mov	r4,r17
8020d668:	020d3440 	call	8020d344 <_malloc_trim_r>
8020d66c:	003fba06 	br	8020d558 <__reset+0xfa1ed558>
8020d670:	28c9883a 	add	r4,r5,r3
8020d674:	21000117 	ldw	r4,4(r4)
8020d678:	2100004c 	andi	r4,r4,1
8020d67c:	2000391e 	bne	r4,zero,8020d764 <_free_r+0x2fc>
8020d680:	29c00217 	ldw	r7,8(r5)
8020d684:	29000317 	ldw	r4,12(r5)
8020d688:	1885883a 	add	r2,r3,r2
8020d68c:	10c00054 	ori	r3,r2,1
8020d690:	39000315 	stw	r4,12(r7)
8020d694:	21c00215 	stw	r7,8(r4)
8020d698:	30c00115 	stw	r3,4(r6)
8020d69c:	308d883a 	add	r6,r6,r2
8020d6a0:	30800015 	stw	r2,0(r6)
8020d6a4:	003fac06 	br	8020d558 <__reset+0xfa1ed558>
8020d6a8:	00c00504 	movi	r3,20
8020d6ac:	19401536 	bltu	r3,r5,8020d704 <_free_r+0x29c>
8020d6b0:	28c01704 	addi	r3,r5,92
8020d6b4:	18c7883a 	add	r3,r3,r3
8020d6b8:	294016c4 	addi	r5,r5,91
8020d6bc:	003fb406 	br	8020d590 <__reset+0xfa1ed590>
8020d6c0:	280bd0ba 	srai	r5,r5,2
8020d6c4:	00c00044 	movi	r3,1
8020d6c8:	38800117 	ldw	r2,4(r7)
8020d6cc:	194a983a 	sll	r5,r3,r5
8020d6d0:	2007883a 	mov	r3,r4
8020d6d4:	2884b03a 	or	r2,r5,r2
8020d6d8:	38800115 	stw	r2,4(r7)
8020d6dc:	003fbb06 	br	8020d5cc <__reset+0xfa1ed5cc>
8020d6e0:	21800515 	stw	r6,20(r4)
8020d6e4:	21800415 	stw	r6,16(r4)
8020d6e8:	10c00054 	ori	r3,r2,1
8020d6ec:	31c00315 	stw	r7,12(r6)
8020d6f0:	31c00215 	stw	r7,8(r6)
8020d6f4:	30c00115 	stw	r3,4(r6)
8020d6f8:	308d883a 	add	r6,r6,r2
8020d6fc:	30800015 	stw	r2,0(r6)
8020d700:	003f9506 	br	8020d558 <__reset+0xfa1ed558>
8020d704:	00c01504 	movi	r3,84
8020d708:	19400536 	bltu	r3,r5,8020d720 <_free_r+0x2b8>
8020d70c:	100ad33a 	srli	r5,r2,12
8020d710:	28c01bc4 	addi	r3,r5,111
8020d714:	18c7883a 	add	r3,r3,r3
8020d718:	29401b84 	addi	r5,r5,110
8020d71c:	003f9c06 	br	8020d590 <__reset+0xfa1ed590>
8020d720:	00c05504 	movi	r3,340
8020d724:	19400536 	bltu	r3,r5,8020d73c <_free_r+0x2d4>
8020d728:	100ad3fa 	srli	r5,r2,15
8020d72c:	28c01e04 	addi	r3,r5,120
8020d730:	18c7883a 	add	r3,r3,r3
8020d734:	29401dc4 	addi	r5,r5,119
8020d738:	003f9506 	br	8020d590 <__reset+0xfa1ed590>
8020d73c:	00c15504 	movi	r3,1364
8020d740:	19400536 	bltu	r3,r5,8020d758 <_free_r+0x2f0>
8020d744:	100ad4ba 	srli	r5,r2,18
8020d748:	28c01f44 	addi	r3,r5,125
8020d74c:	18c7883a 	add	r3,r3,r3
8020d750:	29401f04 	addi	r5,r5,124
8020d754:	003f8e06 	br	8020d590 <__reset+0xfa1ed590>
8020d758:	00c03f84 	movi	r3,254
8020d75c:	01401f84 	movi	r5,126
8020d760:	003f8b06 	br	8020d590 <__reset+0xfa1ed590>
8020d764:	10c00054 	ori	r3,r2,1
8020d768:	30c00115 	stw	r3,4(r6)
8020d76c:	308d883a 	add	r6,r6,r2
8020d770:	30800015 	stw	r2,0(r6)
8020d774:	003f7806 	br	8020d558 <__reset+0xfa1ed558>

8020d778 <__sfvwrite_r>:
8020d778:	30800217 	ldw	r2,8(r6)
8020d77c:	10006726 	beq	r2,zero,8020d91c <__sfvwrite_r+0x1a4>
8020d780:	28c0030b 	ldhu	r3,12(r5)
8020d784:	defff404 	addi	sp,sp,-48
8020d788:	dd400715 	stw	r21,28(sp)
8020d78c:	dd000615 	stw	r20,24(sp)
8020d790:	dc000215 	stw	r16,8(sp)
8020d794:	dfc00b15 	stw	ra,44(sp)
8020d798:	df000a15 	stw	fp,40(sp)
8020d79c:	ddc00915 	stw	r23,36(sp)
8020d7a0:	dd800815 	stw	r22,32(sp)
8020d7a4:	dcc00515 	stw	r19,20(sp)
8020d7a8:	dc800415 	stw	r18,16(sp)
8020d7ac:	dc400315 	stw	r17,12(sp)
8020d7b0:	1880020c 	andi	r2,r3,8
8020d7b4:	2821883a 	mov	r16,r5
8020d7b8:	202b883a 	mov	r21,r4
8020d7bc:	3029883a 	mov	r20,r6
8020d7c0:	10002726 	beq	r2,zero,8020d860 <__sfvwrite_r+0xe8>
8020d7c4:	28800417 	ldw	r2,16(r5)
8020d7c8:	10002526 	beq	r2,zero,8020d860 <__sfvwrite_r+0xe8>
8020d7cc:	1880008c 	andi	r2,r3,2
8020d7d0:	a4400017 	ldw	r17,0(r20)
8020d7d4:	10002a26 	beq	r2,zero,8020d880 <__sfvwrite_r+0x108>
8020d7d8:	05a00034 	movhi	r22,32768
8020d7dc:	0027883a 	mov	r19,zero
8020d7e0:	0025883a 	mov	r18,zero
8020d7e4:	b5bf0004 	addi	r22,r22,-1024
8020d7e8:	980d883a 	mov	r6,r19
8020d7ec:	a809883a 	mov	r4,r21
8020d7f0:	90004626 	beq	r18,zero,8020d90c <__sfvwrite_r+0x194>
8020d7f4:	900f883a 	mov	r7,r18
8020d7f8:	b480022e 	bgeu	r22,r18,8020d804 <__sfvwrite_r+0x8c>
8020d7fc:	01e00034 	movhi	r7,32768
8020d800:	39ff0004 	addi	r7,r7,-1024
8020d804:	80800917 	ldw	r2,36(r16)
8020d808:	81400717 	ldw	r5,28(r16)
8020d80c:	103ee83a 	callr	r2
8020d810:	0080570e 	bge	zero,r2,8020d970 <__sfvwrite_r+0x1f8>
8020d814:	a0c00217 	ldw	r3,8(r20)
8020d818:	98a7883a 	add	r19,r19,r2
8020d81c:	90a5c83a 	sub	r18,r18,r2
8020d820:	1885c83a 	sub	r2,r3,r2
8020d824:	a0800215 	stw	r2,8(r20)
8020d828:	103fef1e 	bne	r2,zero,8020d7e8 <__reset+0xfa1ed7e8>
8020d82c:	0005883a 	mov	r2,zero
8020d830:	dfc00b17 	ldw	ra,44(sp)
8020d834:	df000a17 	ldw	fp,40(sp)
8020d838:	ddc00917 	ldw	r23,36(sp)
8020d83c:	dd800817 	ldw	r22,32(sp)
8020d840:	dd400717 	ldw	r21,28(sp)
8020d844:	dd000617 	ldw	r20,24(sp)
8020d848:	dcc00517 	ldw	r19,20(sp)
8020d84c:	dc800417 	ldw	r18,16(sp)
8020d850:	dc400317 	ldw	r17,12(sp)
8020d854:	dc000217 	ldw	r16,8(sp)
8020d858:	dec00c04 	addi	sp,sp,48
8020d85c:	f800283a 	ret
8020d860:	800b883a 	mov	r5,r16
8020d864:	a809883a 	mov	r4,r21
8020d868:	020b3200 	call	8020b320 <__swsetup_r>
8020d86c:	1000eb1e 	bne	r2,zero,8020dc1c <__sfvwrite_r+0x4a4>
8020d870:	80c0030b 	ldhu	r3,12(r16)
8020d874:	a4400017 	ldw	r17,0(r20)
8020d878:	1880008c 	andi	r2,r3,2
8020d87c:	103fd61e 	bne	r2,zero,8020d7d8 <__reset+0xfa1ed7d8>
8020d880:	1880004c 	andi	r2,r3,1
8020d884:	10003f1e 	bne	r2,zero,8020d984 <__sfvwrite_r+0x20c>
8020d888:	0039883a 	mov	fp,zero
8020d88c:	0025883a 	mov	r18,zero
8020d890:	90001a26 	beq	r18,zero,8020d8fc <__sfvwrite_r+0x184>
8020d894:	1880800c 	andi	r2,r3,512
8020d898:	84c00217 	ldw	r19,8(r16)
8020d89c:	10002126 	beq	r2,zero,8020d924 <__sfvwrite_r+0x1ac>
8020d8a0:	982f883a 	mov	r23,r19
8020d8a4:	94c09336 	bltu	r18,r19,8020daf4 <__sfvwrite_r+0x37c>
8020d8a8:	1881200c 	andi	r2,r3,1152
8020d8ac:	10009e1e 	bne	r2,zero,8020db28 <__sfvwrite_r+0x3b0>
8020d8b0:	81000017 	ldw	r4,0(r16)
8020d8b4:	b80d883a 	mov	r6,r23
8020d8b8:	e00b883a 	mov	r5,fp
8020d8bc:	020e9440 	call	8020e944 <memmove>
8020d8c0:	80c00217 	ldw	r3,8(r16)
8020d8c4:	81000017 	ldw	r4,0(r16)
8020d8c8:	9005883a 	mov	r2,r18
8020d8cc:	1ce7c83a 	sub	r19,r3,r19
8020d8d0:	25cf883a 	add	r7,r4,r23
8020d8d4:	84c00215 	stw	r19,8(r16)
8020d8d8:	81c00015 	stw	r7,0(r16)
8020d8dc:	a0c00217 	ldw	r3,8(r20)
8020d8e0:	e0b9883a 	add	fp,fp,r2
8020d8e4:	90a5c83a 	sub	r18,r18,r2
8020d8e8:	18a7c83a 	sub	r19,r3,r2
8020d8ec:	a4c00215 	stw	r19,8(r20)
8020d8f0:	983fce26 	beq	r19,zero,8020d82c <__reset+0xfa1ed82c>
8020d8f4:	80c0030b 	ldhu	r3,12(r16)
8020d8f8:	903fe61e 	bne	r18,zero,8020d894 <__reset+0xfa1ed894>
8020d8fc:	8f000017 	ldw	fp,0(r17)
8020d900:	8c800117 	ldw	r18,4(r17)
8020d904:	8c400204 	addi	r17,r17,8
8020d908:	003fe106 	br	8020d890 <__reset+0xfa1ed890>
8020d90c:	8cc00017 	ldw	r19,0(r17)
8020d910:	8c800117 	ldw	r18,4(r17)
8020d914:	8c400204 	addi	r17,r17,8
8020d918:	003fb306 	br	8020d7e8 <__reset+0xfa1ed7e8>
8020d91c:	0005883a 	mov	r2,zero
8020d920:	f800283a 	ret
8020d924:	81000017 	ldw	r4,0(r16)
8020d928:	80800417 	ldw	r2,16(r16)
8020d92c:	11005736 	bltu	r2,r4,8020da8c <__sfvwrite_r+0x314>
8020d930:	85c00517 	ldw	r23,20(r16)
8020d934:	95c05536 	bltu	r18,r23,8020da8c <__sfvwrite_r+0x314>
8020d938:	00a00034 	movhi	r2,32768
8020d93c:	10bfffc4 	addi	r2,r2,-1
8020d940:	9009883a 	mov	r4,r18
8020d944:	1480012e 	bgeu	r2,r18,8020d94c <__sfvwrite_r+0x1d4>
8020d948:	1009883a 	mov	r4,r2
8020d94c:	b80b883a 	mov	r5,r23
8020d950:	02142400 	call	80214240 <__divsi3>
8020d954:	15cf383a 	mul	r7,r2,r23
8020d958:	81400717 	ldw	r5,28(r16)
8020d95c:	80800917 	ldw	r2,36(r16)
8020d960:	e00d883a 	mov	r6,fp
8020d964:	a809883a 	mov	r4,r21
8020d968:	103ee83a 	callr	r2
8020d96c:	00bfdb16 	blt	zero,r2,8020d8dc <__reset+0xfa1ed8dc>
8020d970:	8080030b 	ldhu	r2,12(r16)
8020d974:	10801014 	ori	r2,r2,64
8020d978:	8080030d 	sth	r2,12(r16)
8020d97c:	00bfffc4 	movi	r2,-1
8020d980:	003fab06 	br	8020d830 <__reset+0xfa1ed830>
8020d984:	0027883a 	mov	r19,zero
8020d988:	0011883a 	mov	r8,zero
8020d98c:	0039883a 	mov	fp,zero
8020d990:	0025883a 	mov	r18,zero
8020d994:	90001f26 	beq	r18,zero,8020da14 <__sfvwrite_r+0x29c>
8020d998:	40005a26 	beq	r8,zero,8020db04 <__sfvwrite_r+0x38c>
8020d99c:	982d883a 	mov	r22,r19
8020d9a0:	94c0012e 	bgeu	r18,r19,8020d9a8 <__sfvwrite_r+0x230>
8020d9a4:	902d883a 	mov	r22,r18
8020d9a8:	81000017 	ldw	r4,0(r16)
8020d9ac:	80800417 	ldw	r2,16(r16)
8020d9b0:	b02f883a 	mov	r23,r22
8020d9b4:	81c00517 	ldw	r7,20(r16)
8020d9b8:	1100032e 	bgeu	r2,r4,8020d9c8 <__sfvwrite_r+0x250>
8020d9bc:	80c00217 	ldw	r3,8(r16)
8020d9c0:	38c7883a 	add	r3,r7,r3
8020d9c4:	1d801816 	blt	r3,r22,8020da28 <__sfvwrite_r+0x2b0>
8020d9c8:	b1c03e16 	blt	r22,r7,8020dac4 <__sfvwrite_r+0x34c>
8020d9cc:	80800917 	ldw	r2,36(r16)
8020d9d0:	81400717 	ldw	r5,28(r16)
8020d9d4:	e00d883a 	mov	r6,fp
8020d9d8:	da000115 	stw	r8,4(sp)
8020d9dc:	a809883a 	mov	r4,r21
8020d9e0:	103ee83a 	callr	r2
8020d9e4:	102f883a 	mov	r23,r2
8020d9e8:	da000117 	ldw	r8,4(sp)
8020d9ec:	00bfe00e 	bge	zero,r2,8020d970 <__reset+0xfa1ed970>
8020d9f0:	9de7c83a 	sub	r19,r19,r23
8020d9f4:	98001f26 	beq	r19,zero,8020da74 <__sfvwrite_r+0x2fc>
8020d9f8:	a0800217 	ldw	r2,8(r20)
8020d9fc:	e5f9883a 	add	fp,fp,r23
8020da00:	95e5c83a 	sub	r18,r18,r23
8020da04:	15efc83a 	sub	r23,r2,r23
8020da08:	a5c00215 	stw	r23,8(r20)
8020da0c:	b83f8726 	beq	r23,zero,8020d82c <__reset+0xfa1ed82c>
8020da10:	903fe11e 	bne	r18,zero,8020d998 <__reset+0xfa1ed998>
8020da14:	8f000017 	ldw	fp,0(r17)
8020da18:	8c800117 	ldw	r18,4(r17)
8020da1c:	0011883a 	mov	r8,zero
8020da20:	8c400204 	addi	r17,r17,8
8020da24:	003fdb06 	br	8020d994 <__reset+0xfa1ed994>
8020da28:	180d883a 	mov	r6,r3
8020da2c:	e00b883a 	mov	r5,fp
8020da30:	da000115 	stw	r8,4(sp)
8020da34:	d8c00015 	stw	r3,0(sp)
8020da38:	020e9440 	call	8020e944 <memmove>
8020da3c:	d8c00017 	ldw	r3,0(sp)
8020da40:	80800017 	ldw	r2,0(r16)
8020da44:	800b883a 	mov	r5,r16
8020da48:	a809883a 	mov	r4,r21
8020da4c:	10c5883a 	add	r2,r2,r3
8020da50:	80800015 	stw	r2,0(r16)
8020da54:	d8c00015 	stw	r3,0(sp)
8020da58:	020cf180 	call	8020cf18 <_fflush_r>
8020da5c:	d8c00017 	ldw	r3,0(sp)
8020da60:	da000117 	ldw	r8,4(sp)
8020da64:	103fc21e 	bne	r2,zero,8020d970 <__reset+0xfa1ed970>
8020da68:	182f883a 	mov	r23,r3
8020da6c:	9de7c83a 	sub	r19,r19,r23
8020da70:	983fe11e 	bne	r19,zero,8020d9f8 <__reset+0xfa1ed9f8>
8020da74:	800b883a 	mov	r5,r16
8020da78:	a809883a 	mov	r4,r21
8020da7c:	020cf180 	call	8020cf18 <_fflush_r>
8020da80:	103fbb1e 	bne	r2,zero,8020d970 <__reset+0xfa1ed970>
8020da84:	0011883a 	mov	r8,zero
8020da88:	003fdb06 	br	8020d9f8 <__reset+0xfa1ed9f8>
8020da8c:	94c0012e 	bgeu	r18,r19,8020da94 <__sfvwrite_r+0x31c>
8020da90:	9027883a 	mov	r19,r18
8020da94:	980d883a 	mov	r6,r19
8020da98:	e00b883a 	mov	r5,fp
8020da9c:	020e9440 	call	8020e944 <memmove>
8020daa0:	80800217 	ldw	r2,8(r16)
8020daa4:	80c00017 	ldw	r3,0(r16)
8020daa8:	14c5c83a 	sub	r2,r2,r19
8020daac:	1cc7883a 	add	r3,r3,r19
8020dab0:	80800215 	stw	r2,8(r16)
8020dab4:	80c00015 	stw	r3,0(r16)
8020dab8:	10004326 	beq	r2,zero,8020dbc8 <__sfvwrite_r+0x450>
8020dabc:	9805883a 	mov	r2,r19
8020dac0:	003f8606 	br	8020d8dc <__reset+0xfa1ed8dc>
8020dac4:	b00d883a 	mov	r6,r22
8020dac8:	e00b883a 	mov	r5,fp
8020dacc:	da000115 	stw	r8,4(sp)
8020dad0:	020e9440 	call	8020e944 <memmove>
8020dad4:	80800217 	ldw	r2,8(r16)
8020dad8:	80c00017 	ldw	r3,0(r16)
8020dadc:	da000117 	ldw	r8,4(sp)
8020dae0:	1585c83a 	sub	r2,r2,r22
8020dae4:	1dad883a 	add	r22,r3,r22
8020dae8:	80800215 	stw	r2,8(r16)
8020daec:	85800015 	stw	r22,0(r16)
8020daf0:	003fbf06 	br	8020d9f0 <__reset+0xfa1ed9f0>
8020daf4:	81000017 	ldw	r4,0(r16)
8020daf8:	9027883a 	mov	r19,r18
8020dafc:	902f883a 	mov	r23,r18
8020db00:	003f6c06 	br	8020d8b4 <__reset+0xfa1ed8b4>
8020db04:	900d883a 	mov	r6,r18
8020db08:	01400284 	movi	r5,10
8020db0c:	e009883a 	mov	r4,fp
8020db10:	020e8600 	call	8020e860 <memchr>
8020db14:	10003e26 	beq	r2,zero,8020dc10 <__sfvwrite_r+0x498>
8020db18:	10800044 	addi	r2,r2,1
8020db1c:	1727c83a 	sub	r19,r2,fp
8020db20:	02000044 	movi	r8,1
8020db24:	003f9d06 	br	8020d99c <__reset+0xfa1ed99c>
8020db28:	80800517 	ldw	r2,20(r16)
8020db2c:	81400417 	ldw	r5,16(r16)
8020db30:	81c00017 	ldw	r7,0(r16)
8020db34:	10a7883a 	add	r19,r2,r2
8020db38:	9885883a 	add	r2,r19,r2
8020db3c:	1026d7fa 	srli	r19,r2,31
8020db40:	396dc83a 	sub	r22,r7,r5
8020db44:	b1000044 	addi	r4,r22,1
8020db48:	9885883a 	add	r2,r19,r2
8020db4c:	1027d07a 	srai	r19,r2,1
8020db50:	2485883a 	add	r2,r4,r18
8020db54:	980d883a 	mov	r6,r19
8020db58:	9880022e 	bgeu	r19,r2,8020db64 <__sfvwrite_r+0x3ec>
8020db5c:	1027883a 	mov	r19,r2
8020db60:	100d883a 	mov	r6,r2
8020db64:	18c1000c 	andi	r3,r3,1024
8020db68:	18001c26 	beq	r3,zero,8020dbdc <__sfvwrite_r+0x464>
8020db6c:	300b883a 	mov	r5,r6
8020db70:	a809883a 	mov	r4,r21
8020db74:	020e0540 	call	8020e054 <_malloc_r>
8020db78:	102f883a 	mov	r23,r2
8020db7c:	10002926 	beq	r2,zero,8020dc24 <__sfvwrite_r+0x4ac>
8020db80:	81400417 	ldw	r5,16(r16)
8020db84:	b00d883a 	mov	r6,r22
8020db88:	1009883a 	mov	r4,r2
8020db8c:	0206a940 	call	80206a94 <memcpy>
8020db90:	8080030b 	ldhu	r2,12(r16)
8020db94:	00fedfc4 	movi	r3,-1153
8020db98:	10c4703a 	and	r2,r2,r3
8020db9c:	10802014 	ori	r2,r2,128
8020dba0:	8080030d 	sth	r2,12(r16)
8020dba4:	bd89883a 	add	r4,r23,r22
8020dba8:	9d8fc83a 	sub	r7,r19,r22
8020dbac:	85c00415 	stw	r23,16(r16)
8020dbb0:	84c00515 	stw	r19,20(r16)
8020dbb4:	81000015 	stw	r4,0(r16)
8020dbb8:	9027883a 	mov	r19,r18
8020dbbc:	81c00215 	stw	r7,8(r16)
8020dbc0:	902f883a 	mov	r23,r18
8020dbc4:	003f3b06 	br	8020d8b4 <__reset+0xfa1ed8b4>
8020dbc8:	800b883a 	mov	r5,r16
8020dbcc:	a809883a 	mov	r4,r21
8020dbd0:	020cf180 	call	8020cf18 <_fflush_r>
8020dbd4:	103fb926 	beq	r2,zero,8020dabc <__reset+0xfa1edabc>
8020dbd8:	003f6506 	br	8020d970 <__reset+0xfa1ed970>
8020dbdc:	a809883a 	mov	r4,r21
8020dbe0:	020fbc40 	call	8020fbc4 <_realloc_r>
8020dbe4:	102f883a 	mov	r23,r2
8020dbe8:	103fee1e 	bne	r2,zero,8020dba4 <__reset+0xfa1edba4>
8020dbec:	81400417 	ldw	r5,16(r16)
8020dbf0:	a809883a 	mov	r4,r21
8020dbf4:	020d4680 	call	8020d468 <_free_r>
8020dbf8:	8080030b 	ldhu	r2,12(r16)
8020dbfc:	00ffdfc4 	movi	r3,-129
8020dc00:	1884703a 	and	r2,r3,r2
8020dc04:	00c00304 	movi	r3,12
8020dc08:	a8c00015 	stw	r3,0(r21)
8020dc0c:	003f5906 	br	8020d974 <__reset+0xfa1ed974>
8020dc10:	94c00044 	addi	r19,r18,1
8020dc14:	02000044 	movi	r8,1
8020dc18:	003f6006 	br	8020d99c <__reset+0xfa1ed99c>
8020dc1c:	00bfffc4 	movi	r2,-1
8020dc20:	003f0306 	br	8020d830 <__reset+0xfa1ed830>
8020dc24:	00800304 	movi	r2,12
8020dc28:	a8800015 	stw	r2,0(r21)
8020dc2c:	8080030b 	ldhu	r2,12(r16)
8020dc30:	003f5006 	br	8020d974 <__reset+0xfa1ed974>

8020dc34 <_fwalk>:
8020dc34:	defff704 	addi	sp,sp,-36
8020dc38:	dd000415 	stw	r20,16(sp)
8020dc3c:	dfc00815 	stw	ra,32(sp)
8020dc40:	ddc00715 	stw	r23,28(sp)
8020dc44:	dd800615 	stw	r22,24(sp)
8020dc48:	dd400515 	stw	r21,20(sp)
8020dc4c:	dcc00315 	stw	r19,12(sp)
8020dc50:	dc800215 	stw	r18,8(sp)
8020dc54:	dc400115 	stw	r17,4(sp)
8020dc58:	dc000015 	stw	r16,0(sp)
8020dc5c:	2500b804 	addi	r20,r4,736
8020dc60:	a0002326 	beq	r20,zero,8020dcf0 <_fwalk+0xbc>
8020dc64:	282b883a 	mov	r21,r5
8020dc68:	002f883a 	mov	r23,zero
8020dc6c:	05800044 	movi	r22,1
8020dc70:	04ffffc4 	movi	r19,-1
8020dc74:	a4400117 	ldw	r17,4(r20)
8020dc78:	a4800217 	ldw	r18,8(r20)
8020dc7c:	8c7fffc4 	addi	r17,r17,-1
8020dc80:	88000d16 	blt	r17,zero,8020dcb8 <_fwalk+0x84>
8020dc84:	94000304 	addi	r16,r18,12
8020dc88:	94800384 	addi	r18,r18,14
8020dc8c:	8080000b 	ldhu	r2,0(r16)
8020dc90:	8c7fffc4 	addi	r17,r17,-1
8020dc94:	813ffd04 	addi	r4,r16,-12
8020dc98:	b080042e 	bgeu	r22,r2,8020dcac <_fwalk+0x78>
8020dc9c:	9080000f 	ldh	r2,0(r18)
8020dca0:	14c00226 	beq	r2,r19,8020dcac <_fwalk+0x78>
8020dca4:	a83ee83a 	callr	r21
8020dca8:	b8aeb03a 	or	r23,r23,r2
8020dcac:	84001a04 	addi	r16,r16,104
8020dcb0:	94801a04 	addi	r18,r18,104
8020dcb4:	8cfff51e 	bne	r17,r19,8020dc8c <__reset+0xfa1edc8c>
8020dcb8:	a5000017 	ldw	r20,0(r20)
8020dcbc:	a03fed1e 	bne	r20,zero,8020dc74 <__reset+0xfa1edc74>
8020dcc0:	b805883a 	mov	r2,r23
8020dcc4:	dfc00817 	ldw	ra,32(sp)
8020dcc8:	ddc00717 	ldw	r23,28(sp)
8020dccc:	dd800617 	ldw	r22,24(sp)
8020dcd0:	dd400517 	ldw	r21,20(sp)
8020dcd4:	dd000417 	ldw	r20,16(sp)
8020dcd8:	dcc00317 	ldw	r19,12(sp)
8020dcdc:	dc800217 	ldw	r18,8(sp)
8020dce0:	dc400117 	ldw	r17,4(sp)
8020dce4:	dc000017 	ldw	r16,0(sp)
8020dce8:	dec00904 	addi	sp,sp,36
8020dcec:	f800283a 	ret
8020dcf0:	002f883a 	mov	r23,zero
8020dcf4:	003ff206 	br	8020dcc0 <__reset+0xfa1edcc0>

8020dcf8 <_fwalk_reent>:
8020dcf8:	defff704 	addi	sp,sp,-36
8020dcfc:	dd000415 	stw	r20,16(sp)
8020dd00:	dfc00815 	stw	ra,32(sp)
8020dd04:	ddc00715 	stw	r23,28(sp)
8020dd08:	dd800615 	stw	r22,24(sp)
8020dd0c:	dd400515 	stw	r21,20(sp)
8020dd10:	dcc00315 	stw	r19,12(sp)
8020dd14:	dc800215 	stw	r18,8(sp)
8020dd18:	dc400115 	stw	r17,4(sp)
8020dd1c:	dc000015 	stw	r16,0(sp)
8020dd20:	2500b804 	addi	r20,r4,736
8020dd24:	a0002326 	beq	r20,zero,8020ddb4 <_fwalk_reent+0xbc>
8020dd28:	282b883a 	mov	r21,r5
8020dd2c:	2027883a 	mov	r19,r4
8020dd30:	002f883a 	mov	r23,zero
8020dd34:	05800044 	movi	r22,1
8020dd38:	04bfffc4 	movi	r18,-1
8020dd3c:	a4400117 	ldw	r17,4(r20)
8020dd40:	a4000217 	ldw	r16,8(r20)
8020dd44:	8c7fffc4 	addi	r17,r17,-1
8020dd48:	88000c16 	blt	r17,zero,8020dd7c <_fwalk_reent+0x84>
8020dd4c:	84000304 	addi	r16,r16,12
8020dd50:	8080000b 	ldhu	r2,0(r16)
8020dd54:	8c7fffc4 	addi	r17,r17,-1
8020dd58:	817ffd04 	addi	r5,r16,-12
8020dd5c:	b080052e 	bgeu	r22,r2,8020dd74 <_fwalk_reent+0x7c>
8020dd60:	8080008f 	ldh	r2,2(r16)
8020dd64:	9809883a 	mov	r4,r19
8020dd68:	14800226 	beq	r2,r18,8020dd74 <_fwalk_reent+0x7c>
8020dd6c:	a83ee83a 	callr	r21
8020dd70:	b8aeb03a 	or	r23,r23,r2
8020dd74:	84001a04 	addi	r16,r16,104
8020dd78:	8cbff51e 	bne	r17,r18,8020dd50 <__reset+0xfa1edd50>
8020dd7c:	a5000017 	ldw	r20,0(r20)
8020dd80:	a03fee1e 	bne	r20,zero,8020dd3c <__reset+0xfa1edd3c>
8020dd84:	b805883a 	mov	r2,r23
8020dd88:	dfc00817 	ldw	ra,32(sp)
8020dd8c:	ddc00717 	ldw	r23,28(sp)
8020dd90:	dd800617 	ldw	r22,24(sp)
8020dd94:	dd400517 	ldw	r21,20(sp)
8020dd98:	dd000417 	ldw	r20,16(sp)
8020dd9c:	dcc00317 	ldw	r19,12(sp)
8020dda0:	dc800217 	ldw	r18,8(sp)
8020dda4:	dc400117 	ldw	r17,4(sp)
8020dda8:	dc000017 	ldw	r16,0(sp)
8020ddac:	dec00904 	addi	sp,sp,36
8020ddb0:	f800283a 	ret
8020ddb4:	002f883a 	mov	r23,zero
8020ddb8:	003ff206 	br	8020dd84 <__reset+0xfa1edd84>

8020ddbc <_setlocale_r>:
8020ddbc:	30001b26 	beq	r6,zero,8020de2c <_setlocale_r+0x70>
8020ddc0:	016008b4 	movhi	r5,32802
8020ddc4:	defffe04 	addi	sp,sp,-8
8020ddc8:	29766004 	addi	r5,r5,-9856
8020ddcc:	3009883a 	mov	r4,r6
8020ddd0:	dc000015 	stw	r16,0(sp)
8020ddd4:	dfc00115 	stw	ra,4(sp)
8020ddd8:	3021883a 	mov	r16,r6
8020dddc:	021032c0 	call	8021032c <strcmp>
8020dde0:	1000061e 	bne	r2,zero,8020ddfc <_setlocale_r+0x40>
8020dde4:	00a008b4 	movhi	r2,32802
8020dde8:	10b63904 	addi	r2,r2,-10012
8020ddec:	dfc00117 	ldw	ra,4(sp)
8020ddf0:	dc000017 	ldw	r16,0(sp)
8020ddf4:	dec00204 	addi	sp,sp,8
8020ddf8:	f800283a 	ret
8020ddfc:	016008b4 	movhi	r5,32802
8020de00:	29763904 	addi	r5,r5,-10012
8020de04:	8009883a 	mov	r4,r16
8020de08:	021032c0 	call	8021032c <strcmp>
8020de0c:	103ff526 	beq	r2,zero,8020dde4 <__reset+0xfa1edde4>
8020de10:	016008b4 	movhi	r5,32802
8020de14:	29764304 	addi	r5,r5,-9972
8020de18:	8009883a 	mov	r4,r16
8020de1c:	021032c0 	call	8021032c <strcmp>
8020de20:	103ff026 	beq	r2,zero,8020dde4 <__reset+0xfa1edde4>
8020de24:	0005883a 	mov	r2,zero
8020de28:	003ff006 	br	8020ddec <__reset+0xfa1eddec>
8020de2c:	00a008b4 	movhi	r2,32802
8020de30:	10b63904 	addi	r2,r2,-10012
8020de34:	f800283a 	ret

8020de38 <__locale_charset>:
8020de38:	00a008b4 	movhi	r2,32802
8020de3c:	10b87504 	addi	r2,r2,-7724
8020de40:	f800283a 	ret

8020de44 <__locale_mb_cur_max>:
8020de44:	00a008b4 	movhi	r2,32802
8020de48:	10be8204 	addi	r2,r2,-1528
8020de4c:	10800017 	ldw	r2,0(r2)
8020de50:	f800283a 	ret

8020de54 <__locale_msgcharset>:
8020de54:	00a008b4 	movhi	r2,32802
8020de58:	10b86d04 	addi	r2,r2,-7756
8020de5c:	f800283a 	ret

8020de60 <__locale_cjk_lang>:
8020de60:	0005883a 	mov	r2,zero
8020de64:	f800283a 	ret

8020de68 <_localeconv_r>:
8020de68:	00a008b4 	movhi	r2,32802
8020de6c:	10b87d04 	addi	r2,r2,-7692
8020de70:	f800283a 	ret

8020de74 <setlocale>:
8020de74:	00a008b4 	movhi	r2,32802
8020de78:	10be8104 	addi	r2,r2,-1532
8020de7c:	280d883a 	mov	r6,r5
8020de80:	200b883a 	mov	r5,r4
8020de84:	11000017 	ldw	r4,0(r2)
8020de88:	020ddbc1 	jmpi	8020ddbc <_setlocale_r>

8020de8c <localeconv>:
8020de8c:	00a008b4 	movhi	r2,32802
8020de90:	10b87d04 	addi	r2,r2,-7692
8020de94:	f800283a 	ret

8020de98 <__smakebuf_r>:
8020de98:	2880030b 	ldhu	r2,12(r5)
8020de9c:	10c0008c 	andi	r3,r2,2
8020dea0:	1800411e 	bne	r3,zero,8020dfa8 <__smakebuf_r+0x110>
8020dea4:	deffec04 	addi	sp,sp,-80
8020dea8:	dc000f15 	stw	r16,60(sp)
8020deac:	2821883a 	mov	r16,r5
8020deb0:	2940038f 	ldh	r5,14(r5)
8020deb4:	dc401015 	stw	r17,64(sp)
8020deb8:	dfc01315 	stw	ra,76(sp)
8020debc:	dcc01215 	stw	r19,72(sp)
8020dec0:	dc801115 	stw	r18,68(sp)
8020dec4:	2023883a 	mov	r17,r4
8020dec8:	28001c16 	blt	r5,zero,8020df3c <__smakebuf_r+0xa4>
8020decc:	d80d883a 	mov	r6,sp
8020ded0:	02132e00 	call	802132e0 <_fstat_r>
8020ded4:	10001816 	blt	r2,zero,8020df38 <__smakebuf_r+0xa0>
8020ded8:	d8800117 	ldw	r2,4(sp)
8020dedc:	00e00014 	movui	r3,32768
8020dee0:	10bc000c 	andi	r2,r2,61440
8020dee4:	14c80020 	cmpeqi	r19,r2,8192
8020dee8:	10c03726 	beq	r2,r3,8020dfc8 <__smakebuf_r+0x130>
8020deec:	80c0030b 	ldhu	r3,12(r16)
8020def0:	18c20014 	ori	r3,r3,2048
8020def4:	80c0030d 	sth	r3,12(r16)
8020def8:	00c80004 	movi	r3,8192
8020defc:	10c0521e 	bne	r2,r3,8020e048 <__smakebuf_r+0x1b0>
8020df00:	8140038f 	ldh	r5,14(r16)
8020df04:	8809883a 	mov	r4,r17
8020df08:	021333c0 	call	8021333c <_isatty_r>
8020df0c:	10004c26 	beq	r2,zero,8020e040 <__smakebuf_r+0x1a8>
8020df10:	8080030b 	ldhu	r2,12(r16)
8020df14:	80c010c4 	addi	r3,r16,67
8020df18:	80c00015 	stw	r3,0(r16)
8020df1c:	10800054 	ori	r2,r2,1
8020df20:	8080030d 	sth	r2,12(r16)
8020df24:	00800044 	movi	r2,1
8020df28:	80c00415 	stw	r3,16(r16)
8020df2c:	80800515 	stw	r2,20(r16)
8020df30:	04810004 	movi	r18,1024
8020df34:	00000706 	br	8020df54 <__smakebuf_r+0xbc>
8020df38:	8080030b 	ldhu	r2,12(r16)
8020df3c:	10c0200c 	andi	r3,r2,128
8020df40:	18001f1e 	bne	r3,zero,8020dfc0 <__smakebuf_r+0x128>
8020df44:	04810004 	movi	r18,1024
8020df48:	10820014 	ori	r2,r2,2048
8020df4c:	8080030d 	sth	r2,12(r16)
8020df50:	0027883a 	mov	r19,zero
8020df54:	900b883a 	mov	r5,r18
8020df58:	8809883a 	mov	r4,r17
8020df5c:	020e0540 	call	8020e054 <_malloc_r>
8020df60:	10002c26 	beq	r2,zero,8020e014 <__smakebuf_r+0x17c>
8020df64:	80c0030b 	ldhu	r3,12(r16)
8020df68:	01200874 	movhi	r4,32801
8020df6c:	2133eb04 	addi	r4,r4,-12372
8020df70:	89000f15 	stw	r4,60(r17)
8020df74:	18c02014 	ori	r3,r3,128
8020df78:	80c0030d 	sth	r3,12(r16)
8020df7c:	80800015 	stw	r2,0(r16)
8020df80:	80800415 	stw	r2,16(r16)
8020df84:	84800515 	stw	r18,20(r16)
8020df88:	98001a1e 	bne	r19,zero,8020dff4 <__smakebuf_r+0x15c>
8020df8c:	dfc01317 	ldw	ra,76(sp)
8020df90:	dcc01217 	ldw	r19,72(sp)
8020df94:	dc801117 	ldw	r18,68(sp)
8020df98:	dc401017 	ldw	r17,64(sp)
8020df9c:	dc000f17 	ldw	r16,60(sp)
8020dfa0:	dec01404 	addi	sp,sp,80
8020dfa4:	f800283a 	ret
8020dfa8:	288010c4 	addi	r2,r5,67
8020dfac:	28800015 	stw	r2,0(r5)
8020dfb0:	28800415 	stw	r2,16(r5)
8020dfb4:	00800044 	movi	r2,1
8020dfb8:	28800515 	stw	r2,20(r5)
8020dfbc:	f800283a 	ret
8020dfc0:	04801004 	movi	r18,64
8020dfc4:	003fe006 	br	8020df48 <__reset+0xfa1edf48>
8020dfc8:	81000a17 	ldw	r4,40(r16)
8020dfcc:	00e00874 	movhi	r3,32801
8020dfd0:	18c0b204 	addi	r3,r3,712
8020dfd4:	20ffc51e 	bne	r4,r3,8020deec <__reset+0xfa1edeec>
8020dfd8:	8080030b 	ldhu	r2,12(r16)
8020dfdc:	04810004 	movi	r18,1024
8020dfe0:	84801315 	stw	r18,76(r16)
8020dfe4:	1484b03a 	or	r2,r2,r18
8020dfe8:	8080030d 	sth	r2,12(r16)
8020dfec:	0027883a 	mov	r19,zero
8020dff0:	003fd806 	br	8020df54 <__reset+0xfa1edf54>
8020dff4:	8140038f 	ldh	r5,14(r16)
8020dff8:	8809883a 	mov	r4,r17
8020dffc:	021333c0 	call	8021333c <_isatty_r>
8020e000:	103fe226 	beq	r2,zero,8020df8c <__reset+0xfa1edf8c>
8020e004:	8080030b 	ldhu	r2,12(r16)
8020e008:	10800054 	ori	r2,r2,1
8020e00c:	8080030d 	sth	r2,12(r16)
8020e010:	003fde06 	br	8020df8c <__reset+0xfa1edf8c>
8020e014:	8080030b 	ldhu	r2,12(r16)
8020e018:	10c0800c 	andi	r3,r2,512
8020e01c:	183fdb1e 	bne	r3,zero,8020df8c <__reset+0xfa1edf8c>
8020e020:	10800094 	ori	r2,r2,2
8020e024:	80c010c4 	addi	r3,r16,67
8020e028:	8080030d 	sth	r2,12(r16)
8020e02c:	00800044 	movi	r2,1
8020e030:	80c00015 	stw	r3,0(r16)
8020e034:	80c00415 	stw	r3,16(r16)
8020e038:	80800515 	stw	r2,20(r16)
8020e03c:	003fd306 	br	8020df8c <__reset+0xfa1edf8c>
8020e040:	04810004 	movi	r18,1024
8020e044:	003fc306 	br	8020df54 <__reset+0xfa1edf54>
8020e048:	0027883a 	mov	r19,zero
8020e04c:	04810004 	movi	r18,1024
8020e050:	003fc006 	br	8020df54 <__reset+0xfa1edf54>

8020e054 <_malloc_r>:
8020e054:	defff504 	addi	sp,sp,-44
8020e058:	dc800315 	stw	r18,12(sp)
8020e05c:	dfc00a15 	stw	ra,40(sp)
8020e060:	df000915 	stw	fp,36(sp)
8020e064:	ddc00815 	stw	r23,32(sp)
8020e068:	dd800715 	stw	r22,28(sp)
8020e06c:	dd400615 	stw	r21,24(sp)
8020e070:	dd000515 	stw	r20,20(sp)
8020e074:	dcc00415 	stw	r19,16(sp)
8020e078:	dc400215 	stw	r17,8(sp)
8020e07c:	dc000115 	stw	r16,4(sp)
8020e080:	288002c4 	addi	r2,r5,11
8020e084:	00c00584 	movi	r3,22
8020e088:	2025883a 	mov	r18,r4
8020e08c:	18807f2e 	bgeu	r3,r2,8020e28c <_malloc_r+0x238>
8020e090:	047ffe04 	movi	r17,-8
8020e094:	1462703a 	and	r17,r2,r17
8020e098:	8800a316 	blt	r17,zero,8020e328 <_malloc_r+0x2d4>
8020e09c:	8940a236 	bltu	r17,r5,8020e328 <_malloc_r+0x2d4>
8020e0a0:	02171500 	call	80217150 <__malloc_lock>
8020e0a4:	00807dc4 	movi	r2,503
8020e0a8:	1441e92e 	bgeu	r2,r17,8020e850 <_malloc_r+0x7fc>
8020e0ac:	8804d27a 	srli	r2,r17,9
8020e0b0:	1000a126 	beq	r2,zero,8020e338 <_malloc_r+0x2e4>
8020e0b4:	00c00104 	movi	r3,4
8020e0b8:	18811e36 	bltu	r3,r2,8020e534 <_malloc_r+0x4e0>
8020e0bc:	8804d1ba 	srli	r2,r17,6
8020e0c0:	12000e44 	addi	r8,r2,57
8020e0c4:	11c00e04 	addi	r7,r2,56
8020e0c8:	4209883a 	add	r4,r8,r8
8020e0cc:	04e008b4 	movhi	r19,32802
8020e0d0:	2109883a 	add	r4,r4,r4
8020e0d4:	9cf88b04 	addi	r19,r19,-7636
8020e0d8:	2109883a 	add	r4,r4,r4
8020e0dc:	9909883a 	add	r4,r19,r4
8020e0e0:	24000117 	ldw	r16,4(r4)
8020e0e4:	213ffe04 	addi	r4,r4,-8
8020e0e8:	24009726 	beq	r4,r16,8020e348 <_malloc_r+0x2f4>
8020e0ec:	80800117 	ldw	r2,4(r16)
8020e0f0:	01bfff04 	movi	r6,-4
8020e0f4:	014003c4 	movi	r5,15
8020e0f8:	1184703a 	and	r2,r2,r6
8020e0fc:	1447c83a 	sub	r3,r2,r17
8020e100:	28c00716 	blt	r5,r3,8020e120 <_malloc_r+0xcc>
8020e104:	1800920e 	bge	r3,zero,8020e350 <_malloc_r+0x2fc>
8020e108:	84000317 	ldw	r16,12(r16)
8020e10c:	24008e26 	beq	r4,r16,8020e348 <_malloc_r+0x2f4>
8020e110:	80800117 	ldw	r2,4(r16)
8020e114:	1184703a 	and	r2,r2,r6
8020e118:	1447c83a 	sub	r3,r2,r17
8020e11c:	28fff90e 	bge	r5,r3,8020e104 <__reset+0xfa1ee104>
8020e120:	3809883a 	mov	r4,r7
8020e124:	01a008b4 	movhi	r6,32802
8020e128:	9c000417 	ldw	r16,16(r19)
8020e12c:	31b88b04 	addi	r6,r6,-7636
8020e130:	32000204 	addi	r8,r6,8
8020e134:	82013426 	beq	r16,r8,8020e608 <_malloc_r+0x5b4>
8020e138:	80c00117 	ldw	r3,4(r16)
8020e13c:	00bfff04 	movi	r2,-4
8020e140:	188e703a 	and	r7,r3,r2
8020e144:	3c45c83a 	sub	r2,r7,r17
8020e148:	00c003c4 	movi	r3,15
8020e14c:	18811f16 	blt	r3,r2,8020e5cc <_malloc_r+0x578>
8020e150:	32000515 	stw	r8,20(r6)
8020e154:	32000415 	stw	r8,16(r6)
8020e158:	10007f0e 	bge	r2,zero,8020e358 <_malloc_r+0x304>
8020e15c:	00807fc4 	movi	r2,511
8020e160:	11c0fd36 	bltu	r2,r7,8020e558 <_malloc_r+0x504>
8020e164:	3806d0fa 	srli	r3,r7,3
8020e168:	01c00044 	movi	r7,1
8020e16c:	30800117 	ldw	r2,4(r6)
8020e170:	19400044 	addi	r5,r3,1
8020e174:	294b883a 	add	r5,r5,r5
8020e178:	1807d0ba 	srai	r3,r3,2
8020e17c:	294b883a 	add	r5,r5,r5
8020e180:	294b883a 	add	r5,r5,r5
8020e184:	298b883a 	add	r5,r5,r6
8020e188:	38c6983a 	sll	r3,r7,r3
8020e18c:	29c00017 	ldw	r7,0(r5)
8020e190:	2a7ffe04 	addi	r9,r5,-8
8020e194:	1886b03a 	or	r3,r3,r2
8020e198:	82400315 	stw	r9,12(r16)
8020e19c:	81c00215 	stw	r7,8(r16)
8020e1a0:	30c00115 	stw	r3,4(r6)
8020e1a4:	2c000015 	stw	r16,0(r5)
8020e1a8:	3c000315 	stw	r16,12(r7)
8020e1ac:	2005d0ba 	srai	r2,r4,2
8020e1b0:	01400044 	movi	r5,1
8020e1b4:	288a983a 	sll	r5,r5,r2
8020e1b8:	19406f36 	bltu	r3,r5,8020e378 <_malloc_r+0x324>
8020e1bc:	28c4703a 	and	r2,r5,r3
8020e1c0:	10000a1e 	bne	r2,zero,8020e1ec <_malloc_r+0x198>
8020e1c4:	00bfff04 	movi	r2,-4
8020e1c8:	294b883a 	add	r5,r5,r5
8020e1cc:	2088703a 	and	r4,r4,r2
8020e1d0:	28c4703a 	and	r2,r5,r3
8020e1d4:	21000104 	addi	r4,r4,4
8020e1d8:	1000041e 	bne	r2,zero,8020e1ec <_malloc_r+0x198>
8020e1dc:	294b883a 	add	r5,r5,r5
8020e1e0:	28c4703a 	and	r2,r5,r3
8020e1e4:	21000104 	addi	r4,r4,4
8020e1e8:	103ffc26 	beq	r2,zero,8020e1dc <__reset+0xfa1ee1dc>
8020e1ec:	02bfff04 	movi	r10,-4
8020e1f0:	024003c4 	movi	r9,15
8020e1f4:	21800044 	addi	r6,r4,1
8020e1f8:	318d883a 	add	r6,r6,r6
8020e1fc:	318d883a 	add	r6,r6,r6
8020e200:	318d883a 	add	r6,r6,r6
8020e204:	998d883a 	add	r6,r19,r6
8020e208:	333ffe04 	addi	r12,r6,-8
8020e20c:	2017883a 	mov	r11,r4
8020e210:	31800104 	addi	r6,r6,4
8020e214:	34000017 	ldw	r16,0(r6)
8020e218:	31fffd04 	addi	r7,r6,-12
8020e21c:	81c0041e 	bne	r16,r7,8020e230 <_malloc_r+0x1dc>
8020e220:	0000fb06 	br	8020e610 <_malloc_r+0x5bc>
8020e224:	1801030e 	bge	r3,zero,8020e634 <_malloc_r+0x5e0>
8020e228:	84000317 	ldw	r16,12(r16)
8020e22c:	81c0f826 	beq	r16,r7,8020e610 <_malloc_r+0x5bc>
8020e230:	80800117 	ldw	r2,4(r16)
8020e234:	1284703a 	and	r2,r2,r10
8020e238:	1447c83a 	sub	r3,r2,r17
8020e23c:	48fff90e 	bge	r9,r3,8020e224 <__reset+0xfa1ee224>
8020e240:	80800317 	ldw	r2,12(r16)
8020e244:	81000217 	ldw	r4,8(r16)
8020e248:	89400054 	ori	r5,r17,1
8020e24c:	81400115 	stw	r5,4(r16)
8020e250:	20800315 	stw	r2,12(r4)
8020e254:	11000215 	stw	r4,8(r2)
8020e258:	8463883a 	add	r17,r16,r17
8020e25c:	9c400515 	stw	r17,20(r19)
8020e260:	9c400415 	stw	r17,16(r19)
8020e264:	18800054 	ori	r2,r3,1
8020e268:	88800115 	stw	r2,4(r17)
8020e26c:	8a000315 	stw	r8,12(r17)
8020e270:	8a000215 	stw	r8,8(r17)
8020e274:	88e3883a 	add	r17,r17,r3
8020e278:	88c00015 	stw	r3,0(r17)
8020e27c:	9009883a 	mov	r4,r18
8020e280:	02171740 	call	80217174 <__malloc_unlock>
8020e284:	80800204 	addi	r2,r16,8
8020e288:	00001b06 	br	8020e2f8 <_malloc_r+0x2a4>
8020e28c:	04400404 	movi	r17,16
8020e290:	89402536 	bltu	r17,r5,8020e328 <_malloc_r+0x2d4>
8020e294:	02171500 	call	80217150 <__malloc_lock>
8020e298:	00800184 	movi	r2,6
8020e29c:	01000084 	movi	r4,2
8020e2a0:	04e008b4 	movhi	r19,32802
8020e2a4:	1085883a 	add	r2,r2,r2
8020e2a8:	9cf88b04 	addi	r19,r19,-7636
8020e2ac:	1085883a 	add	r2,r2,r2
8020e2b0:	9885883a 	add	r2,r19,r2
8020e2b4:	14000117 	ldw	r16,4(r2)
8020e2b8:	10fffe04 	addi	r3,r2,-8
8020e2bc:	80c0d926 	beq	r16,r3,8020e624 <_malloc_r+0x5d0>
8020e2c0:	80c00117 	ldw	r3,4(r16)
8020e2c4:	81000317 	ldw	r4,12(r16)
8020e2c8:	00bfff04 	movi	r2,-4
8020e2cc:	1884703a 	and	r2,r3,r2
8020e2d0:	81400217 	ldw	r5,8(r16)
8020e2d4:	8085883a 	add	r2,r16,r2
8020e2d8:	10c00117 	ldw	r3,4(r2)
8020e2dc:	29000315 	stw	r4,12(r5)
8020e2e0:	21400215 	stw	r5,8(r4)
8020e2e4:	18c00054 	ori	r3,r3,1
8020e2e8:	10c00115 	stw	r3,4(r2)
8020e2ec:	9009883a 	mov	r4,r18
8020e2f0:	02171740 	call	80217174 <__malloc_unlock>
8020e2f4:	80800204 	addi	r2,r16,8
8020e2f8:	dfc00a17 	ldw	ra,40(sp)
8020e2fc:	df000917 	ldw	fp,36(sp)
8020e300:	ddc00817 	ldw	r23,32(sp)
8020e304:	dd800717 	ldw	r22,28(sp)
8020e308:	dd400617 	ldw	r21,24(sp)
8020e30c:	dd000517 	ldw	r20,20(sp)
8020e310:	dcc00417 	ldw	r19,16(sp)
8020e314:	dc800317 	ldw	r18,12(sp)
8020e318:	dc400217 	ldw	r17,8(sp)
8020e31c:	dc000117 	ldw	r16,4(sp)
8020e320:	dec00b04 	addi	sp,sp,44
8020e324:	f800283a 	ret
8020e328:	00800304 	movi	r2,12
8020e32c:	90800015 	stw	r2,0(r18)
8020e330:	0005883a 	mov	r2,zero
8020e334:	003ff006 	br	8020e2f8 <__reset+0xfa1ee2f8>
8020e338:	01002004 	movi	r4,128
8020e33c:	02001004 	movi	r8,64
8020e340:	01c00fc4 	movi	r7,63
8020e344:	003f6106 	br	8020e0cc <__reset+0xfa1ee0cc>
8020e348:	4009883a 	mov	r4,r8
8020e34c:	003f7506 	br	8020e124 <__reset+0xfa1ee124>
8020e350:	81000317 	ldw	r4,12(r16)
8020e354:	003fde06 	br	8020e2d0 <__reset+0xfa1ee2d0>
8020e358:	81c5883a 	add	r2,r16,r7
8020e35c:	11400117 	ldw	r5,4(r2)
8020e360:	9009883a 	mov	r4,r18
8020e364:	29400054 	ori	r5,r5,1
8020e368:	11400115 	stw	r5,4(r2)
8020e36c:	02171740 	call	80217174 <__malloc_unlock>
8020e370:	80800204 	addi	r2,r16,8
8020e374:	003fe006 	br	8020e2f8 <__reset+0xfa1ee2f8>
8020e378:	9c000217 	ldw	r16,8(r19)
8020e37c:	00bfff04 	movi	r2,-4
8020e380:	85800117 	ldw	r22,4(r16)
8020e384:	b0ac703a 	and	r22,r22,r2
8020e388:	b4400336 	bltu	r22,r17,8020e398 <_malloc_r+0x344>
8020e38c:	b445c83a 	sub	r2,r22,r17
8020e390:	00c003c4 	movi	r3,15
8020e394:	18805d16 	blt	r3,r2,8020e50c <_malloc_r+0x4b8>
8020e398:	05e008b4 	movhi	r23,32802
8020e39c:	00a008b4 	movhi	r2,32802
8020e3a0:	10bea504 	addi	r2,r2,-1388
8020e3a4:	bdfe8304 	addi	r23,r23,-1524
8020e3a8:	15400017 	ldw	r21,0(r2)
8020e3ac:	b8c00017 	ldw	r3,0(r23)
8020e3b0:	00bfffc4 	movi	r2,-1
8020e3b4:	858d883a 	add	r6,r16,r22
8020e3b8:	8d6b883a 	add	r21,r17,r21
8020e3bc:	1880ea26 	beq	r3,r2,8020e768 <_malloc_r+0x714>
8020e3c0:	ad4403c4 	addi	r21,r21,4111
8020e3c4:	00bc0004 	movi	r2,-4096
8020e3c8:	a8aa703a 	and	r21,r21,r2
8020e3cc:	a80b883a 	mov	r5,r21
8020e3d0:	9009883a 	mov	r4,r18
8020e3d4:	d9800015 	stw	r6,0(sp)
8020e3d8:	021019c0 	call	8021019c <_sbrk_r>
8020e3dc:	1029883a 	mov	r20,r2
8020e3e0:	00bfffc4 	movi	r2,-1
8020e3e4:	d9800017 	ldw	r6,0(sp)
8020e3e8:	a080e826 	beq	r20,r2,8020e78c <_malloc_r+0x738>
8020e3ec:	a180a636 	bltu	r20,r6,8020e688 <_malloc_r+0x634>
8020e3f0:	072008b4 	movhi	fp,32802
8020e3f4:	e73eae04 	addi	fp,fp,-1352
8020e3f8:	e0800017 	ldw	r2,0(fp)
8020e3fc:	a887883a 	add	r3,r21,r2
8020e400:	e0c00015 	stw	r3,0(fp)
8020e404:	3500e626 	beq	r6,r20,8020e7a0 <_malloc_r+0x74c>
8020e408:	b9000017 	ldw	r4,0(r23)
8020e40c:	00bfffc4 	movi	r2,-1
8020e410:	2080ee26 	beq	r4,r2,8020e7cc <_malloc_r+0x778>
8020e414:	a185c83a 	sub	r2,r20,r6
8020e418:	10c5883a 	add	r2,r2,r3
8020e41c:	e0800015 	stw	r2,0(fp)
8020e420:	a0c001cc 	andi	r3,r20,7
8020e424:	1800bc26 	beq	r3,zero,8020e718 <_malloc_r+0x6c4>
8020e428:	a0e9c83a 	sub	r20,r20,r3
8020e42c:	00840204 	movi	r2,4104
8020e430:	a5000204 	addi	r20,r20,8
8020e434:	10c7c83a 	sub	r3,r2,r3
8020e438:	a545883a 	add	r2,r20,r21
8020e43c:	1083ffcc 	andi	r2,r2,4095
8020e440:	18abc83a 	sub	r21,r3,r2
8020e444:	a80b883a 	mov	r5,r21
8020e448:	9009883a 	mov	r4,r18
8020e44c:	021019c0 	call	8021019c <_sbrk_r>
8020e450:	00ffffc4 	movi	r3,-1
8020e454:	10c0e126 	beq	r2,r3,8020e7dc <_malloc_r+0x788>
8020e458:	1505c83a 	sub	r2,r2,r20
8020e45c:	1545883a 	add	r2,r2,r21
8020e460:	10800054 	ori	r2,r2,1
8020e464:	e0c00017 	ldw	r3,0(fp)
8020e468:	9d000215 	stw	r20,8(r19)
8020e46c:	a0800115 	stw	r2,4(r20)
8020e470:	a8c7883a 	add	r3,r21,r3
8020e474:	e0c00015 	stw	r3,0(fp)
8020e478:	84c00e26 	beq	r16,r19,8020e4b4 <_malloc_r+0x460>
8020e47c:	018003c4 	movi	r6,15
8020e480:	3580a72e 	bgeu	r6,r22,8020e720 <_malloc_r+0x6cc>
8020e484:	81400117 	ldw	r5,4(r16)
8020e488:	013ffe04 	movi	r4,-8
8020e48c:	b0bffd04 	addi	r2,r22,-12
8020e490:	1104703a 	and	r2,r2,r4
8020e494:	2900004c 	andi	r4,r5,1
8020e498:	2088b03a 	or	r4,r4,r2
8020e49c:	81000115 	stw	r4,4(r16)
8020e4a0:	01400144 	movi	r5,5
8020e4a4:	8089883a 	add	r4,r16,r2
8020e4a8:	21400115 	stw	r5,4(r4)
8020e4ac:	21400215 	stw	r5,8(r4)
8020e4b0:	3080cd36 	bltu	r6,r2,8020e7e8 <_malloc_r+0x794>
8020e4b4:	00a008b4 	movhi	r2,32802
8020e4b8:	10bea404 	addi	r2,r2,-1392
8020e4bc:	11000017 	ldw	r4,0(r2)
8020e4c0:	20c0012e 	bgeu	r4,r3,8020e4c8 <_malloc_r+0x474>
8020e4c4:	10c00015 	stw	r3,0(r2)
8020e4c8:	00a008b4 	movhi	r2,32802
8020e4cc:	10bea304 	addi	r2,r2,-1396
8020e4d0:	11000017 	ldw	r4,0(r2)
8020e4d4:	9c000217 	ldw	r16,8(r19)
8020e4d8:	20c0012e 	bgeu	r4,r3,8020e4e0 <_malloc_r+0x48c>
8020e4dc:	10c00015 	stw	r3,0(r2)
8020e4e0:	80c00117 	ldw	r3,4(r16)
8020e4e4:	00bfff04 	movi	r2,-4
8020e4e8:	1886703a 	and	r3,r3,r2
8020e4ec:	1c45c83a 	sub	r2,r3,r17
8020e4f0:	1c400236 	bltu	r3,r17,8020e4fc <_malloc_r+0x4a8>
8020e4f4:	00c003c4 	movi	r3,15
8020e4f8:	18800416 	blt	r3,r2,8020e50c <_malloc_r+0x4b8>
8020e4fc:	9009883a 	mov	r4,r18
8020e500:	02171740 	call	80217174 <__malloc_unlock>
8020e504:	0005883a 	mov	r2,zero
8020e508:	003f7b06 	br	8020e2f8 <__reset+0xfa1ee2f8>
8020e50c:	88c00054 	ori	r3,r17,1
8020e510:	80c00115 	stw	r3,4(r16)
8020e514:	8463883a 	add	r17,r16,r17
8020e518:	10800054 	ori	r2,r2,1
8020e51c:	9c400215 	stw	r17,8(r19)
8020e520:	88800115 	stw	r2,4(r17)
8020e524:	9009883a 	mov	r4,r18
8020e528:	02171740 	call	80217174 <__malloc_unlock>
8020e52c:	80800204 	addi	r2,r16,8
8020e530:	003f7106 	br	8020e2f8 <__reset+0xfa1ee2f8>
8020e534:	00c00504 	movi	r3,20
8020e538:	18804a2e 	bgeu	r3,r2,8020e664 <_malloc_r+0x610>
8020e53c:	00c01504 	movi	r3,84
8020e540:	18806e36 	bltu	r3,r2,8020e6fc <_malloc_r+0x6a8>
8020e544:	8804d33a 	srli	r2,r17,12
8020e548:	12001bc4 	addi	r8,r2,111
8020e54c:	11c01b84 	addi	r7,r2,110
8020e550:	4209883a 	add	r4,r8,r8
8020e554:	003edd06 	br	8020e0cc <__reset+0xfa1ee0cc>
8020e558:	3804d27a 	srli	r2,r7,9
8020e55c:	00c00104 	movi	r3,4
8020e560:	1880442e 	bgeu	r3,r2,8020e674 <_malloc_r+0x620>
8020e564:	00c00504 	movi	r3,20
8020e568:	18808136 	bltu	r3,r2,8020e770 <_malloc_r+0x71c>
8020e56c:	11401704 	addi	r5,r2,92
8020e570:	10c016c4 	addi	r3,r2,91
8020e574:	294b883a 	add	r5,r5,r5
8020e578:	294b883a 	add	r5,r5,r5
8020e57c:	294b883a 	add	r5,r5,r5
8020e580:	994b883a 	add	r5,r19,r5
8020e584:	28800017 	ldw	r2,0(r5)
8020e588:	01a008b4 	movhi	r6,32802
8020e58c:	297ffe04 	addi	r5,r5,-8
8020e590:	31b88b04 	addi	r6,r6,-7636
8020e594:	28806526 	beq	r5,r2,8020e72c <_malloc_r+0x6d8>
8020e598:	01bfff04 	movi	r6,-4
8020e59c:	10c00117 	ldw	r3,4(r2)
8020e5a0:	1986703a 	and	r3,r3,r6
8020e5a4:	38c0022e 	bgeu	r7,r3,8020e5b0 <_malloc_r+0x55c>
8020e5a8:	10800217 	ldw	r2,8(r2)
8020e5ac:	28bffb1e 	bne	r5,r2,8020e59c <__reset+0xfa1ee59c>
8020e5b0:	11400317 	ldw	r5,12(r2)
8020e5b4:	98c00117 	ldw	r3,4(r19)
8020e5b8:	81400315 	stw	r5,12(r16)
8020e5bc:	80800215 	stw	r2,8(r16)
8020e5c0:	2c000215 	stw	r16,8(r5)
8020e5c4:	14000315 	stw	r16,12(r2)
8020e5c8:	003ef806 	br	8020e1ac <__reset+0xfa1ee1ac>
8020e5cc:	88c00054 	ori	r3,r17,1
8020e5d0:	80c00115 	stw	r3,4(r16)
8020e5d4:	8463883a 	add	r17,r16,r17
8020e5d8:	34400515 	stw	r17,20(r6)
8020e5dc:	34400415 	stw	r17,16(r6)
8020e5e0:	10c00054 	ori	r3,r2,1
8020e5e4:	8a000315 	stw	r8,12(r17)
8020e5e8:	8a000215 	stw	r8,8(r17)
8020e5ec:	88c00115 	stw	r3,4(r17)
8020e5f0:	88a3883a 	add	r17,r17,r2
8020e5f4:	88800015 	stw	r2,0(r17)
8020e5f8:	9009883a 	mov	r4,r18
8020e5fc:	02171740 	call	80217174 <__malloc_unlock>
8020e600:	80800204 	addi	r2,r16,8
8020e604:	003f3c06 	br	8020e2f8 <__reset+0xfa1ee2f8>
8020e608:	30c00117 	ldw	r3,4(r6)
8020e60c:	003ee706 	br	8020e1ac <__reset+0xfa1ee1ac>
8020e610:	5ac00044 	addi	r11,r11,1
8020e614:	588000cc 	andi	r2,r11,3
8020e618:	31800204 	addi	r6,r6,8
8020e61c:	103efd1e 	bne	r2,zero,8020e214 <__reset+0xfa1ee214>
8020e620:	00002406 	br	8020e6b4 <_malloc_r+0x660>
8020e624:	14000317 	ldw	r16,12(r2)
8020e628:	143f251e 	bne	r2,r16,8020e2c0 <__reset+0xfa1ee2c0>
8020e62c:	21000084 	addi	r4,r4,2
8020e630:	003ebc06 	br	8020e124 <__reset+0xfa1ee124>
8020e634:	8085883a 	add	r2,r16,r2
8020e638:	10c00117 	ldw	r3,4(r2)
8020e63c:	81000317 	ldw	r4,12(r16)
8020e640:	81400217 	ldw	r5,8(r16)
8020e644:	18c00054 	ori	r3,r3,1
8020e648:	10c00115 	stw	r3,4(r2)
8020e64c:	29000315 	stw	r4,12(r5)
8020e650:	21400215 	stw	r5,8(r4)
8020e654:	9009883a 	mov	r4,r18
8020e658:	02171740 	call	80217174 <__malloc_unlock>
8020e65c:	80800204 	addi	r2,r16,8
8020e660:	003f2506 	br	8020e2f8 <__reset+0xfa1ee2f8>
8020e664:	12001704 	addi	r8,r2,92
8020e668:	11c016c4 	addi	r7,r2,91
8020e66c:	4209883a 	add	r4,r8,r8
8020e670:	003e9606 	br	8020e0cc <__reset+0xfa1ee0cc>
8020e674:	3804d1ba 	srli	r2,r7,6
8020e678:	11400e44 	addi	r5,r2,57
8020e67c:	10c00e04 	addi	r3,r2,56
8020e680:	294b883a 	add	r5,r5,r5
8020e684:	003fbc06 	br	8020e578 <__reset+0xfa1ee578>
8020e688:	84ff5926 	beq	r16,r19,8020e3f0 <__reset+0xfa1ee3f0>
8020e68c:	00a008b4 	movhi	r2,32802
8020e690:	10b88b04 	addi	r2,r2,-7636
8020e694:	14000217 	ldw	r16,8(r2)
8020e698:	00bfff04 	movi	r2,-4
8020e69c:	80c00117 	ldw	r3,4(r16)
8020e6a0:	1886703a 	and	r3,r3,r2
8020e6a4:	003f9106 	br	8020e4ec <__reset+0xfa1ee4ec>
8020e6a8:	60800217 	ldw	r2,8(r12)
8020e6ac:	213fffc4 	addi	r4,r4,-1
8020e6b0:	1300651e 	bne	r2,r12,8020e848 <_malloc_r+0x7f4>
8020e6b4:	208000cc 	andi	r2,r4,3
8020e6b8:	633ffe04 	addi	r12,r12,-8
8020e6bc:	103ffa1e 	bne	r2,zero,8020e6a8 <__reset+0xfa1ee6a8>
8020e6c0:	98800117 	ldw	r2,4(r19)
8020e6c4:	0146303a 	nor	r3,zero,r5
8020e6c8:	1884703a 	and	r2,r3,r2
8020e6cc:	98800115 	stw	r2,4(r19)
8020e6d0:	294b883a 	add	r5,r5,r5
8020e6d4:	117f2836 	bltu	r2,r5,8020e378 <__reset+0xfa1ee378>
8020e6d8:	283f2726 	beq	r5,zero,8020e378 <__reset+0xfa1ee378>
8020e6dc:	2886703a 	and	r3,r5,r2
8020e6e0:	5809883a 	mov	r4,r11
8020e6e4:	183ec31e 	bne	r3,zero,8020e1f4 <__reset+0xfa1ee1f4>
8020e6e8:	294b883a 	add	r5,r5,r5
8020e6ec:	2886703a 	and	r3,r5,r2
8020e6f0:	21000104 	addi	r4,r4,4
8020e6f4:	183ffc26 	beq	r3,zero,8020e6e8 <__reset+0xfa1ee6e8>
8020e6f8:	003ebe06 	br	8020e1f4 <__reset+0xfa1ee1f4>
8020e6fc:	00c05504 	movi	r3,340
8020e700:	18801236 	bltu	r3,r2,8020e74c <_malloc_r+0x6f8>
8020e704:	8804d3fa 	srli	r2,r17,15
8020e708:	12001e04 	addi	r8,r2,120
8020e70c:	11c01dc4 	addi	r7,r2,119
8020e710:	4209883a 	add	r4,r8,r8
8020e714:	003e6d06 	br	8020e0cc <__reset+0xfa1ee0cc>
8020e718:	00c40004 	movi	r3,4096
8020e71c:	003f4606 	br	8020e438 <__reset+0xfa1ee438>
8020e720:	00800044 	movi	r2,1
8020e724:	a0800115 	stw	r2,4(r20)
8020e728:	003f7406 	br	8020e4fc <__reset+0xfa1ee4fc>
8020e72c:	1805d0ba 	srai	r2,r3,2
8020e730:	01c00044 	movi	r7,1
8020e734:	30c00117 	ldw	r3,4(r6)
8020e738:	388e983a 	sll	r7,r7,r2
8020e73c:	2805883a 	mov	r2,r5
8020e740:	38c6b03a 	or	r3,r7,r3
8020e744:	30c00115 	stw	r3,4(r6)
8020e748:	003f9b06 	br	8020e5b8 <__reset+0xfa1ee5b8>
8020e74c:	00c15504 	movi	r3,1364
8020e750:	18801a36 	bltu	r3,r2,8020e7bc <_malloc_r+0x768>
8020e754:	8804d4ba 	srli	r2,r17,18
8020e758:	12001f44 	addi	r8,r2,125
8020e75c:	11c01f04 	addi	r7,r2,124
8020e760:	4209883a 	add	r4,r8,r8
8020e764:	003e5906 	br	8020e0cc <__reset+0xfa1ee0cc>
8020e768:	ad400404 	addi	r21,r21,16
8020e76c:	003f1706 	br	8020e3cc <__reset+0xfa1ee3cc>
8020e770:	00c01504 	movi	r3,84
8020e774:	18802336 	bltu	r3,r2,8020e804 <_malloc_r+0x7b0>
8020e778:	3804d33a 	srli	r2,r7,12
8020e77c:	11401bc4 	addi	r5,r2,111
8020e780:	10c01b84 	addi	r3,r2,110
8020e784:	294b883a 	add	r5,r5,r5
8020e788:	003f7b06 	br	8020e578 <__reset+0xfa1ee578>
8020e78c:	9c000217 	ldw	r16,8(r19)
8020e790:	00bfff04 	movi	r2,-4
8020e794:	80c00117 	ldw	r3,4(r16)
8020e798:	1886703a 	and	r3,r3,r2
8020e79c:	003f5306 	br	8020e4ec <__reset+0xfa1ee4ec>
8020e7a0:	3083ffcc 	andi	r2,r6,4095
8020e7a4:	103f181e 	bne	r2,zero,8020e408 <__reset+0xfa1ee408>
8020e7a8:	99000217 	ldw	r4,8(r19)
8020e7ac:	b545883a 	add	r2,r22,r21
8020e7b0:	10800054 	ori	r2,r2,1
8020e7b4:	20800115 	stw	r2,4(r4)
8020e7b8:	003f3e06 	br	8020e4b4 <__reset+0xfa1ee4b4>
8020e7bc:	01003f84 	movi	r4,254
8020e7c0:	02001fc4 	movi	r8,127
8020e7c4:	01c01f84 	movi	r7,126
8020e7c8:	003e4006 	br	8020e0cc <__reset+0xfa1ee0cc>
8020e7cc:	00a008b4 	movhi	r2,32802
8020e7d0:	10be8304 	addi	r2,r2,-1524
8020e7d4:	15000015 	stw	r20,0(r2)
8020e7d8:	003f1106 	br	8020e420 <__reset+0xfa1ee420>
8020e7dc:	00800044 	movi	r2,1
8020e7e0:	002b883a 	mov	r21,zero
8020e7e4:	003f1f06 	br	8020e464 <__reset+0xfa1ee464>
8020e7e8:	81400204 	addi	r5,r16,8
8020e7ec:	9009883a 	mov	r4,r18
8020e7f0:	020d4680 	call	8020d468 <_free_r>
8020e7f4:	00a008b4 	movhi	r2,32802
8020e7f8:	10beae04 	addi	r2,r2,-1352
8020e7fc:	10c00017 	ldw	r3,0(r2)
8020e800:	003f2c06 	br	8020e4b4 <__reset+0xfa1ee4b4>
8020e804:	00c05504 	movi	r3,340
8020e808:	18800536 	bltu	r3,r2,8020e820 <_malloc_r+0x7cc>
8020e80c:	3804d3fa 	srli	r2,r7,15
8020e810:	11401e04 	addi	r5,r2,120
8020e814:	10c01dc4 	addi	r3,r2,119
8020e818:	294b883a 	add	r5,r5,r5
8020e81c:	003f5606 	br	8020e578 <__reset+0xfa1ee578>
8020e820:	00c15504 	movi	r3,1364
8020e824:	18800536 	bltu	r3,r2,8020e83c <_malloc_r+0x7e8>
8020e828:	3804d4ba 	srli	r2,r7,18
8020e82c:	11401f44 	addi	r5,r2,125
8020e830:	10c01f04 	addi	r3,r2,124
8020e834:	294b883a 	add	r5,r5,r5
8020e838:	003f4f06 	br	8020e578 <__reset+0xfa1ee578>
8020e83c:	01403f84 	movi	r5,254
8020e840:	00c01f84 	movi	r3,126
8020e844:	003f4c06 	br	8020e578 <__reset+0xfa1ee578>
8020e848:	98800117 	ldw	r2,4(r19)
8020e84c:	003fa006 	br	8020e6d0 <__reset+0xfa1ee6d0>
8020e850:	8808d0fa 	srli	r4,r17,3
8020e854:	20800044 	addi	r2,r4,1
8020e858:	1085883a 	add	r2,r2,r2
8020e85c:	003e9006 	br	8020e2a0 <__reset+0xfa1ee2a0>

8020e860 <memchr>:
8020e860:	208000cc 	andi	r2,r4,3
8020e864:	280f883a 	mov	r7,r5
8020e868:	10003426 	beq	r2,zero,8020e93c <memchr+0xdc>
8020e86c:	30bfffc4 	addi	r2,r6,-1
8020e870:	30001a26 	beq	r6,zero,8020e8dc <memchr+0x7c>
8020e874:	20c00003 	ldbu	r3,0(r4)
8020e878:	29803fcc 	andi	r6,r5,255
8020e87c:	30c0051e 	bne	r6,r3,8020e894 <memchr+0x34>
8020e880:	00001806 	br	8020e8e4 <memchr+0x84>
8020e884:	10001526 	beq	r2,zero,8020e8dc <memchr+0x7c>
8020e888:	20c00003 	ldbu	r3,0(r4)
8020e88c:	10bfffc4 	addi	r2,r2,-1
8020e890:	30c01426 	beq	r6,r3,8020e8e4 <memchr+0x84>
8020e894:	21000044 	addi	r4,r4,1
8020e898:	20c000cc 	andi	r3,r4,3
8020e89c:	183ff91e 	bne	r3,zero,8020e884 <__reset+0xfa1ee884>
8020e8a0:	020000c4 	movi	r8,3
8020e8a4:	40801136 	bltu	r8,r2,8020e8ec <memchr+0x8c>
8020e8a8:	10000c26 	beq	r2,zero,8020e8dc <memchr+0x7c>
8020e8ac:	20c00003 	ldbu	r3,0(r4)
8020e8b0:	29403fcc 	andi	r5,r5,255
8020e8b4:	28c00b26 	beq	r5,r3,8020e8e4 <memchr+0x84>
8020e8b8:	20c00044 	addi	r3,r4,1
8020e8bc:	39803fcc 	andi	r6,r7,255
8020e8c0:	2089883a 	add	r4,r4,r2
8020e8c4:	00000306 	br	8020e8d4 <memchr+0x74>
8020e8c8:	18c00044 	addi	r3,r3,1
8020e8cc:	197fffc3 	ldbu	r5,-1(r3)
8020e8d0:	31400526 	beq	r6,r5,8020e8e8 <memchr+0x88>
8020e8d4:	1805883a 	mov	r2,r3
8020e8d8:	20fffb1e 	bne	r4,r3,8020e8c8 <__reset+0xfa1ee8c8>
8020e8dc:	0005883a 	mov	r2,zero
8020e8e0:	f800283a 	ret
8020e8e4:	2005883a 	mov	r2,r4
8020e8e8:	f800283a 	ret
8020e8ec:	28c03fcc 	andi	r3,r5,255
8020e8f0:	1812923a 	slli	r9,r3,8
8020e8f4:	02ffbff4 	movhi	r11,65279
8020e8f8:	02a02074 	movhi	r10,32897
8020e8fc:	48d2b03a 	or	r9,r9,r3
8020e900:	4806943a 	slli	r3,r9,16
8020e904:	5affbfc4 	addi	r11,r11,-257
8020e908:	52a02004 	addi	r10,r10,-32640
8020e90c:	48d2b03a 	or	r9,r9,r3
8020e910:	20c00017 	ldw	r3,0(r4)
8020e914:	48c6f03a 	xor	r3,r9,r3
8020e918:	1acd883a 	add	r6,r3,r11
8020e91c:	00c6303a 	nor	r3,zero,r3
8020e920:	30c6703a 	and	r3,r6,r3
8020e924:	1a86703a 	and	r3,r3,r10
8020e928:	183fe01e 	bne	r3,zero,8020e8ac <__reset+0xfa1ee8ac>
8020e92c:	10bfff04 	addi	r2,r2,-4
8020e930:	21000104 	addi	r4,r4,4
8020e934:	40bff636 	bltu	r8,r2,8020e910 <__reset+0xfa1ee910>
8020e938:	003fdb06 	br	8020e8a8 <__reset+0xfa1ee8a8>
8020e93c:	3005883a 	mov	r2,r6
8020e940:	003fd706 	br	8020e8a0 <__reset+0xfa1ee8a0>

8020e944 <memmove>:
8020e944:	2005883a 	mov	r2,r4
8020e948:	29000b2e 	bgeu	r5,r4,8020e978 <memmove+0x34>
8020e94c:	298f883a 	add	r7,r5,r6
8020e950:	21c0092e 	bgeu	r4,r7,8020e978 <memmove+0x34>
8020e954:	2187883a 	add	r3,r4,r6
8020e958:	198bc83a 	sub	r5,r3,r6
8020e95c:	30004826 	beq	r6,zero,8020ea80 <memmove+0x13c>
8020e960:	39ffffc4 	addi	r7,r7,-1
8020e964:	39000003 	ldbu	r4,0(r7)
8020e968:	18ffffc4 	addi	r3,r3,-1
8020e96c:	19000005 	stb	r4,0(r3)
8020e970:	28fffb1e 	bne	r5,r3,8020e960 <__reset+0xfa1ee960>
8020e974:	f800283a 	ret
8020e978:	00c003c4 	movi	r3,15
8020e97c:	1980412e 	bgeu	r3,r6,8020ea84 <memmove+0x140>
8020e980:	2886b03a 	or	r3,r5,r2
8020e984:	18c000cc 	andi	r3,r3,3
8020e988:	1800401e 	bne	r3,zero,8020ea8c <memmove+0x148>
8020e98c:	33fffc04 	addi	r15,r6,-16
8020e990:	781ed13a 	srli	r15,r15,4
8020e994:	28c00104 	addi	r3,r5,4
8020e998:	13400104 	addi	r13,r2,4
8020e99c:	781c913a 	slli	r14,r15,4
8020e9a0:	2b000204 	addi	r12,r5,8
8020e9a4:	12c00204 	addi	r11,r2,8
8020e9a8:	73800504 	addi	r14,r14,20
8020e9ac:	2a800304 	addi	r10,r5,12
8020e9b0:	12400304 	addi	r9,r2,12
8020e9b4:	2b9d883a 	add	r14,r5,r14
8020e9b8:	2811883a 	mov	r8,r5
8020e9bc:	100f883a 	mov	r7,r2
8020e9c0:	41000017 	ldw	r4,0(r8)
8020e9c4:	39c00404 	addi	r7,r7,16
8020e9c8:	18c00404 	addi	r3,r3,16
8020e9cc:	393ffc15 	stw	r4,-16(r7)
8020e9d0:	193ffc17 	ldw	r4,-16(r3)
8020e9d4:	6b400404 	addi	r13,r13,16
8020e9d8:	5ac00404 	addi	r11,r11,16
8020e9dc:	693ffc15 	stw	r4,-16(r13)
8020e9e0:	61000017 	ldw	r4,0(r12)
8020e9e4:	4a400404 	addi	r9,r9,16
8020e9e8:	42000404 	addi	r8,r8,16
8020e9ec:	593ffc15 	stw	r4,-16(r11)
8020e9f0:	51000017 	ldw	r4,0(r10)
8020e9f4:	63000404 	addi	r12,r12,16
8020e9f8:	52800404 	addi	r10,r10,16
8020e9fc:	493ffc15 	stw	r4,-16(r9)
8020ea00:	1bbfef1e 	bne	r3,r14,8020e9c0 <__reset+0xfa1ee9c0>
8020ea04:	79000044 	addi	r4,r15,1
8020ea08:	2008913a 	slli	r4,r4,4
8020ea0c:	328003cc 	andi	r10,r6,15
8020ea10:	02c000c4 	movi	r11,3
8020ea14:	1107883a 	add	r3,r2,r4
8020ea18:	290b883a 	add	r5,r5,r4
8020ea1c:	5a801e2e 	bgeu	r11,r10,8020ea98 <memmove+0x154>
8020ea20:	1813883a 	mov	r9,r3
8020ea24:	2811883a 	mov	r8,r5
8020ea28:	500f883a 	mov	r7,r10
8020ea2c:	41000017 	ldw	r4,0(r8)
8020ea30:	4a400104 	addi	r9,r9,4
8020ea34:	39ffff04 	addi	r7,r7,-4
8020ea38:	493fff15 	stw	r4,-4(r9)
8020ea3c:	42000104 	addi	r8,r8,4
8020ea40:	59fffa36 	bltu	r11,r7,8020ea2c <__reset+0xfa1eea2c>
8020ea44:	513fff04 	addi	r4,r10,-4
8020ea48:	2008d0ba 	srli	r4,r4,2
8020ea4c:	318000cc 	andi	r6,r6,3
8020ea50:	21000044 	addi	r4,r4,1
8020ea54:	2109883a 	add	r4,r4,r4
8020ea58:	2109883a 	add	r4,r4,r4
8020ea5c:	1907883a 	add	r3,r3,r4
8020ea60:	290b883a 	add	r5,r5,r4
8020ea64:	30000b26 	beq	r6,zero,8020ea94 <memmove+0x150>
8020ea68:	198d883a 	add	r6,r3,r6
8020ea6c:	29c00003 	ldbu	r7,0(r5)
8020ea70:	18c00044 	addi	r3,r3,1
8020ea74:	29400044 	addi	r5,r5,1
8020ea78:	19ffffc5 	stb	r7,-1(r3)
8020ea7c:	19bffb1e 	bne	r3,r6,8020ea6c <__reset+0xfa1eea6c>
8020ea80:	f800283a 	ret
8020ea84:	1007883a 	mov	r3,r2
8020ea88:	003ff606 	br	8020ea64 <__reset+0xfa1eea64>
8020ea8c:	1007883a 	mov	r3,r2
8020ea90:	003ff506 	br	8020ea68 <__reset+0xfa1eea68>
8020ea94:	f800283a 	ret
8020ea98:	500d883a 	mov	r6,r10
8020ea9c:	003ff106 	br	8020ea64 <__reset+0xfa1eea64>

8020eaa0 <memset>:
8020eaa0:	20c000cc 	andi	r3,r4,3
8020eaa4:	2005883a 	mov	r2,r4
8020eaa8:	18004426 	beq	r3,zero,8020ebbc <memset+0x11c>
8020eaac:	31ffffc4 	addi	r7,r6,-1
8020eab0:	30004026 	beq	r6,zero,8020ebb4 <memset+0x114>
8020eab4:	2813883a 	mov	r9,r5
8020eab8:	200d883a 	mov	r6,r4
8020eabc:	2007883a 	mov	r3,r4
8020eac0:	00000406 	br	8020ead4 <memset+0x34>
8020eac4:	3a3fffc4 	addi	r8,r7,-1
8020eac8:	31800044 	addi	r6,r6,1
8020eacc:	38003926 	beq	r7,zero,8020ebb4 <memset+0x114>
8020ead0:	400f883a 	mov	r7,r8
8020ead4:	18c00044 	addi	r3,r3,1
8020ead8:	32400005 	stb	r9,0(r6)
8020eadc:	1a0000cc 	andi	r8,r3,3
8020eae0:	403ff81e 	bne	r8,zero,8020eac4 <__reset+0xfa1eeac4>
8020eae4:	010000c4 	movi	r4,3
8020eae8:	21c02d2e 	bgeu	r4,r7,8020eba0 <memset+0x100>
8020eaec:	29003fcc 	andi	r4,r5,255
8020eaf0:	200c923a 	slli	r6,r4,8
8020eaf4:	3108b03a 	or	r4,r6,r4
8020eaf8:	200c943a 	slli	r6,r4,16
8020eafc:	218cb03a 	or	r6,r4,r6
8020eb00:	010003c4 	movi	r4,15
8020eb04:	21c0182e 	bgeu	r4,r7,8020eb68 <memset+0xc8>
8020eb08:	3b3ffc04 	addi	r12,r7,-16
8020eb0c:	6018d13a 	srli	r12,r12,4
8020eb10:	1a000104 	addi	r8,r3,4
8020eb14:	1ac00204 	addi	r11,r3,8
8020eb18:	6008913a 	slli	r4,r12,4
8020eb1c:	1a800304 	addi	r10,r3,12
8020eb20:	1813883a 	mov	r9,r3
8020eb24:	21000504 	addi	r4,r4,20
8020eb28:	1909883a 	add	r4,r3,r4
8020eb2c:	49800015 	stw	r6,0(r9)
8020eb30:	41800015 	stw	r6,0(r8)
8020eb34:	59800015 	stw	r6,0(r11)
8020eb38:	51800015 	stw	r6,0(r10)
8020eb3c:	42000404 	addi	r8,r8,16
8020eb40:	4a400404 	addi	r9,r9,16
8020eb44:	5ac00404 	addi	r11,r11,16
8020eb48:	52800404 	addi	r10,r10,16
8020eb4c:	413ff71e 	bne	r8,r4,8020eb2c <__reset+0xfa1eeb2c>
8020eb50:	63000044 	addi	r12,r12,1
8020eb54:	6018913a 	slli	r12,r12,4
8020eb58:	39c003cc 	andi	r7,r7,15
8020eb5c:	010000c4 	movi	r4,3
8020eb60:	1b07883a 	add	r3,r3,r12
8020eb64:	21c00e2e 	bgeu	r4,r7,8020eba0 <memset+0x100>
8020eb68:	1813883a 	mov	r9,r3
8020eb6c:	3811883a 	mov	r8,r7
8020eb70:	010000c4 	movi	r4,3
8020eb74:	49800015 	stw	r6,0(r9)
8020eb78:	423fff04 	addi	r8,r8,-4
8020eb7c:	4a400104 	addi	r9,r9,4
8020eb80:	223ffc36 	bltu	r4,r8,8020eb74 <__reset+0xfa1eeb74>
8020eb84:	393fff04 	addi	r4,r7,-4
8020eb88:	2008d0ba 	srli	r4,r4,2
8020eb8c:	39c000cc 	andi	r7,r7,3
8020eb90:	21000044 	addi	r4,r4,1
8020eb94:	2109883a 	add	r4,r4,r4
8020eb98:	2109883a 	add	r4,r4,r4
8020eb9c:	1907883a 	add	r3,r3,r4
8020eba0:	38000526 	beq	r7,zero,8020ebb8 <memset+0x118>
8020eba4:	19cf883a 	add	r7,r3,r7
8020eba8:	19400005 	stb	r5,0(r3)
8020ebac:	18c00044 	addi	r3,r3,1
8020ebb0:	38fffd1e 	bne	r7,r3,8020eba8 <__reset+0xfa1eeba8>
8020ebb4:	f800283a 	ret
8020ebb8:	f800283a 	ret
8020ebbc:	2007883a 	mov	r3,r4
8020ebc0:	300f883a 	mov	r7,r6
8020ebc4:	003fc706 	br	8020eae4 <__reset+0xfa1eeae4>

8020ebc8 <_Balloc>:
8020ebc8:	20801317 	ldw	r2,76(r4)
8020ebcc:	defffc04 	addi	sp,sp,-16
8020ebd0:	dc400115 	stw	r17,4(sp)
8020ebd4:	dc000015 	stw	r16,0(sp)
8020ebd8:	dfc00315 	stw	ra,12(sp)
8020ebdc:	dc800215 	stw	r18,8(sp)
8020ebe0:	2023883a 	mov	r17,r4
8020ebe4:	2821883a 	mov	r16,r5
8020ebe8:	10000f26 	beq	r2,zero,8020ec28 <_Balloc+0x60>
8020ebec:	8407883a 	add	r3,r16,r16
8020ebf0:	18c7883a 	add	r3,r3,r3
8020ebf4:	10c7883a 	add	r3,r2,r3
8020ebf8:	18800017 	ldw	r2,0(r3)
8020ebfc:	10001126 	beq	r2,zero,8020ec44 <_Balloc+0x7c>
8020ec00:	11000017 	ldw	r4,0(r2)
8020ec04:	19000015 	stw	r4,0(r3)
8020ec08:	10000415 	stw	zero,16(r2)
8020ec0c:	10000315 	stw	zero,12(r2)
8020ec10:	dfc00317 	ldw	ra,12(sp)
8020ec14:	dc800217 	ldw	r18,8(sp)
8020ec18:	dc400117 	ldw	r17,4(sp)
8020ec1c:	dc000017 	ldw	r16,0(sp)
8020ec20:	dec00404 	addi	sp,sp,16
8020ec24:	f800283a 	ret
8020ec28:	01800844 	movi	r6,33
8020ec2c:	01400104 	movi	r5,4
8020ec30:	0212f100 	call	80212f10 <_calloc_r>
8020ec34:	88801315 	stw	r2,76(r17)
8020ec38:	103fec1e 	bne	r2,zero,8020ebec <__reset+0xfa1eebec>
8020ec3c:	0005883a 	mov	r2,zero
8020ec40:	003ff306 	br	8020ec10 <__reset+0xfa1eec10>
8020ec44:	01400044 	movi	r5,1
8020ec48:	2c24983a 	sll	r18,r5,r16
8020ec4c:	8809883a 	mov	r4,r17
8020ec50:	91800144 	addi	r6,r18,5
8020ec54:	318d883a 	add	r6,r6,r6
8020ec58:	318d883a 	add	r6,r6,r6
8020ec5c:	0212f100 	call	80212f10 <_calloc_r>
8020ec60:	103ff626 	beq	r2,zero,8020ec3c <__reset+0xfa1eec3c>
8020ec64:	14000115 	stw	r16,4(r2)
8020ec68:	14800215 	stw	r18,8(r2)
8020ec6c:	003fe606 	br	8020ec08 <__reset+0xfa1eec08>

8020ec70 <_Bfree>:
8020ec70:	28000826 	beq	r5,zero,8020ec94 <_Bfree+0x24>
8020ec74:	28c00117 	ldw	r3,4(r5)
8020ec78:	20801317 	ldw	r2,76(r4)
8020ec7c:	18c7883a 	add	r3,r3,r3
8020ec80:	18c7883a 	add	r3,r3,r3
8020ec84:	10c5883a 	add	r2,r2,r3
8020ec88:	10c00017 	ldw	r3,0(r2)
8020ec8c:	28c00015 	stw	r3,0(r5)
8020ec90:	11400015 	stw	r5,0(r2)
8020ec94:	f800283a 	ret

8020ec98 <__multadd>:
8020ec98:	defffa04 	addi	sp,sp,-24
8020ec9c:	dc800315 	stw	r18,12(sp)
8020eca0:	dc400215 	stw	r17,8(sp)
8020eca4:	dc000115 	stw	r16,4(sp)
8020eca8:	2823883a 	mov	r17,r5
8020ecac:	2c000417 	ldw	r16,16(r5)
8020ecb0:	dfc00515 	stw	ra,20(sp)
8020ecb4:	dcc00415 	stw	r19,16(sp)
8020ecb8:	2025883a 	mov	r18,r4
8020ecbc:	29400504 	addi	r5,r5,20
8020ecc0:	0011883a 	mov	r8,zero
8020ecc4:	28c00017 	ldw	r3,0(r5)
8020ecc8:	29400104 	addi	r5,r5,4
8020eccc:	42000044 	addi	r8,r8,1
8020ecd0:	18bfffcc 	andi	r2,r3,65535
8020ecd4:	1185383a 	mul	r2,r2,r6
8020ecd8:	1806d43a 	srli	r3,r3,16
8020ecdc:	11cf883a 	add	r7,r2,r7
8020ece0:	3808d43a 	srli	r4,r7,16
8020ece4:	1987383a 	mul	r3,r3,r6
8020ece8:	38bfffcc 	andi	r2,r7,65535
8020ecec:	1907883a 	add	r3,r3,r4
8020ecf0:	1808943a 	slli	r4,r3,16
8020ecf4:	180ed43a 	srli	r7,r3,16
8020ecf8:	2085883a 	add	r2,r4,r2
8020ecfc:	28bfff15 	stw	r2,-4(r5)
8020ed00:	443ff016 	blt	r8,r16,8020ecc4 <__reset+0xfa1eecc4>
8020ed04:	38000926 	beq	r7,zero,8020ed2c <__multadd+0x94>
8020ed08:	88800217 	ldw	r2,8(r17)
8020ed0c:	80800f0e 	bge	r16,r2,8020ed4c <__multadd+0xb4>
8020ed10:	80800144 	addi	r2,r16,5
8020ed14:	1085883a 	add	r2,r2,r2
8020ed18:	1085883a 	add	r2,r2,r2
8020ed1c:	8885883a 	add	r2,r17,r2
8020ed20:	11c00015 	stw	r7,0(r2)
8020ed24:	84000044 	addi	r16,r16,1
8020ed28:	8c000415 	stw	r16,16(r17)
8020ed2c:	8805883a 	mov	r2,r17
8020ed30:	dfc00517 	ldw	ra,20(sp)
8020ed34:	dcc00417 	ldw	r19,16(sp)
8020ed38:	dc800317 	ldw	r18,12(sp)
8020ed3c:	dc400217 	ldw	r17,8(sp)
8020ed40:	dc000117 	ldw	r16,4(sp)
8020ed44:	dec00604 	addi	sp,sp,24
8020ed48:	f800283a 	ret
8020ed4c:	89400117 	ldw	r5,4(r17)
8020ed50:	9009883a 	mov	r4,r18
8020ed54:	d9c00015 	stw	r7,0(sp)
8020ed58:	29400044 	addi	r5,r5,1
8020ed5c:	020ebc80 	call	8020ebc8 <_Balloc>
8020ed60:	89800417 	ldw	r6,16(r17)
8020ed64:	89400304 	addi	r5,r17,12
8020ed68:	11000304 	addi	r4,r2,12
8020ed6c:	31800084 	addi	r6,r6,2
8020ed70:	318d883a 	add	r6,r6,r6
8020ed74:	318d883a 	add	r6,r6,r6
8020ed78:	1027883a 	mov	r19,r2
8020ed7c:	0206a940 	call	80206a94 <memcpy>
8020ed80:	d9c00017 	ldw	r7,0(sp)
8020ed84:	88000a26 	beq	r17,zero,8020edb0 <__multadd+0x118>
8020ed88:	88c00117 	ldw	r3,4(r17)
8020ed8c:	90801317 	ldw	r2,76(r18)
8020ed90:	18c7883a 	add	r3,r3,r3
8020ed94:	18c7883a 	add	r3,r3,r3
8020ed98:	10c5883a 	add	r2,r2,r3
8020ed9c:	10c00017 	ldw	r3,0(r2)
8020eda0:	88c00015 	stw	r3,0(r17)
8020eda4:	14400015 	stw	r17,0(r2)
8020eda8:	9823883a 	mov	r17,r19
8020edac:	003fd806 	br	8020ed10 <__reset+0xfa1eed10>
8020edb0:	9823883a 	mov	r17,r19
8020edb4:	003fd606 	br	8020ed10 <__reset+0xfa1eed10>

8020edb8 <__s2b>:
8020edb8:	defff904 	addi	sp,sp,-28
8020edbc:	dc400115 	stw	r17,4(sp)
8020edc0:	dc000015 	stw	r16,0(sp)
8020edc4:	2023883a 	mov	r17,r4
8020edc8:	2821883a 	mov	r16,r5
8020edcc:	39000204 	addi	r4,r7,8
8020edd0:	01400244 	movi	r5,9
8020edd4:	dcc00315 	stw	r19,12(sp)
8020edd8:	dc800215 	stw	r18,8(sp)
8020eddc:	dfc00615 	stw	ra,24(sp)
8020ede0:	dd400515 	stw	r21,20(sp)
8020ede4:	dd000415 	stw	r20,16(sp)
8020ede8:	3825883a 	mov	r18,r7
8020edec:	3027883a 	mov	r19,r6
8020edf0:	02142400 	call	80214240 <__divsi3>
8020edf4:	00c00044 	movi	r3,1
8020edf8:	000b883a 	mov	r5,zero
8020edfc:	1880030e 	bge	r3,r2,8020ee0c <__s2b+0x54>
8020ee00:	18c7883a 	add	r3,r3,r3
8020ee04:	29400044 	addi	r5,r5,1
8020ee08:	18bffd16 	blt	r3,r2,8020ee00 <__reset+0xfa1eee00>
8020ee0c:	8809883a 	mov	r4,r17
8020ee10:	020ebc80 	call	8020ebc8 <_Balloc>
8020ee14:	d8c00717 	ldw	r3,28(sp)
8020ee18:	10c00515 	stw	r3,20(r2)
8020ee1c:	00c00044 	movi	r3,1
8020ee20:	10c00415 	stw	r3,16(r2)
8020ee24:	00c00244 	movi	r3,9
8020ee28:	1cc0210e 	bge	r3,r19,8020eeb0 <__s2b+0xf8>
8020ee2c:	80eb883a 	add	r21,r16,r3
8020ee30:	a829883a 	mov	r20,r21
8020ee34:	84e1883a 	add	r16,r16,r19
8020ee38:	a1c00007 	ldb	r7,0(r20)
8020ee3c:	01800284 	movi	r6,10
8020ee40:	a5000044 	addi	r20,r20,1
8020ee44:	100b883a 	mov	r5,r2
8020ee48:	39fff404 	addi	r7,r7,-48
8020ee4c:	8809883a 	mov	r4,r17
8020ee50:	020ec980 	call	8020ec98 <__multadd>
8020ee54:	a43ff81e 	bne	r20,r16,8020ee38 <__reset+0xfa1eee38>
8020ee58:	ace1883a 	add	r16,r21,r19
8020ee5c:	843ffe04 	addi	r16,r16,-8
8020ee60:	9c800a0e 	bge	r19,r18,8020ee8c <__s2b+0xd4>
8020ee64:	94e5c83a 	sub	r18,r18,r19
8020ee68:	84a5883a 	add	r18,r16,r18
8020ee6c:	81c00007 	ldb	r7,0(r16)
8020ee70:	01800284 	movi	r6,10
8020ee74:	84000044 	addi	r16,r16,1
8020ee78:	100b883a 	mov	r5,r2
8020ee7c:	39fff404 	addi	r7,r7,-48
8020ee80:	8809883a 	mov	r4,r17
8020ee84:	020ec980 	call	8020ec98 <__multadd>
8020ee88:	84bff81e 	bne	r16,r18,8020ee6c <__reset+0xfa1eee6c>
8020ee8c:	dfc00617 	ldw	ra,24(sp)
8020ee90:	dd400517 	ldw	r21,20(sp)
8020ee94:	dd000417 	ldw	r20,16(sp)
8020ee98:	dcc00317 	ldw	r19,12(sp)
8020ee9c:	dc800217 	ldw	r18,8(sp)
8020eea0:	dc400117 	ldw	r17,4(sp)
8020eea4:	dc000017 	ldw	r16,0(sp)
8020eea8:	dec00704 	addi	sp,sp,28
8020eeac:	f800283a 	ret
8020eeb0:	84000284 	addi	r16,r16,10
8020eeb4:	1827883a 	mov	r19,r3
8020eeb8:	003fe906 	br	8020ee60 <__reset+0xfa1eee60>

8020eebc <__hi0bits>:
8020eebc:	20bfffec 	andhi	r2,r4,65535
8020eec0:	1000141e 	bne	r2,zero,8020ef14 <__hi0bits+0x58>
8020eec4:	2008943a 	slli	r4,r4,16
8020eec8:	00800404 	movi	r2,16
8020eecc:	20ffc02c 	andhi	r3,r4,65280
8020eed0:	1800021e 	bne	r3,zero,8020eedc <__hi0bits+0x20>
8020eed4:	2008923a 	slli	r4,r4,8
8020eed8:	10800204 	addi	r2,r2,8
8020eedc:	20fc002c 	andhi	r3,r4,61440
8020eee0:	1800021e 	bne	r3,zero,8020eeec <__hi0bits+0x30>
8020eee4:	2008913a 	slli	r4,r4,4
8020eee8:	10800104 	addi	r2,r2,4
8020eeec:	20f0002c 	andhi	r3,r4,49152
8020eef0:	1800031e 	bne	r3,zero,8020ef00 <__hi0bits+0x44>
8020eef4:	2109883a 	add	r4,r4,r4
8020eef8:	10800084 	addi	r2,r2,2
8020eefc:	2109883a 	add	r4,r4,r4
8020ef00:	20000316 	blt	r4,zero,8020ef10 <__hi0bits+0x54>
8020ef04:	2110002c 	andhi	r4,r4,16384
8020ef08:	2000041e 	bne	r4,zero,8020ef1c <__hi0bits+0x60>
8020ef0c:	00800804 	movi	r2,32
8020ef10:	f800283a 	ret
8020ef14:	0005883a 	mov	r2,zero
8020ef18:	003fec06 	br	8020eecc <__reset+0xfa1eeecc>
8020ef1c:	10800044 	addi	r2,r2,1
8020ef20:	f800283a 	ret

8020ef24 <__lo0bits>:
8020ef24:	20c00017 	ldw	r3,0(r4)
8020ef28:	188001cc 	andi	r2,r3,7
8020ef2c:	10000826 	beq	r2,zero,8020ef50 <__lo0bits+0x2c>
8020ef30:	1880004c 	andi	r2,r3,1
8020ef34:	1000211e 	bne	r2,zero,8020efbc <__lo0bits+0x98>
8020ef38:	1880008c 	andi	r2,r3,2
8020ef3c:	1000211e 	bne	r2,zero,8020efc4 <__lo0bits+0xa0>
8020ef40:	1806d0ba 	srli	r3,r3,2
8020ef44:	00800084 	movi	r2,2
8020ef48:	20c00015 	stw	r3,0(r4)
8020ef4c:	f800283a 	ret
8020ef50:	18bfffcc 	andi	r2,r3,65535
8020ef54:	10001326 	beq	r2,zero,8020efa4 <__lo0bits+0x80>
8020ef58:	0005883a 	mov	r2,zero
8020ef5c:	19403fcc 	andi	r5,r3,255
8020ef60:	2800021e 	bne	r5,zero,8020ef6c <__lo0bits+0x48>
8020ef64:	1806d23a 	srli	r3,r3,8
8020ef68:	10800204 	addi	r2,r2,8
8020ef6c:	194003cc 	andi	r5,r3,15
8020ef70:	2800021e 	bne	r5,zero,8020ef7c <__lo0bits+0x58>
8020ef74:	1806d13a 	srli	r3,r3,4
8020ef78:	10800104 	addi	r2,r2,4
8020ef7c:	194000cc 	andi	r5,r3,3
8020ef80:	2800021e 	bne	r5,zero,8020ef8c <__lo0bits+0x68>
8020ef84:	1806d0ba 	srli	r3,r3,2
8020ef88:	10800084 	addi	r2,r2,2
8020ef8c:	1940004c 	andi	r5,r3,1
8020ef90:	2800081e 	bne	r5,zero,8020efb4 <__lo0bits+0x90>
8020ef94:	1806d07a 	srli	r3,r3,1
8020ef98:	1800051e 	bne	r3,zero,8020efb0 <__lo0bits+0x8c>
8020ef9c:	00800804 	movi	r2,32
8020efa0:	f800283a 	ret
8020efa4:	1806d43a 	srli	r3,r3,16
8020efa8:	00800404 	movi	r2,16
8020efac:	003feb06 	br	8020ef5c <__reset+0xfa1eef5c>
8020efb0:	10800044 	addi	r2,r2,1
8020efb4:	20c00015 	stw	r3,0(r4)
8020efb8:	f800283a 	ret
8020efbc:	0005883a 	mov	r2,zero
8020efc0:	f800283a 	ret
8020efc4:	1806d07a 	srli	r3,r3,1
8020efc8:	00800044 	movi	r2,1
8020efcc:	20c00015 	stw	r3,0(r4)
8020efd0:	f800283a 	ret

8020efd4 <__i2b>:
8020efd4:	defffd04 	addi	sp,sp,-12
8020efd8:	dc000015 	stw	r16,0(sp)
8020efdc:	04000044 	movi	r16,1
8020efe0:	dc400115 	stw	r17,4(sp)
8020efe4:	2823883a 	mov	r17,r5
8020efe8:	800b883a 	mov	r5,r16
8020efec:	dfc00215 	stw	ra,8(sp)
8020eff0:	020ebc80 	call	8020ebc8 <_Balloc>
8020eff4:	14400515 	stw	r17,20(r2)
8020eff8:	14000415 	stw	r16,16(r2)
8020effc:	dfc00217 	ldw	ra,8(sp)
8020f000:	dc400117 	ldw	r17,4(sp)
8020f004:	dc000017 	ldw	r16,0(sp)
8020f008:	dec00304 	addi	sp,sp,12
8020f00c:	f800283a 	ret

8020f010 <__multiply>:
8020f010:	defffa04 	addi	sp,sp,-24
8020f014:	dcc00315 	stw	r19,12(sp)
8020f018:	dc800215 	stw	r18,8(sp)
8020f01c:	34c00417 	ldw	r19,16(r6)
8020f020:	2c800417 	ldw	r18,16(r5)
8020f024:	dd000415 	stw	r20,16(sp)
8020f028:	dc400115 	stw	r17,4(sp)
8020f02c:	dfc00515 	stw	ra,20(sp)
8020f030:	dc000015 	stw	r16,0(sp)
8020f034:	2829883a 	mov	r20,r5
8020f038:	3023883a 	mov	r17,r6
8020f03c:	94c0050e 	bge	r18,r19,8020f054 <__multiply+0x44>
8020f040:	9007883a 	mov	r3,r18
8020f044:	3029883a 	mov	r20,r6
8020f048:	9825883a 	mov	r18,r19
8020f04c:	2823883a 	mov	r17,r5
8020f050:	1827883a 	mov	r19,r3
8020f054:	a0800217 	ldw	r2,8(r20)
8020f058:	94e1883a 	add	r16,r18,r19
8020f05c:	a1400117 	ldw	r5,4(r20)
8020f060:	1400010e 	bge	r2,r16,8020f068 <__multiply+0x58>
8020f064:	29400044 	addi	r5,r5,1
8020f068:	020ebc80 	call	8020ebc8 <_Balloc>
8020f06c:	8415883a 	add	r10,r16,r16
8020f070:	12c00504 	addi	r11,r2,20
8020f074:	5295883a 	add	r10,r10,r10
8020f078:	5a95883a 	add	r10,r11,r10
8020f07c:	5807883a 	mov	r3,r11
8020f080:	5a80032e 	bgeu	r11,r10,8020f090 <__multiply+0x80>
8020f084:	18000015 	stw	zero,0(r3)
8020f088:	18c00104 	addi	r3,r3,4
8020f08c:	1abffd36 	bltu	r3,r10,8020f084 <__reset+0xfa1ef084>
8020f090:	9ce7883a 	add	r19,r19,r19
8020f094:	94a5883a 	add	r18,r18,r18
8020f098:	89800504 	addi	r6,r17,20
8020f09c:	9ce7883a 	add	r19,r19,r19
8020f0a0:	a3400504 	addi	r13,r20,20
8020f0a4:	94a5883a 	add	r18,r18,r18
8020f0a8:	34d9883a 	add	r12,r6,r19
8020f0ac:	6c93883a 	add	r9,r13,r18
8020f0b0:	3300422e 	bgeu	r6,r12,8020f1bc <__multiply+0x1ac>
8020f0b4:	37c00017 	ldw	ra,0(r6)
8020f0b8:	fbffffcc 	andi	r15,ra,65535
8020f0bc:	78001b26 	beq	r15,zero,8020f12c <__multiply+0x11c>
8020f0c0:	5811883a 	mov	r8,r11
8020f0c4:	681d883a 	mov	r14,r13
8020f0c8:	000f883a 	mov	r7,zero
8020f0cc:	71000017 	ldw	r4,0(r14)
8020f0d0:	40c00017 	ldw	r3,0(r8)
8020f0d4:	73800104 	addi	r14,r14,4
8020f0d8:	217fffcc 	andi	r5,r4,65535
8020f0dc:	2bcb383a 	mul	r5,r5,r15
8020f0e0:	2008d43a 	srli	r4,r4,16
8020f0e4:	1c7fffcc 	andi	r17,r3,65535
8020f0e8:	2c4b883a 	add	r5,r5,r17
8020f0ec:	29cb883a 	add	r5,r5,r7
8020f0f0:	23c9383a 	mul	r4,r4,r15
8020f0f4:	1806d43a 	srli	r3,r3,16
8020f0f8:	280ed43a 	srli	r7,r5,16
8020f0fc:	297fffcc 	andi	r5,r5,65535
8020f100:	20c7883a 	add	r3,r4,r3
8020f104:	19c7883a 	add	r3,r3,r7
8020f108:	1808943a 	slli	r4,r3,16
8020f10c:	4023883a 	mov	r17,r8
8020f110:	180ed43a 	srli	r7,r3,16
8020f114:	214ab03a 	or	r5,r4,r5
8020f118:	41400015 	stw	r5,0(r8)
8020f11c:	42000104 	addi	r8,r8,4
8020f120:	727fea36 	bltu	r14,r9,8020f0cc <__reset+0xfa1ef0cc>
8020f124:	89c00115 	stw	r7,4(r17)
8020f128:	37c00017 	ldw	ra,0(r6)
8020f12c:	f83ed43a 	srli	ra,ra,16
8020f130:	f8001f26 	beq	ra,zero,8020f1b0 <__multiply+0x1a0>
8020f134:	58c00017 	ldw	r3,0(r11)
8020f138:	681d883a 	mov	r14,r13
8020f13c:	581f883a 	mov	r15,r11
8020f140:	1811883a 	mov	r8,r3
8020f144:	5825883a 	mov	r18,r11
8020f148:	000f883a 	mov	r7,zero
8020f14c:	00000106 	br	8020f154 <__multiply+0x144>
8020f150:	8825883a 	mov	r18,r17
8020f154:	7140000b 	ldhu	r5,0(r14)
8020f158:	4010d43a 	srli	r8,r8,16
8020f15c:	193fffcc 	andi	r4,r3,65535
8020f160:	2fcb383a 	mul	r5,r5,ra
8020f164:	7bc00104 	addi	r15,r15,4
8020f168:	73800104 	addi	r14,r14,4
8020f16c:	2a0b883a 	add	r5,r5,r8
8020f170:	29cb883a 	add	r5,r5,r7
8020f174:	2806943a 	slli	r3,r5,16
8020f178:	94400104 	addi	r17,r18,4
8020f17c:	280ad43a 	srli	r5,r5,16
8020f180:	1908b03a 	or	r4,r3,r4
8020f184:	793fff15 	stw	r4,-4(r15)
8020f188:	70ffff17 	ldw	r3,-4(r14)
8020f18c:	8a000017 	ldw	r8,0(r17)
8020f190:	1806d43a 	srli	r3,r3,16
8020f194:	413fffcc 	andi	r4,r8,65535
8020f198:	1fc7383a 	mul	r3,r3,ra
8020f19c:	1907883a 	add	r3,r3,r4
8020f1a0:	1947883a 	add	r3,r3,r5
8020f1a4:	180ed43a 	srli	r7,r3,16
8020f1a8:	727fe936 	bltu	r14,r9,8020f150 <__reset+0xfa1ef150>
8020f1ac:	90c00115 	stw	r3,4(r18)
8020f1b0:	31800104 	addi	r6,r6,4
8020f1b4:	5ac00104 	addi	r11,r11,4
8020f1b8:	333fbe36 	bltu	r6,r12,8020f0b4 <__reset+0xfa1ef0b4>
8020f1bc:	0400090e 	bge	zero,r16,8020f1e4 <__multiply+0x1d4>
8020f1c0:	50ffff17 	ldw	r3,-4(r10)
8020f1c4:	52bfff04 	addi	r10,r10,-4
8020f1c8:	18000326 	beq	r3,zero,8020f1d8 <__multiply+0x1c8>
8020f1cc:	00000506 	br	8020f1e4 <__multiply+0x1d4>
8020f1d0:	50c00017 	ldw	r3,0(r10)
8020f1d4:	1800031e 	bne	r3,zero,8020f1e4 <__multiply+0x1d4>
8020f1d8:	843fffc4 	addi	r16,r16,-1
8020f1dc:	52bfff04 	addi	r10,r10,-4
8020f1e0:	803ffb1e 	bne	r16,zero,8020f1d0 <__reset+0xfa1ef1d0>
8020f1e4:	14000415 	stw	r16,16(r2)
8020f1e8:	dfc00517 	ldw	ra,20(sp)
8020f1ec:	dd000417 	ldw	r20,16(sp)
8020f1f0:	dcc00317 	ldw	r19,12(sp)
8020f1f4:	dc800217 	ldw	r18,8(sp)
8020f1f8:	dc400117 	ldw	r17,4(sp)
8020f1fc:	dc000017 	ldw	r16,0(sp)
8020f200:	dec00604 	addi	sp,sp,24
8020f204:	f800283a 	ret

8020f208 <__pow5mult>:
8020f208:	defffa04 	addi	sp,sp,-24
8020f20c:	dcc00315 	stw	r19,12(sp)
8020f210:	dc000015 	stw	r16,0(sp)
8020f214:	dfc00515 	stw	ra,20(sp)
8020f218:	dd000415 	stw	r20,16(sp)
8020f21c:	dc800215 	stw	r18,8(sp)
8020f220:	dc400115 	stw	r17,4(sp)
8020f224:	308000cc 	andi	r2,r6,3
8020f228:	3021883a 	mov	r16,r6
8020f22c:	2027883a 	mov	r19,r4
8020f230:	10002f1e 	bne	r2,zero,8020f2f0 <__pow5mult+0xe8>
8020f234:	2825883a 	mov	r18,r5
8020f238:	8021d0ba 	srai	r16,r16,2
8020f23c:	80001a26 	beq	r16,zero,8020f2a8 <__pow5mult+0xa0>
8020f240:	9c401217 	ldw	r17,72(r19)
8020f244:	8800061e 	bne	r17,zero,8020f260 <__pow5mult+0x58>
8020f248:	00003406 	br	8020f31c <__pow5mult+0x114>
8020f24c:	8021d07a 	srai	r16,r16,1
8020f250:	80001526 	beq	r16,zero,8020f2a8 <__pow5mult+0xa0>
8020f254:	88800017 	ldw	r2,0(r17)
8020f258:	10001c26 	beq	r2,zero,8020f2cc <__pow5mult+0xc4>
8020f25c:	1023883a 	mov	r17,r2
8020f260:	8080004c 	andi	r2,r16,1
8020f264:	103ff926 	beq	r2,zero,8020f24c <__reset+0xfa1ef24c>
8020f268:	880d883a 	mov	r6,r17
8020f26c:	900b883a 	mov	r5,r18
8020f270:	9809883a 	mov	r4,r19
8020f274:	020f0100 	call	8020f010 <__multiply>
8020f278:	90001b26 	beq	r18,zero,8020f2e8 <__pow5mult+0xe0>
8020f27c:	91000117 	ldw	r4,4(r18)
8020f280:	98c01317 	ldw	r3,76(r19)
8020f284:	8021d07a 	srai	r16,r16,1
8020f288:	2109883a 	add	r4,r4,r4
8020f28c:	2109883a 	add	r4,r4,r4
8020f290:	1907883a 	add	r3,r3,r4
8020f294:	19000017 	ldw	r4,0(r3)
8020f298:	91000015 	stw	r4,0(r18)
8020f29c:	1c800015 	stw	r18,0(r3)
8020f2a0:	1025883a 	mov	r18,r2
8020f2a4:	803feb1e 	bne	r16,zero,8020f254 <__reset+0xfa1ef254>
8020f2a8:	9005883a 	mov	r2,r18
8020f2ac:	dfc00517 	ldw	ra,20(sp)
8020f2b0:	dd000417 	ldw	r20,16(sp)
8020f2b4:	dcc00317 	ldw	r19,12(sp)
8020f2b8:	dc800217 	ldw	r18,8(sp)
8020f2bc:	dc400117 	ldw	r17,4(sp)
8020f2c0:	dc000017 	ldw	r16,0(sp)
8020f2c4:	dec00604 	addi	sp,sp,24
8020f2c8:	f800283a 	ret
8020f2cc:	880d883a 	mov	r6,r17
8020f2d0:	880b883a 	mov	r5,r17
8020f2d4:	9809883a 	mov	r4,r19
8020f2d8:	020f0100 	call	8020f010 <__multiply>
8020f2dc:	88800015 	stw	r2,0(r17)
8020f2e0:	10000015 	stw	zero,0(r2)
8020f2e4:	003fdd06 	br	8020f25c <__reset+0xfa1ef25c>
8020f2e8:	1025883a 	mov	r18,r2
8020f2ec:	003fd706 	br	8020f24c <__reset+0xfa1ef24c>
8020f2f0:	10bfffc4 	addi	r2,r2,-1
8020f2f4:	1085883a 	add	r2,r2,r2
8020f2f8:	00e008b4 	movhi	r3,32802
8020f2fc:	18f66304 	addi	r3,r3,-9844
8020f300:	1085883a 	add	r2,r2,r2
8020f304:	1885883a 	add	r2,r3,r2
8020f308:	11800017 	ldw	r6,0(r2)
8020f30c:	000f883a 	mov	r7,zero
8020f310:	020ec980 	call	8020ec98 <__multadd>
8020f314:	1025883a 	mov	r18,r2
8020f318:	003fc706 	br	8020f238 <__reset+0xfa1ef238>
8020f31c:	05000044 	movi	r20,1
8020f320:	a00b883a 	mov	r5,r20
8020f324:	9809883a 	mov	r4,r19
8020f328:	020ebc80 	call	8020ebc8 <_Balloc>
8020f32c:	1023883a 	mov	r17,r2
8020f330:	00809c44 	movi	r2,625
8020f334:	88800515 	stw	r2,20(r17)
8020f338:	8d000415 	stw	r20,16(r17)
8020f33c:	9c401215 	stw	r17,72(r19)
8020f340:	88000015 	stw	zero,0(r17)
8020f344:	003fc606 	br	8020f260 <__reset+0xfa1ef260>

8020f348 <__lshift>:
8020f348:	defff904 	addi	sp,sp,-28
8020f34c:	dd400515 	stw	r21,20(sp)
8020f350:	dcc00315 	stw	r19,12(sp)
8020f354:	302bd17a 	srai	r21,r6,5
8020f358:	2cc00417 	ldw	r19,16(r5)
8020f35c:	28800217 	ldw	r2,8(r5)
8020f360:	dd000415 	stw	r20,16(sp)
8020f364:	ace7883a 	add	r19,r21,r19
8020f368:	dc800215 	stw	r18,8(sp)
8020f36c:	dc400115 	stw	r17,4(sp)
8020f370:	dc000015 	stw	r16,0(sp)
8020f374:	dfc00615 	stw	ra,24(sp)
8020f378:	9c000044 	addi	r16,r19,1
8020f37c:	2823883a 	mov	r17,r5
8020f380:	3029883a 	mov	r20,r6
8020f384:	2025883a 	mov	r18,r4
8020f388:	29400117 	ldw	r5,4(r5)
8020f38c:	1400030e 	bge	r2,r16,8020f39c <__lshift+0x54>
8020f390:	1085883a 	add	r2,r2,r2
8020f394:	29400044 	addi	r5,r5,1
8020f398:	143ffd16 	blt	r2,r16,8020f390 <__reset+0xfa1ef390>
8020f39c:	9009883a 	mov	r4,r18
8020f3a0:	020ebc80 	call	8020ebc8 <_Balloc>
8020f3a4:	10c00504 	addi	r3,r2,20
8020f3a8:	0540070e 	bge	zero,r21,8020f3c8 <__lshift+0x80>
8020f3ac:	ad6b883a 	add	r21,r21,r21
8020f3b0:	ad6b883a 	add	r21,r21,r21
8020f3b4:	1809883a 	mov	r4,r3
8020f3b8:	1d47883a 	add	r3,r3,r21
8020f3bc:	20000015 	stw	zero,0(r4)
8020f3c0:	21000104 	addi	r4,r4,4
8020f3c4:	193ffd1e 	bne	r3,r4,8020f3bc <__reset+0xfa1ef3bc>
8020f3c8:	8a000417 	ldw	r8,16(r17)
8020f3cc:	89000504 	addi	r4,r17,20
8020f3d0:	a18007cc 	andi	r6,r20,31
8020f3d4:	4211883a 	add	r8,r8,r8
8020f3d8:	4211883a 	add	r8,r8,r8
8020f3dc:	2211883a 	add	r8,r4,r8
8020f3e0:	30002326 	beq	r6,zero,8020f470 <__lshift+0x128>
8020f3e4:	02400804 	movi	r9,32
8020f3e8:	4993c83a 	sub	r9,r9,r6
8020f3ec:	000b883a 	mov	r5,zero
8020f3f0:	21c00017 	ldw	r7,0(r4)
8020f3f4:	1815883a 	mov	r10,r3
8020f3f8:	18c00104 	addi	r3,r3,4
8020f3fc:	398e983a 	sll	r7,r7,r6
8020f400:	21000104 	addi	r4,r4,4
8020f404:	394ab03a 	or	r5,r7,r5
8020f408:	197fff15 	stw	r5,-4(r3)
8020f40c:	217fff17 	ldw	r5,-4(r4)
8020f410:	2a4ad83a 	srl	r5,r5,r9
8020f414:	223ff636 	bltu	r4,r8,8020f3f0 <__reset+0xfa1ef3f0>
8020f418:	51400115 	stw	r5,4(r10)
8020f41c:	28001a1e 	bne	r5,zero,8020f488 <__lshift+0x140>
8020f420:	843fffc4 	addi	r16,r16,-1
8020f424:	14000415 	stw	r16,16(r2)
8020f428:	88000826 	beq	r17,zero,8020f44c <__lshift+0x104>
8020f42c:	89000117 	ldw	r4,4(r17)
8020f430:	90c01317 	ldw	r3,76(r18)
8020f434:	2109883a 	add	r4,r4,r4
8020f438:	2109883a 	add	r4,r4,r4
8020f43c:	1907883a 	add	r3,r3,r4
8020f440:	19000017 	ldw	r4,0(r3)
8020f444:	89000015 	stw	r4,0(r17)
8020f448:	1c400015 	stw	r17,0(r3)
8020f44c:	dfc00617 	ldw	ra,24(sp)
8020f450:	dd400517 	ldw	r21,20(sp)
8020f454:	dd000417 	ldw	r20,16(sp)
8020f458:	dcc00317 	ldw	r19,12(sp)
8020f45c:	dc800217 	ldw	r18,8(sp)
8020f460:	dc400117 	ldw	r17,4(sp)
8020f464:	dc000017 	ldw	r16,0(sp)
8020f468:	dec00704 	addi	sp,sp,28
8020f46c:	f800283a 	ret
8020f470:	21400017 	ldw	r5,0(r4)
8020f474:	18c00104 	addi	r3,r3,4
8020f478:	21000104 	addi	r4,r4,4
8020f47c:	197fff15 	stw	r5,-4(r3)
8020f480:	223ffb36 	bltu	r4,r8,8020f470 <__reset+0xfa1ef470>
8020f484:	003fe606 	br	8020f420 <__reset+0xfa1ef420>
8020f488:	9c000084 	addi	r16,r19,2
8020f48c:	003fe406 	br	8020f420 <__reset+0xfa1ef420>

8020f490 <__mcmp>:
8020f490:	20800417 	ldw	r2,16(r4)
8020f494:	28c00417 	ldw	r3,16(r5)
8020f498:	10c5c83a 	sub	r2,r2,r3
8020f49c:	1000111e 	bne	r2,zero,8020f4e4 <__mcmp+0x54>
8020f4a0:	18c7883a 	add	r3,r3,r3
8020f4a4:	18c7883a 	add	r3,r3,r3
8020f4a8:	21000504 	addi	r4,r4,20
8020f4ac:	29400504 	addi	r5,r5,20
8020f4b0:	20c5883a 	add	r2,r4,r3
8020f4b4:	28cb883a 	add	r5,r5,r3
8020f4b8:	00000106 	br	8020f4c0 <__mcmp+0x30>
8020f4bc:	20800a2e 	bgeu	r4,r2,8020f4e8 <__mcmp+0x58>
8020f4c0:	10bfff04 	addi	r2,r2,-4
8020f4c4:	297fff04 	addi	r5,r5,-4
8020f4c8:	11800017 	ldw	r6,0(r2)
8020f4cc:	28c00017 	ldw	r3,0(r5)
8020f4d0:	30fffa26 	beq	r6,r3,8020f4bc <__reset+0xfa1ef4bc>
8020f4d4:	30c00236 	bltu	r6,r3,8020f4e0 <__mcmp+0x50>
8020f4d8:	00800044 	movi	r2,1
8020f4dc:	f800283a 	ret
8020f4e0:	00bfffc4 	movi	r2,-1
8020f4e4:	f800283a 	ret
8020f4e8:	0005883a 	mov	r2,zero
8020f4ec:	f800283a 	ret

8020f4f0 <__mdiff>:
8020f4f0:	28c00417 	ldw	r3,16(r5)
8020f4f4:	30800417 	ldw	r2,16(r6)
8020f4f8:	defffa04 	addi	sp,sp,-24
8020f4fc:	dcc00315 	stw	r19,12(sp)
8020f500:	dc800215 	stw	r18,8(sp)
8020f504:	dfc00515 	stw	ra,20(sp)
8020f508:	dd000415 	stw	r20,16(sp)
8020f50c:	dc400115 	stw	r17,4(sp)
8020f510:	dc000015 	stw	r16,0(sp)
8020f514:	1887c83a 	sub	r3,r3,r2
8020f518:	2825883a 	mov	r18,r5
8020f51c:	3027883a 	mov	r19,r6
8020f520:	1800141e 	bne	r3,zero,8020f574 <__mdiff+0x84>
8020f524:	1085883a 	add	r2,r2,r2
8020f528:	1085883a 	add	r2,r2,r2
8020f52c:	2a000504 	addi	r8,r5,20
8020f530:	34000504 	addi	r16,r6,20
8020f534:	4087883a 	add	r3,r8,r2
8020f538:	8085883a 	add	r2,r16,r2
8020f53c:	00000106 	br	8020f544 <__mdiff+0x54>
8020f540:	40c0592e 	bgeu	r8,r3,8020f6a8 <__mdiff+0x1b8>
8020f544:	18ffff04 	addi	r3,r3,-4
8020f548:	10bfff04 	addi	r2,r2,-4
8020f54c:	19c00017 	ldw	r7,0(r3)
8020f550:	11400017 	ldw	r5,0(r2)
8020f554:	397ffa26 	beq	r7,r5,8020f540 <__reset+0xfa1ef540>
8020f558:	3940592e 	bgeu	r7,r5,8020f6c0 <__mdiff+0x1d0>
8020f55c:	9005883a 	mov	r2,r18
8020f560:	4023883a 	mov	r17,r8
8020f564:	9825883a 	mov	r18,r19
8020f568:	05000044 	movi	r20,1
8020f56c:	1027883a 	mov	r19,r2
8020f570:	00000406 	br	8020f584 <__mdiff+0x94>
8020f574:	18005616 	blt	r3,zero,8020f6d0 <__mdiff+0x1e0>
8020f578:	34400504 	addi	r17,r6,20
8020f57c:	2c000504 	addi	r16,r5,20
8020f580:	0029883a 	mov	r20,zero
8020f584:	91400117 	ldw	r5,4(r18)
8020f588:	020ebc80 	call	8020ebc8 <_Balloc>
8020f58c:	92400417 	ldw	r9,16(r18)
8020f590:	9b000417 	ldw	r12,16(r19)
8020f594:	12c00504 	addi	r11,r2,20
8020f598:	4a51883a 	add	r8,r9,r9
8020f59c:	6319883a 	add	r12,r12,r12
8020f5a0:	4211883a 	add	r8,r8,r8
8020f5a4:	6319883a 	add	r12,r12,r12
8020f5a8:	15000315 	stw	r20,12(r2)
8020f5ac:	8211883a 	add	r8,r16,r8
8020f5b0:	8b19883a 	add	r12,r17,r12
8020f5b4:	0007883a 	mov	r3,zero
8020f5b8:	81400017 	ldw	r5,0(r16)
8020f5bc:	89c00017 	ldw	r7,0(r17)
8020f5c0:	59800104 	addi	r6,r11,4
8020f5c4:	293fffcc 	andi	r4,r5,65535
8020f5c8:	20c7883a 	add	r3,r4,r3
8020f5cc:	393fffcc 	andi	r4,r7,65535
8020f5d0:	1909c83a 	sub	r4,r3,r4
8020f5d4:	280ad43a 	srli	r5,r5,16
8020f5d8:	380ed43a 	srli	r7,r7,16
8020f5dc:	2007d43a 	srai	r3,r4,16
8020f5e0:	213fffcc 	andi	r4,r4,65535
8020f5e4:	29cbc83a 	sub	r5,r5,r7
8020f5e8:	28c7883a 	add	r3,r5,r3
8020f5ec:	180a943a 	slli	r5,r3,16
8020f5f0:	8c400104 	addi	r17,r17,4
8020f5f4:	84000104 	addi	r16,r16,4
8020f5f8:	2908b03a 	or	r4,r5,r4
8020f5fc:	59000015 	stw	r4,0(r11)
8020f600:	1807d43a 	srai	r3,r3,16
8020f604:	3015883a 	mov	r10,r6
8020f608:	3017883a 	mov	r11,r6
8020f60c:	8b3fea36 	bltu	r17,r12,8020f5b8 <__reset+0xfa1ef5b8>
8020f610:	8200162e 	bgeu	r16,r8,8020f66c <__mdiff+0x17c>
8020f614:	8017883a 	mov	r11,r16
8020f618:	59400017 	ldw	r5,0(r11)
8020f61c:	31800104 	addi	r6,r6,4
8020f620:	5ac00104 	addi	r11,r11,4
8020f624:	293fffcc 	andi	r4,r5,65535
8020f628:	20c7883a 	add	r3,r4,r3
8020f62c:	280ed43a 	srli	r7,r5,16
8020f630:	180bd43a 	srai	r5,r3,16
8020f634:	193fffcc 	andi	r4,r3,65535
8020f638:	3947883a 	add	r3,r7,r5
8020f63c:	180a943a 	slli	r5,r3,16
8020f640:	1807d43a 	srai	r3,r3,16
8020f644:	2908b03a 	or	r4,r5,r4
8020f648:	313fff15 	stw	r4,-4(r6)
8020f64c:	5a3ff236 	bltu	r11,r8,8020f618 <__reset+0xfa1ef618>
8020f650:	0406303a 	nor	r3,zero,r16
8020f654:	1a07883a 	add	r3,r3,r8
8020f658:	1806d0ba 	srli	r3,r3,2
8020f65c:	18c00044 	addi	r3,r3,1
8020f660:	18c7883a 	add	r3,r3,r3
8020f664:	18c7883a 	add	r3,r3,r3
8020f668:	50d5883a 	add	r10,r10,r3
8020f66c:	50ffff04 	addi	r3,r10,-4
8020f670:	2000041e 	bne	r4,zero,8020f684 <__mdiff+0x194>
8020f674:	18ffff04 	addi	r3,r3,-4
8020f678:	19000017 	ldw	r4,0(r3)
8020f67c:	4a7fffc4 	addi	r9,r9,-1
8020f680:	203ffc26 	beq	r4,zero,8020f674 <__reset+0xfa1ef674>
8020f684:	12400415 	stw	r9,16(r2)
8020f688:	dfc00517 	ldw	ra,20(sp)
8020f68c:	dd000417 	ldw	r20,16(sp)
8020f690:	dcc00317 	ldw	r19,12(sp)
8020f694:	dc800217 	ldw	r18,8(sp)
8020f698:	dc400117 	ldw	r17,4(sp)
8020f69c:	dc000017 	ldw	r16,0(sp)
8020f6a0:	dec00604 	addi	sp,sp,24
8020f6a4:	f800283a 	ret
8020f6a8:	000b883a 	mov	r5,zero
8020f6ac:	020ebc80 	call	8020ebc8 <_Balloc>
8020f6b0:	00c00044 	movi	r3,1
8020f6b4:	10c00415 	stw	r3,16(r2)
8020f6b8:	10000515 	stw	zero,20(r2)
8020f6bc:	003ff206 	br	8020f688 <__reset+0xfa1ef688>
8020f6c0:	8023883a 	mov	r17,r16
8020f6c4:	0029883a 	mov	r20,zero
8020f6c8:	4021883a 	mov	r16,r8
8020f6cc:	003fad06 	br	8020f584 <__reset+0xfa1ef584>
8020f6d0:	9005883a 	mov	r2,r18
8020f6d4:	94400504 	addi	r17,r18,20
8020f6d8:	9c000504 	addi	r16,r19,20
8020f6dc:	9825883a 	mov	r18,r19
8020f6e0:	05000044 	movi	r20,1
8020f6e4:	1027883a 	mov	r19,r2
8020f6e8:	003fa606 	br	8020f584 <__reset+0xfa1ef584>

8020f6ec <__ulp>:
8020f6ec:	295ffc2c 	andhi	r5,r5,32752
8020f6f0:	00bf3034 	movhi	r2,64704
8020f6f4:	2887883a 	add	r3,r5,r2
8020f6f8:	00c0020e 	bge	zero,r3,8020f704 <__ulp+0x18>
8020f6fc:	0005883a 	mov	r2,zero
8020f700:	f800283a 	ret
8020f704:	00c7c83a 	sub	r3,zero,r3
8020f708:	1807d53a 	srai	r3,r3,20
8020f70c:	008004c4 	movi	r2,19
8020f710:	10c00b0e 	bge	r2,r3,8020f740 <__ulp+0x54>
8020f714:	18bffb04 	addi	r2,r3,-20
8020f718:	01000784 	movi	r4,30
8020f71c:	0007883a 	mov	r3,zero
8020f720:	20800516 	blt	r4,r2,8020f738 <__ulp+0x4c>
8020f724:	010007c4 	movi	r4,31
8020f728:	2089c83a 	sub	r4,r4,r2
8020f72c:	00800044 	movi	r2,1
8020f730:	1104983a 	sll	r2,r2,r4
8020f734:	f800283a 	ret
8020f738:	00800044 	movi	r2,1
8020f73c:	f800283a 	ret
8020f740:	01400234 	movhi	r5,8
8020f744:	28c7d83a 	sra	r3,r5,r3
8020f748:	0005883a 	mov	r2,zero
8020f74c:	f800283a 	ret

8020f750 <__b2d>:
8020f750:	defffa04 	addi	sp,sp,-24
8020f754:	dc000015 	stw	r16,0(sp)
8020f758:	24000417 	ldw	r16,16(r4)
8020f75c:	dc400115 	stw	r17,4(sp)
8020f760:	24400504 	addi	r17,r4,20
8020f764:	8421883a 	add	r16,r16,r16
8020f768:	8421883a 	add	r16,r16,r16
8020f76c:	8c21883a 	add	r16,r17,r16
8020f770:	dc800215 	stw	r18,8(sp)
8020f774:	84bfff17 	ldw	r18,-4(r16)
8020f778:	dd000415 	stw	r20,16(sp)
8020f77c:	dcc00315 	stw	r19,12(sp)
8020f780:	9009883a 	mov	r4,r18
8020f784:	2829883a 	mov	r20,r5
8020f788:	dfc00515 	stw	ra,20(sp)
8020f78c:	020eebc0 	call	8020eebc <__hi0bits>
8020f790:	00c00804 	movi	r3,32
8020f794:	1889c83a 	sub	r4,r3,r2
8020f798:	a1000015 	stw	r4,0(r20)
8020f79c:	01000284 	movi	r4,10
8020f7a0:	84ffff04 	addi	r19,r16,-4
8020f7a4:	20801216 	blt	r4,r2,8020f7f0 <__b2d+0xa0>
8020f7a8:	018002c4 	movi	r6,11
8020f7ac:	308dc83a 	sub	r6,r6,r2
8020f7b0:	9186d83a 	srl	r3,r18,r6
8020f7b4:	18cffc34 	orhi	r3,r3,16368
8020f7b8:	8cc0212e 	bgeu	r17,r19,8020f840 <__b2d+0xf0>
8020f7bc:	813ffe17 	ldw	r4,-8(r16)
8020f7c0:	218cd83a 	srl	r6,r4,r6
8020f7c4:	10800544 	addi	r2,r2,21
8020f7c8:	9084983a 	sll	r2,r18,r2
8020f7cc:	1184b03a 	or	r2,r2,r6
8020f7d0:	dfc00517 	ldw	ra,20(sp)
8020f7d4:	dd000417 	ldw	r20,16(sp)
8020f7d8:	dcc00317 	ldw	r19,12(sp)
8020f7dc:	dc800217 	ldw	r18,8(sp)
8020f7e0:	dc400117 	ldw	r17,4(sp)
8020f7e4:	dc000017 	ldw	r16,0(sp)
8020f7e8:	dec00604 	addi	sp,sp,24
8020f7ec:	f800283a 	ret
8020f7f0:	8cc00f2e 	bgeu	r17,r19,8020f830 <__b2d+0xe0>
8020f7f4:	117ffd44 	addi	r5,r2,-11
8020f7f8:	80bffe17 	ldw	r2,-8(r16)
8020f7fc:	28000e26 	beq	r5,zero,8020f838 <__b2d+0xe8>
8020f800:	1949c83a 	sub	r4,r3,r5
8020f804:	9164983a 	sll	r18,r18,r5
8020f808:	1106d83a 	srl	r3,r2,r4
8020f80c:	81bffe04 	addi	r6,r16,-8
8020f810:	948ffc34 	orhi	r18,r18,16368
8020f814:	90c6b03a 	or	r3,r18,r3
8020f818:	89800e2e 	bgeu	r17,r6,8020f854 <__b2d+0x104>
8020f81c:	81bffd17 	ldw	r6,-12(r16)
8020f820:	1144983a 	sll	r2,r2,r5
8020f824:	310ad83a 	srl	r5,r6,r4
8020f828:	2884b03a 	or	r2,r5,r2
8020f82c:	003fe806 	br	8020f7d0 <__reset+0xfa1ef7d0>
8020f830:	10bffd44 	addi	r2,r2,-11
8020f834:	1000041e 	bne	r2,zero,8020f848 <__b2d+0xf8>
8020f838:	90cffc34 	orhi	r3,r18,16368
8020f83c:	003fe406 	br	8020f7d0 <__reset+0xfa1ef7d0>
8020f840:	000d883a 	mov	r6,zero
8020f844:	003fdf06 	br	8020f7c4 <__reset+0xfa1ef7c4>
8020f848:	90a4983a 	sll	r18,r18,r2
8020f84c:	0005883a 	mov	r2,zero
8020f850:	003ff906 	br	8020f838 <__reset+0xfa1ef838>
8020f854:	1144983a 	sll	r2,r2,r5
8020f858:	003fdd06 	br	8020f7d0 <__reset+0xfa1ef7d0>

8020f85c <__d2b>:
8020f85c:	defff804 	addi	sp,sp,-32
8020f860:	dc000215 	stw	r16,8(sp)
8020f864:	3021883a 	mov	r16,r6
8020f868:	dc400315 	stw	r17,12(sp)
8020f86c:	8022907a 	slli	r17,r16,1
8020f870:	dd000615 	stw	r20,24(sp)
8020f874:	2829883a 	mov	r20,r5
8020f878:	01400044 	movi	r5,1
8020f87c:	dcc00515 	stw	r19,20(sp)
8020f880:	dc800415 	stw	r18,16(sp)
8020f884:	dfc00715 	stw	ra,28(sp)
8020f888:	3825883a 	mov	r18,r7
8020f88c:	8822d57a 	srli	r17,r17,21
8020f890:	020ebc80 	call	8020ebc8 <_Balloc>
8020f894:	1027883a 	mov	r19,r2
8020f898:	00800434 	movhi	r2,16
8020f89c:	10bfffc4 	addi	r2,r2,-1
8020f8a0:	808c703a 	and	r6,r16,r2
8020f8a4:	88000126 	beq	r17,zero,8020f8ac <__d2b+0x50>
8020f8a8:	31800434 	orhi	r6,r6,16
8020f8ac:	d9800015 	stw	r6,0(sp)
8020f8b0:	a0002426 	beq	r20,zero,8020f944 <__d2b+0xe8>
8020f8b4:	d9000104 	addi	r4,sp,4
8020f8b8:	dd000115 	stw	r20,4(sp)
8020f8bc:	020ef240 	call	8020ef24 <__lo0bits>
8020f8c0:	d8c00017 	ldw	r3,0(sp)
8020f8c4:	10002f1e 	bne	r2,zero,8020f984 <__d2b+0x128>
8020f8c8:	d9000117 	ldw	r4,4(sp)
8020f8cc:	99000515 	stw	r4,20(r19)
8020f8d0:	1821003a 	cmpeq	r16,r3,zero
8020f8d4:	01000084 	movi	r4,2
8020f8d8:	2421c83a 	sub	r16,r4,r16
8020f8dc:	98c00615 	stw	r3,24(r19)
8020f8e0:	9c000415 	stw	r16,16(r19)
8020f8e4:	88001f1e 	bne	r17,zero,8020f964 <__d2b+0x108>
8020f8e8:	10bef384 	addi	r2,r2,-1074
8020f8ec:	90800015 	stw	r2,0(r18)
8020f8f0:	00900034 	movhi	r2,16384
8020f8f4:	10bfffc4 	addi	r2,r2,-1
8020f8f8:	8085883a 	add	r2,r16,r2
8020f8fc:	1085883a 	add	r2,r2,r2
8020f900:	1085883a 	add	r2,r2,r2
8020f904:	9885883a 	add	r2,r19,r2
8020f908:	11000517 	ldw	r4,20(r2)
8020f90c:	8020917a 	slli	r16,r16,5
8020f910:	020eebc0 	call	8020eebc <__hi0bits>
8020f914:	d8c00817 	ldw	r3,32(sp)
8020f918:	8085c83a 	sub	r2,r16,r2
8020f91c:	18800015 	stw	r2,0(r3)
8020f920:	9805883a 	mov	r2,r19
8020f924:	dfc00717 	ldw	ra,28(sp)
8020f928:	dd000617 	ldw	r20,24(sp)
8020f92c:	dcc00517 	ldw	r19,20(sp)
8020f930:	dc800417 	ldw	r18,16(sp)
8020f934:	dc400317 	ldw	r17,12(sp)
8020f938:	dc000217 	ldw	r16,8(sp)
8020f93c:	dec00804 	addi	sp,sp,32
8020f940:	f800283a 	ret
8020f944:	d809883a 	mov	r4,sp
8020f948:	020ef240 	call	8020ef24 <__lo0bits>
8020f94c:	d8c00017 	ldw	r3,0(sp)
8020f950:	04000044 	movi	r16,1
8020f954:	9c000415 	stw	r16,16(r19)
8020f958:	98c00515 	stw	r3,20(r19)
8020f95c:	10800804 	addi	r2,r2,32
8020f960:	883fe126 	beq	r17,zero,8020f8e8 <__reset+0xfa1ef8e8>
8020f964:	00c00d44 	movi	r3,53
8020f968:	8c7ef344 	addi	r17,r17,-1075
8020f96c:	88a3883a 	add	r17,r17,r2
8020f970:	1885c83a 	sub	r2,r3,r2
8020f974:	d8c00817 	ldw	r3,32(sp)
8020f978:	94400015 	stw	r17,0(r18)
8020f97c:	18800015 	stw	r2,0(r3)
8020f980:	003fe706 	br	8020f920 <__reset+0xfa1ef920>
8020f984:	01000804 	movi	r4,32
8020f988:	2089c83a 	sub	r4,r4,r2
8020f98c:	1908983a 	sll	r4,r3,r4
8020f990:	d9400117 	ldw	r5,4(sp)
8020f994:	1886d83a 	srl	r3,r3,r2
8020f998:	2148b03a 	or	r4,r4,r5
8020f99c:	99000515 	stw	r4,20(r19)
8020f9a0:	d8c00015 	stw	r3,0(sp)
8020f9a4:	003fca06 	br	8020f8d0 <__reset+0xfa1ef8d0>

8020f9a8 <__ratio>:
8020f9a8:	defff904 	addi	sp,sp,-28
8020f9ac:	dc400315 	stw	r17,12(sp)
8020f9b0:	2823883a 	mov	r17,r5
8020f9b4:	d9400104 	addi	r5,sp,4
8020f9b8:	dfc00615 	stw	ra,24(sp)
8020f9bc:	dcc00515 	stw	r19,20(sp)
8020f9c0:	dc800415 	stw	r18,16(sp)
8020f9c4:	2027883a 	mov	r19,r4
8020f9c8:	dc000215 	stw	r16,8(sp)
8020f9cc:	020f7500 	call	8020f750 <__b2d>
8020f9d0:	d80b883a 	mov	r5,sp
8020f9d4:	8809883a 	mov	r4,r17
8020f9d8:	1025883a 	mov	r18,r2
8020f9dc:	1821883a 	mov	r16,r3
8020f9e0:	020f7500 	call	8020f750 <__b2d>
8020f9e4:	8a000417 	ldw	r8,16(r17)
8020f9e8:	99000417 	ldw	r4,16(r19)
8020f9ec:	d9400117 	ldw	r5,4(sp)
8020f9f0:	2209c83a 	sub	r4,r4,r8
8020f9f4:	2010917a 	slli	r8,r4,5
8020f9f8:	d9000017 	ldw	r4,0(sp)
8020f9fc:	2909c83a 	sub	r4,r5,r4
8020fa00:	4109883a 	add	r4,r8,r4
8020fa04:	01000e0e 	bge	zero,r4,8020fa40 <__ratio+0x98>
8020fa08:	2008953a 	slli	r4,r4,20
8020fa0c:	2421883a 	add	r16,r4,r16
8020fa10:	100d883a 	mov	r6,r2
8020fa14:	180f883a 	mov	r7,r3
8020fa18:	9009883a 	mov	r4,r18
8020fa1c:	800b883a 	mov	r5,r16
8020fa20:	0214ca00 	call	80214ca0 <__divdf3>
8020fa24:	dfc00617 	ldw	ra,24(sp)
8020fa28:	dcc00517 	ldw	r19,20(sp)
8020fa2c:	dc800417 	ldw	r18,16(sp)
8020fa30:	dc400317 	ldw	r17,12(sp)
8020fa34:	dc000217 	ldw	r16,8(sp)
8020fa38:	dec00704 	addi	sp,sp,28
8020fa3c:	f800283a 	ret
8020fa40:	2008953a 	slli	r4,r4,20
8020fa44:	1907c83a 	sub	r3,r3,r4
8020fa48:	003ff106 	br	8020fa10 <__reset+0xfa1efa10>

8020fa4c <_mprec_log10>:
8020fa4c:	defffe04 	addi	sp,sp,-8
8020fa50:	dc000015 	stw	r16,0(sp)
8020fa54:	dfc00115 	stw	ra,4(sp)
8020fa58:	008005c4 	movi	r2,23
8020fa5c:	2021883a 	mov	r16,r4
8020fa60:	11000d0e 	bge	r2,r4,8020fa98 <_mprec_log10+0x4c>
8020fa64:	0005883a 	mov	r2,zero
8020fa68:	00cffc34 	movhi	r3,16368
8020fa6c:	843fffc4 	addi	r16,r16,-1
8020fa70:	000d883a 	mov	r6,zero
8020fa74:	01d00934 	movhi	r7,16420
8020fa78:	1009883a 	mov	r4,r2
8020fa7c:	180b883a 	mov	r5,r3
8020fa80:	02157e00 	call	802157e0 <__muldf3>
8020fa84:	803ff91e 	bne	r16,zero,8020fa6c <__reset+0xfa1efa6c>
8020fa88:	dfc00117 	ldw	ra,4(sp)
8020fa8c:	dc000017 	ldw	r16,0(sp)
8020fa90:	dec00204 	addi	sp,sp,8
8020fa94:	f800283a 	ret
8020fa98:	202090fa 	slli	r16,r4,3
8020fa9c:	00a008b4 	movhi	r2,32802
8020faa0:	10b67a04 	addi	r2,r2,-9752
8020faa4:	1421883a 	add	r16,r2,r16
8020faa8:	80800017 	ldw	r2,0(r16)
8020faac:	80c00117 	ldw	r3,4(r16)
8020fab0:	dfc00117 	ldw	ra,4(sp)
8020fab4:	dc000017 	ldw	r16,0(sp)
8020fab8:	dec00204 	addi	sp,sp,8
8020fabc:	f800283a 	ret

8020fac0 <__copybits>:
8020fac0:	297fffc4 	addi	r5,r5,-1
8020fac4:	280fd17a 	srai	r7,r5,5
8020fac8:	30c00417 	ldw	r3,16(r6)
8020facc:	30800504 	addi	r2,r6,20
8020fad0:	39c00044 	addi	r7,r7,1
8020fad4:	18c7883a 	add	r3,r3,r3
8020fad8:	39cf883a 	add	r7,r7,r7
8020fadc:	18c7883a 	add	r3,r3,r3
8020fae0:	39cf883a 	add	r7,r7,r7
8020fae4:	10c7883a 	add	r3,r2,r3
8020fae8:	21cf883a 	add	r7,r4,r7
8020faec:	10c00d2e 	bgeu	r2,r3,8020fb24 <__copybits+0x64>
8020faf0:	200b883a 	mov	r5,r4
8020faf4:	12000017 	ldw	r8,0(r2)
8020faf8:	29400104 	addi	r5,r5,4
8020fafc:	10800104 	addi	r2,r2,4
8020fb00:	2a3fff15 	stw	r8,-4(r5)
8020fb04:	10fffb36 	bltu	r2,r3,8020faf4 <__reset+0xfa1efaf4>
8020fb08:	1985c83a 	sub	r2,r3,r6
8020fb0c:	10bffac4 	addi	r2,r2,-21
8020fb10:	1004d0ba 	srli	r2,r2,2
8020fb14:	10800044 	addi	r2,r2,1
8020fb18:	1085883a 	add	r2,r2,r2
8020fb1c:	1085883a 	add	r2,r2,r2
8020fb20:	2089883a 	add	r4,r4,r2
8020fb24:	21c0032e 	bgeu	r4,r7,8020fb34 <__copybits+0x74>
8020fb28:	20000015 	stw	zero,0(r4)
8020fb2c:	21000104 	addi	r4,r4,4
8020fb30:	21fffd36 	bltu	r4,r7,8020fb28 <__reset+0xfa1efb28>
8020fb34:	f800283a 	ret

8020fb38 <__any_on>:
8020fb38:	20c00417 	ldw	r3,16(r4)
8020fb3c:	2805d17a 	srai	r2,r5,5
8020fb40:	21000504 	addi	r4,r4,20
8020fb44:	18800d0e 	bge	r3,r2,8020fb7c <__any_on+0x44>
8020fb48:	18c7883a 	add	r3,r3,r3
8020fb4c:	18c7883a 	add	r3,r3,r3
8020fb50:	20c7883a 	add	r3,r4,r3
8020fb54:	20c0192e 	bgeu	r4,r3,8020fbbc <__any_on+0x84>
8020fb58:	18bfff17 	ldw	r2,-4(r3)
8020fb5c:	18ffff04 	addi	r3,r3,-4
8020fb60:	1000041e 	bne	r2,zero,8020fb74 <__any_on+0x3c>
8020fb64:	20c0142e 	bgeu	r4,r3,8020fbb8 <__any_on+0x80>
8020fb68:	18ffff04 	addi	r3,r3,-4
8020fb6c:	19400017 	ldw	r5,0(r3)
8020fb70:	283ffc26 	beq	r5,zero,8020fb64 <__reset+0xfa1efb64>
8020fb74:	00800044 	movi	r2,1
8020fb78:	f800283a 	ret
8020fb7c:	10c00a0e 	bge	r2,r3,8020fba8 <__any_on+0x70>
8020fb80:	1085883a 	add	r2,r2,r2
8020fb84:	1085883a 	add	r2,r2,r2
8020fb88:	294007cc 	andi	r5,r5,31
8020fb8c:	2087883a 	add	r3,r4,r2
8020fb90:	283ff026 	beq	r5,zero,8020fb54 <__reset+0xfa1efb54>
8020fb94:	19800017 	ldw	r6,0(r3)
8020fb98:	3144d83a 	srl	r2,r6,r5
8020fb9c:	114a983a 	sll	r5,r2,r5
8020fba0:	317ff41e 	bne	r6,r5,8020fb74 <__reset+0xfa1efb74>
8020fba4:	003feb06 	br	8020fb54 <__reset+0xfa1efb54>
8020fba8:	1085883a 	add	r2,r2,r2
8020fbac:	1085883a 	add	r2,r2,r2
8020fbb0:	2087883a 	add	r3,r4,r2
8020fbb4:	003fe706 	br	8020fb54 <__reset+0xfa1efb54>
8020fbb8:	f800283a 	ret
8020fbbc:	0005883a 	mov	r2,zero
8020fbc0:	f800283a 	ret

8020fbc4 <_realloc_r>:
8020fbc4:	defff604 	addi	sp,sp,-40
8020fbc8:	dc800215 	stw	r18,8(sp)
8020fbcc:	dfc00915 	stw	ra,36(sp)
8020fbd0:	df000815 	stw	fp,32(sp)
8020fbd4:	ddc00715 	stw	r23,28(sp)
8020fbd8:	dd800615 	stw	r22,24(sp)
8020fbdc:	dd400515 	stw	r21,20(sp)
8020fbe0:	dd000415 	stw	r20,16(sp)
8020fbe4:	dcc00315 	stw	r19,12(sp)
8020fbe8:	dc400115 	stw	r17,4(sp)
8020fbec:	dc000015 	stw	r16,0(sp)
8020fbf0:	3025883a 	mov	r18,r6
8020fbf4:	2800b726 	beq	r5,zero,8020fed4 <_realloc_r+0x310>
8020fbf8:	282b883a 	mov	r21,r5
8020fbfc:	2029883a 	mov	r20,r4
8020fc00:	02171500 	call	80217150 <__malloc_lock>
8020fc04:	a8bfff17 	ldw	r2,-4(r21)
8020fc08:	043fff04 	movi	r16,-4
8020fc0c:	90c002c4 	addi	r3,r18,11
8020fc10:	01000584 	movi	r4,22
8020fc14:	acfffe04 	addi	r19,r21,-8
8020fc18:	1420703a 	and	r16,r2,r16
8020fc1c:	20c0332e 	bgeu	r4,r3,8020fcec <_realloc_r+0x128>
8020fc20:	047ffe04 	movi	r17,-8
8020fc24:	1c62703a 	and	r17,r3,r17
8020fc28:	8807883a 	mov	r3,r17
8020fc2c:	88005816 	blt	r17,zero,8020fd90 <_realloc_r+0x1cc>
8020fc30:	8c805736 	bltu	r17,r18,8020fd90 <_realloc_r+0x1cc>
8020fc34:	80c0300e 	bge	r16,r3,8020fcf8 <_realloc_r+0x134>
8020fc38:	072008b4 	movhi	fp,32802
8020fc3c:	e7388b04 	addi	fp,fp,-7636
8020fc40:	e1c00217 	ldw	r7,8(fp)
8020fc44:	9c09883a 	add	r4,r19,r16
8020fc48:	22000117 	ldw	r8,4(r4)
8020fc4c:	21c06326 	beq	r4,r7,8020fddc <_realloc_r+0x218>
8020fc50:	017fff84 	movi	r5,-2
8020fc54:	414a703a 	and	r5,r8,r5
8020fc58:	214b883a 	add	r5,r4,r5
8020fc5c:	29800117 	ldw	r6,4(r5)
8020fc60:	3180004c 	andi	r6,r6,1
8020fc64:	30003f26 	beq	r6,zero,8020fd64 <_realloc_r+0x1a0>
8020fc68:	1080004c 	andi	r2,r2,1
8020fc6c:	10008326 	beq	r2,zero,8020fe7c <_realloc_r+0x2b8>
8020fc70:	900b883a 	mov	r5,r18
8020fc74:	a009883a 	mov	r4,r20
8020fc78:	020e0540 	call	8020e054 <_malloc_r>
8020fc7c:	1025883a 	mov	r18,r2
8020fc80:	10011e26 	beq	r2,zero,802100fc <_realloc_r+0x538>
8020fc84:	a93fff17 	ldw	r4,-4(r21)
8020fc88:	10fffe04 	addi	r3,r2,-8
8020fc8c:	00bfff84 	movi	r2,-2
8020fc90:	2084703a 	and	r2,r4,r2
8020fc94:	9885883a 	add	r2,r19,r2
8020fc98:	1880ee26 	beq	r3,r2,80210054 <_realloc_r+0x490>
8020fc9c:	81bfff04 	addi	r6,r16,-4
8020fca0:	00800904 	movi	r2,36
8020fca4:	1180b836 	bltu	r2,r6,8020ff88 <_realloc_r+0x3c4>
8020fca8:	00c004c4 	movi	r3,19
8020fcac:	19809636 	bltu	r3,r6,8020ff08 <_realloc_r+0x344>
8020fcb0:	9005883a 	mov	r2,r18
8020fcb4:	a807883a 	mov	r3,r21
8020fcb8:	19000017 	ldw	r4,0(r3)
8020fcbc:	11000015 	stw	r4,0(r2)
8020fcc0:	19000117 	ldw	r4,4(r3)
8020fcc4:	11000115 	stw	r4,4(r2)
8020fcc8:	18c00217 	ldw	r3,8(r3)
8020fccc:	10c00215 	stw	r3,8(r2)
8020fcd0:	a80b883a 	mov	r5,r21
8020fcd4:	a009883a 	mov	r4,r20
8020fcd8:	020d4680 	call	8020d468 <_free_r>
8020fcdc:	a009883a 	mov	r4,r20
8020fce0:	02171740 	call	80217174 <__malloc_unlock>
8020fce4:	9005883a 	mov	r2,r18
8020fce8:	00001206 	br	8020fd34 <_realloc_r+0x170>
8020fcec:	00c00404 	movi	r3,16
8020fcf0:	1823883a 	mov	r17,r3
8020fcf4:	003fce06 	br	8020fc30 <__reset+0xfa1efc30>
8020fcf8:	a825883a 	mov	r18,r21
8020fcfc:	8445c83a 	sub	r2,r16,r17
8020fd00:	00c003c4 	movi	r3,15
8020fd04:	18802636 	bltu	r3,r2,8020fda0 <_realloc_r+0x1dc>
8020fd08:	99800117 	ldw	r6,4(r19)
8020fd0c:	9c07883a 	add	r3,r19,r16
8020fd10:	3180004c 	andi	r6,r6,1
8020fd14:	3420b03a 	or	r16,r6,r16
8020fd18:	9c000115 	stw	r16,4(r19)
8020fd1c:	18800117 	ldw	r2,4(r3)
8020fd20:	10800054 	ori	r2,r2,1
8020fd24:	18800115 	stw	r2,4(r3)
8020fd28:	a009883a 	mov	r4,r20
8020fd2c:	02171740 	call	80217174 <__malloc_unlock>
8020fd30:	9005883a 	mov	r2,r18
8020fd34:	dfc00917 	ldw	ra,36(sp)
8020fd38:	df000817 	ldw	fp,32(sp)
8020fd3c:	ddc00717 	ldw	r23,28(sp)
8020fd40:	dd800617 	ldw	r22,24(sp)
8020fd44:	dd400517 	ldw	r21,20(sp)
8020fd48:	dd000417 	ldw	r20,16(sp)
8020fd4c:	dcc00317 	ldw	r19,12(sp)
8020fd50:	dc800217 	ldw	r18,8(sp)
8020fd54:	dc400117 	ldw	r17,4(sp)
8020fd58:	dc000017 	ldw	r16,0(sp)
8020fd5c:	dec00a04 	addi	sp,sp,40
8020fd60:	f800283a 	ret
8020fd64:	017fff04 	movi	r5,-4
8020fd68:	414a703a 	and	r5,r8,r5
8020fd6c:	814d883a 	add	r6,r16,r5
8020fd70:	30c01f16 	blt	r6,r3,8020fdf0 <_realloc_r+0x22c>
8020fd74:	20800317 	ldw	r2,12(r4)
8020fd78:	20c00217 	ldw	r3,8(r4)
8020fd7c:	a825883a 	mov	r18,r21
8020fd80:	3021883a 	mov	r16,r6
8020fd84:	18800315 	stw	r2,12(r3)
8020fd88:	10c00215 	stw	r3,8(r2)
8020fd8c:	003fdb06 	br	8020fcfc <__reset+0xfa1efcfc>
8020fd90:	00800304 	movi	r2,12
8020fd94:	a0800015 	stw	r2,0(r20)
8020fd98:	0005883a 	mov	r2,zero
8020fd9c:	003fe506 	br	8020fd34 <__reset+0xfa1efd34>
8020fda0:	98c00117 	ldw	r3,4(r19)
8020fda4:	9c4b883a 	add	r5,r19,r17
8020fda8:	11000054 	ori	r4,r2,1
8020fdac:	18c0004c 	andi	r3,r3,1
8020fdb0:	1c62b03a 	or	r17,r3,r17
8020fdb4:	9c400115 	stw	r17,4(r19)
8020fdb8:	29000115 	stw	r4,4(r5)
8020fdbc:	2885883a 	add	r2,r5,r2
8020fdc0:	10c00117 	ldw	r3,4(r2)
8020fdc4:	29400204 	addi	r5,r5,8
8020fdc8:	a009883a 	mov	r4,r20
8020fdcc:	18c00054 	ori	r3,r3,1
8020fdd0:	10c00115 	stw	r3,4(r2)
8020fdd4:	020d4680 	call	8020d468 <_free_r>
8020fdd8:	003fd306 	br	8020fd28 <__reset+0xfa1efd28>
8020fddc:	017fff04 	movi	r5,-4
8020fde0:	414a703a 	and	r5,r8,r5
8020fde4:	89800404 	addi	r6,r17,16
8020fde8:	8151883a 	add	r8,r16,r5
8020fdec:	4180590e 	bge	r8,r6,8020ff54 <_realloc_r+0x390>
8020fdf0:	1080004c 	andi	r2,r2,1
8020fdf4:	103f9e1e 	bne	r2,zero,8020fc70 <__reset+0xfa1efc70>
8020fdf8:	adbffe17 	ldw	r22,-8(r21)
8020fdfc:	00bfff04 	movi	r2,-4
8020fe00:	9dadc83a 	sub	r22,r19,r22
8020fe04:	b1800117 	ldw	r6,4(r22)
8020fe08:	3084703a 	and	r2,r6,r2
8020fe0c:	20002026 	beq	r4,zero,8020fe90 <_realloc_r+0x2cc>
8020fe10:	80af883a 	add	r23,r16,r2
8020fe14:	b96f883a 	add	r23,r23,r5
8020fe18:	21c05f26 	beq	r4,r7,8020ff98 <_realloc_r+0x3d4>
8020fe1c:	b8c01c16 	blt	r23,r3,8020fe90 <_realloc_r+0x2cc>
8020fe20:	20800317 	ldw	r2,12(r4)
8020fe24:	20c00217 	ldw	r3,8(r4)
8020fe28:	81bfff04 	addi	r6,r16,-4
8020fe2c:	01000904 	movi	r4,36
8020fe30:	18800315 	stw	r2,12(r3)
8020fe34:	10c00215 	stw	r3,8(r2)
8020fe38:	b0c00217 	ldw	r3,8(r22)
8020fe3c:	b0800317 	ldw	r2,12(r22)
8020fe40:	b4800204 	addi	r18,r22,8
8020fe44:	18800315 	stw	r2,12(r3)
8020fe48:	10c00215 	stw	r3,8(r2)
8020fe4c:	21801b36 	bltu	r4,r6,8020febc <_realloc_r+0x2f8>
8020fe50:	008004c4 	movi	r2,19
8020fe54:	1180352e 	bgeu	r2,r6,8020ff2c <_realloc_r+0x368>
8020fe58:	a8800017 	ldw	r2,0(r21)
8020fe5c:	b0800215 	stw	r2,8(r22)
8020fe60:	a8800117 	ldw	r2,4(r21)
8020fe64:	b0800315 	stw	r2,12(r22)
8020fe68:	008006c4 	movi	r2,27
8020fe6c:	11807f36 	bltu	r2,r6,8021006c <_realloc_r+0x4a8>
8020fe70:	b0800404 	addi	r2,r22,16
8020fe74:	ad400204 	addi	r21,r21,8
8020fe78:	00002d06 	br	8020ff30 <_realloc_r+0x36c>
8020fe7c:	adbffe17 	ldw	r22,-8(r21)
8020fe80:	00bfff04 	movi	r2,-4
8020fe84:	9dadc83a 	sub	r22,r19,r22
8020fe88:	b1000117 	ldw	r4,4(r22)
8020fe8c:	2084703a 	and	r2,r4,r2
8020fe90:	b03f7726 	beq	r22,zero,8020fc70 <__reset+0xfa1efc70>
8020fe94:	80af883a 	add	r23,r16,r2
8020fe98:	b8ff7516 	blt	r23,r3,8020fc70 <__reset+0xfa1efc70>
8020fe9c:	b0800317 	ldw	r2,12(r22)
8020fea0:	b0c00217 	ldw	r3,8(r22)
8020fea4:	81bfff04 	addi	r6,r16,-4
8020fea8:	01000904 	movi	r4,36
8020feac:	18800315 	stw	r2,12(r3)
8020feb0:	10c00215 	stw	r3,8(r2)
8020feb4:	b4800204 	addi	r18,r22,8
8020feb8:	21bfe52e 	bgeu	r4,r6,8020fe50 <__reset+0xfa1efe50>
8020febc:	a80b883a 	mov	r5,r21
8020fec0:	9009883a 	mov	r4,r18
8020fec4:	020e9440 	call	8020e944 <memmove>
8020fec8:	b821883a 	mov	r16,r23
8020fecc:	b027883a 	mov	r19,r22
8020fed0:	003f8a06 	br	8020fcfc <__reset+0xfa1efcfc>
8020fed4:	300b883a 	mov	r5,r6
8020fed8:	dfc00917 	ldw	ra,36(sp)
8020fedc:	df000817 	ldw	fp,32(sp)
8020fee0:	ddc00717 	ldw	r23,28(sp)
8020fee4:	dd800617 	ldw	r22,24(sp)
8020fee8:	dd400517 	ldw	r21,20(sp)
8020feec:	dd000417 	ldw	r20,16(sp)
8020fef0:	dcc00317 	ldw	r19,12(sp)
8020fef4:	dc800217 	ldw	r18,8(sp)
8020fef8:	dc400117 	ldw	r17,4(sp)
8020fefc:	dc000017 	ldw	r16,0(sp)
8020ff00:	dec00a04 	addi	sp,sp,40
8020ff04:	020e0541 	jmpi	8020e054 <_malloc_r>
8020ff08:	a8c00017 	ldw	r3,0(r21)
8020ff0c:	90c00015 	stw	r3,0(r18)
8020ff10:	a8c00117 	ldw	r3,4(r21)
8020ff14:	90c00115 	stw	r3,4(r18)
8020ff18:	00c006c4 	movi	r3,27
8020ff1c:	19804536 	bltu	r3,r6,80210034 <_realloc_r+0x470>
8020ff20:	90800204 	addi	r2,r18,8
8020ff24:	a8c00204 	addi	r3,r21,8
8020ff28:	003f6306 	br	8020fcb8 <__reset+0xfa1efcb8>
8020ff2c:	9005883a 	mov	r2,r18
8020ff30:	a8c00017 	ldw	r3,0(r21)
8020ff34:	b821883a 	mov	r16,r23
8020ff38:	b027883a 	mov	r19,r22
8020ff3c:	10c00015 	stw	r3,0(r2)
8020ff40:	a8c00117 	ldw	r3,4(r21)
8020ff44:	10c00115 	stw	r3,4(r2)
8020ff48:	a8c00217 	ldw	r3,8(r21)
8020ff4c:	10c00215 	stw	r3,8(r2)
8020ff50:	003f6a06 	br	8020fcfc <__reset+0xfa1efcfc>
8020ff54:	9c67883a 	add	r19,r19,r17
8020ff58:	4445c83a 	sub	r2,r8,r17
8020ff5c:	e4c00215 	stw	r19,8(fp)
8020ff60:	10800054 	ori	r2,r2,1
8020ff64:	98800115 	stw	r2,4(r19)
8020ff68:	a8bfff17 	ldw	r2,-4(r21)
8020ff6c:	a009883a 	mov	r4,r20
8020ff70:	1080004c 	andi	r2,r2,1
8020ff74:	1462b03a 	or	r17,r2,r17
8020ff78:	ac7fff15 	stw	r17,-4(r21)
8020ff7c:	02171740 	call	80217174 <__malloc_unlock>
8020ff80:	a805883a 	mov	r2,r21
8020ff84:	003f6b06 	br	8020fd34 <__reset+0xfa1efd34>
8020ff88:	a80b883a 	mov	r5,r21
8020ff8c:	9009883a 	mov	r4,r18
8020ff90:	020e9440 	call	8020e944 <memmove>
8020ff94:	003f4e06 	br	8020fcd0 <__reset+0xfa1efcd0>
8020ff98:	89000404 	addi	r4,r17,16
8020ff9c:	b93fbc16 	blt	r23,r4,8020fe90 <__reset+0xfa1efe90>
8020ffa0:	b0800317 	ldw	r2,12(r22)
8020ffa4:	b0c00217 	ldw	r3,8(r22)
8020ffa8:	81bfff04 	addi	r6,r16,-4
8020ffac:	01000904 	movi	r4,36
8020ffb0:	18800315 	stw	r2,12(r3)
8020ffb4:	10c00215 	stw	r3,8(r2)
8020ffb8:	b4800204 	addi	r18,r22,8
8020ffbc:	21804336 	bltu	r4,r6,802100cc <_realloc_r+0x508>
8020ffc0:	008004c4 	movi	r2,19
8020ffc4:	11803f2e 	bgeu	r2,r6,802100c4 <_realloc_r+0x500>
8020ffc8:	a8800017 	ldw	r2,0(r21)
8020ffcc:	b0800215 	stw	r2,8(r22)
8020ffd0:	a8800117 	ldw	r2,4(r21)
8020ffd4:	b0800315 	stw	r2,12(r22)
8020ffd8:	008006c4 	movi	r2,27
8020ffdc:	11803f36 	bltu	r2,r6,802100dc <_realloc_r+0x518>
8020ffe0:	b0800404 	addi	r2,r22,16
8020ffe4:	ad400204 	addi	r21,r21,8
8020ffe8:	a8c00017 	ldw	r3,0(r21)
8020ffec:	10c00015 	stw	r3,0(r2)
8020fff0:	a8c00117 	ldw	r3,4(r21)
8020fff4:	10c00115 	stw	r3,4(r2)
8020fff8:	a8c00217 	ldw	r3,8(r21)
8020fffc:	10c00215 	stw	r3,8(r2)
80210000:	b447883a 	add	r3,r22,r17
80210004:	bc45c83a 	sub	r2,r23,r17
80210008:	e0c00215 	stw	r3,8(fp)
8021000c:	10800054 	ori	r2,r2,1
80210010:	18800115 	stw	r2,4(r3)
80210014:	b0800117 	ldw	r2,4(r22)
80210018:	a009883a 	mov	r4,r20
8021001c:	1080004c 	andi	r2,r2,1
80210020:	1462b03a 	or	r17,r2,r17
80210024:	b4400115 	stw	r17,4(r22)
80210028:	02171740 	call	80217174 <__malloc_unlock>
8021002c:	9005883a 	mov	r2,r18
80210030:	003f4006 	br	8020fd34 <__reset+0xfa1efd34>
80210034:	a8c00217 	ldw	r3,8(r21)
80210038:	90c00215 	stw	r3,8(r18)
8021003c:	a8c00317 	ldw	r3,12(r21)
80210040:	90c00315 	stw	r3,12(r18)
80210044:	30801126 	beq	r6,r2,8021008c <_realloc_r+0x4c8>
80210048:	90800404 	addi	r2,r18,16
8021004c:	a8c00404 	addi	r3,r21,16
80210050:	003f1906 	br	8020fcb8 <__reset+0xfa1efcb8>
80210054:	90ffff17 	ldw	r3,-4(r18)
80210058:	00bfff04 	movi	r2,-4
8021005c:	a825883a 	mov	r18,r21
80210060:	1884703a 	and	r2,r3,r2
80210064:	80a1883a 	add	r16,r16,r2
80210068:	003f2406 	br	8020fcfc <__reset+0xfa1efcfc>
8021006c:	a8800217 	ldw	r2,8(r21)
80210070:	b0800415 	stw	r2,16(r22)
80210074:	a8800317 	ldw	r2,12(r21)
80210078:	b0800515 	stw	r2,20(r22)
8021007c:	31000a26 	beq	r6,r4,802100a8 <_realloc_r+0x4e4>
80210080:	b0800604 	addi	r2,r22,24
80210084:	ad400404 	addi	r21,r21,16
80210088:	003fa906 	br	8020ff30 <__reset+0xfa1eff30>
8021008c:	a9000417 	ldw	r4,16(r21)
80210090:	90800604 	addi	r2,r18,24
80210094:	a8c00604 	addi	r3,r21,24
80210098:	91000415 	stw	r4,16(r18)
8021009c:	a9000517 	ldw	r4,20(r21)
802100a0:	91000515 	stw	r4,20(r18)
802100a4:	003f0406 	br	8020fcb8 <__reset+0xfa1efcb8>
802100a8:	a8c00417 	ldw	r3,16(r21)
802100ac:	ad400604 	addi	r21,r21,24
802100b0:	b0800804 	addi	r2,r22,32
802100b4:	b0c00615 	stw	r3,24(r22)
802100b8:	a8ffff17 	ldw	r3,-4(r21)
802100bc:	b0c00715 	stw	r3,28(r22)
802100c0:	003f9b06 	br	8020ff30 <__reset+0xfa1eff30>
802100c4:	9005883a 	mov	r2,r18
802100c8:	003fc706 	br	8020ffe8 <__reset+0xfa1effe8>
802100cc:	a80b883a 	mov	r5,r21
802100d0:	9009883a 	mov	r4,r18
802100d4:	020e9440 	call	8020e944 <memmove>
802100d8:	003fc906 	br	80210000 <__reset+0xfa1f0000>
802100dc:	a8800217 	ldw	r2,8(r21)
802100e0:	b0800415 	stw	r2,16(r22)
802100e4:	a8800317 	ldw	r2,12(r21)
802100e8:	b0800515 	stw	r2,20(r22)
802100ec:	31000726 	beq	r6,r4,8021010c <_realloc_r+0x548>
802100f0:	b0800604 	addi	r2,r22,24
802100f4:	ad400404 	addi	r21,r21,16
802100f8:	003fbb06 	br	8020ffe8 <__reset+0xfa1effe8>
802100fc:	a009883a 	mov	r4,r20
80210100:	02171740 	call	80217174 <__malloc_unlock>
80210104:	0005883a 	mov	r2,zero
80210108:	003f0a06 	br	8020fd34 <__reset+0xfa1efd34>
8021010c:	a8c00417 	ldw	r3,16(r21)
80210110:	ad400604 	addi	r21,r21,24
80210114:	b0800804 	addi	r2,r22,32
80210118:	b0c00615 	stw	r3,24(r22)
8021011c:	a8ffff17 	ldw	r3,-4(r21)
80210120:	b0c00715 	stw	r3,28(r22)
80210124:	003fb006 	br	8020ffe8 <__reset+0xfa1effe8>

80210128 <__fpclassifyd>:
80210128:	00a00034 	movhi	r2,32768
8021012c:	10bfffc4 	addi	r2,r2,-1
80210130:	2884703a 	and	r2,r5,r2
80210134:	10000726 	beq	r2,zero,80210154 <__fpclassifyd+0x2c>
80210138:	00fffc34 	movhi	r3,65520
8021013c:	019ff834 	movhi	r6,32736
80210140:	28c7883a 	add	r3,r5,r3
80210144:	31bfffc4 	addi	r6,r6,-1
80210148:	30c00536 	bltu	r6,r3,80210160 <__fpclassifyd+0x38>
8021014c:	00800104 	movi	r2,4
80210150:	f800283a 	ret
80210154:	2000021e 	bne	r4,zero,80210160 <__fpclassifyd+0x38>
80210158:	00800084 	movi	r2,2
8021015c:	f800283a 	ret
80210160:	00dffc34 	movhi	r3,32752
80210164:	019ff834 	movhi	r6,32736
80210168:	28cb883a 	add	r5,r5,r3
8021016c:	31bfffc4 	addi	r6,r6,-1
80210170:	317ff62e 	bgeu	r6,r5,8021014c <__reset+0xfa1f014c>
80210174:	01400434 	movhi	r5,16
80210178:	297fffc4 	addi	r5,r5,-1
8021017c:	28800236 	bltu	r5,r2,80210188 <__fpclassifyd+0x60>
80210180:	008000c4 	movi	r2,3
80210184:	f800283a 	ret
80210188:	10c00226 	beq	r2,r3,80210194 <__fpclassifyd+0x6c>
8021018c:	0005883a 	mov	r2,zero
80210190:	f800283a 	ret
80210194:	2005003a 	cmpeq	r2,r4,zero
80210198:	f800283a 	ret

8021019c <_sbrk_r>:
8021019c:	defffd04 	addi	sp,sp,-12
802101a0:	dc000015 	stw	r16,0(sp)
802101a4:	042008b4 	movhi	r16,32802
802101a8:	dc400115 	stw	r17,4(sp)
802101ac:	843ea604 	addi	r16,r16,-1384
802101b0:	2023883a 	mov	r17,r4
802101b4:	2809883a 	mov	r4,r5
802101b8:	dfc00215 	stw	ra,8(sp)
802101bc:	80000015 	stw	zero,0(r16)
802101c0:	02173340 	call	80217334 <sbrk>
802101c4:	00ffffc4 	movi	r3,-1
802101c8:	10c00526 	beq	r2,r3,802101e0 <_sbrk_r+0x44>
802101cc:	dfc00217 	ldw	ra,8(sp)
802101d0:	dc400117 	ldw	r17,4(sp)
802101d4:	dc000017 	ldw	r16,0(sp)
802101d8:	dec00304 	addi	sp,sp,12
802101dc:	f800283a 	ret
802101e0:	80c00017 	ldw	r3,0(r16)
802101e4:	183ff926 	beq	r3,zero,802101cc <__reset+0xfa1f01cc>
802101e8:	88c00015 	stw	r3,0(r17)
802101ec:	003ff706 	br	802101cc <__reset+0xfa1f01cc>

802101f0 <__sread>:
802101f0:	defffe04 	addi	sp,sp,-8
802101f4:	dc000015 	stw	r16,0(sp)
802101f8:	2821883a 	mov	r16,r5
802101fc:	2940038f 	ldh	r5,14(r5)
80210200:	dfc00115 	stw	ra,4(sp)
80210204:	02133f00 	call	802133f0 <_read_r>
80210208:	10000716 	blt	r2,zero,80210228 <__sread+0x38>
8021020c:	80c01417 	ldw	r3,80(r16)
80210210:	1887883a 	add	r3,r3,r2
80210214:	80c01415 	stw	r3,80(r16)
80210218:	dfc00117 	ldw	ra,4(sp)
8021021c:	dc000017 	ldw	r16,0(sp)
80210220:	dec00204 	addi	sp,sp,8
80210224:	f800283a 	ret
80210228:	80c0030b 	ldhu	r3,12(r16)
8021022c:	18fbffcc 	andi	r3,r3,61439
80210230:	80c0030d 	sth	r3,12(r16)
80210234:	dfc00117 	ldw	ra,4(sp)
80210238:	dc000017 	ldw	r16,0(sp)
8021023c:	dec00204 	addi	sp,sp,8
80210240:	f800283a 	ret

80210244 <__seofread>:
80210244:	0005883a 	mov	r2,zero
80210248:	f800283a 	ret

8021024c <__swrite>:
8021024c:	2880030b 	ldhu	r2,12(r5)
80210250:	defffb04 	addi	sp,sp,-20
80210254:	dcc00315 	stw	r19,12(sp)
80210258:	dc800215 	stw	r18,8(sp)
8021025c:	dc400115 	stw	r17,4(sp)
80210260:	dc000015 	stw	r16,0(sp)
80210264:	dfc00415 	stw	ra,16(sp)
80210268:	10c0400c 	andi	r3,r2,256
8021026c:	2821883a 	mov	r16,r5
80210270:	2023883a 	mov	r17,r4
80210274:	3025883a 	mov	r18,r6
80210278:	3827883a 	mov	r19,r7
8021027c:	18000526 	beq	r3,zero,80210294 <__swrite+0x48>
80210280:	2940038f 	ldh	r5,14(r5)
80210284:	01c00084 	movi	r7,2
80210288:	000d883a 	mov	r6,zero
8021028c:	02133900 	call	80213390 <_lseek_r>
80210290:	8080030b 	ldhu	r2,12(r16)
80210294:	8140038f 	ldh	r5,14(r16)
80210298:	10bbffcc 	andi	r2,r2,61439
8021029c:	980f883a 	mov	r7,r19
802102a0:	900d883a 	mov	r6,r18
802102a4:	8809883a 	mov	r4,r17
802102a8:	8080030d 	sth	r2,12(r16)
802102ac:	dfc00417 	ldw	ra,16(sp)
802102b0:	dcc00317 	ldw	r19,12(sp)
802102b4:	dc800217 	ldw	r18,8(sp)
802102b8:	dc400117 	ldw	r17,4(sp)
802102bc:	dc000017 	ldw	r16,0(sp)
802102c0:	dec00504 	addi	sp,sp,20
802102c4:	0212e5c1 	jmpi	80212e5c <_write_r>

802102c8 <__sseek>:
802102c8:	defffe04 	addi	sp,sp,-8
802102cc:	dc000015 	stw	r16,0(sp)
802102d0:	2821883a 	mov	r16,r5
802102d4:	2940038f 	ldh	r5,14(r5)
802102d8:	dfc00115 	stw	ra,4(sp)
802102dc:	02133900 	call	80213390 <_lseek_r>
802102e0:	00ffffc4 	movi	r3,-1
802102e4:	10c00826 	beq	r2,r3,80210308 <__sseek+0x40>
802102e8:	80c0030b 	ldhu	r3,12(r16)
802102ec:	80801415 	stw	r2,80(r16)
802102f0:	18c40014 	ori	r3,r3,4096
802102f4:	80c0030d 	sth	r3,12(r16)
802102f8:	dfc00117 	ldw	ra,4(sp)
802102fc:	dc000017 	ldw	r16,0(sp)
80210300:	dec00204 	addi	sp,sp,8
80210304:	f800283a 	ret
80210308:	80c0030b 	ldhu	r3,12(r16)
8021030c:	18fbffcc 	andi	r3,r3,61439
80210310:	80c0030d 	sth	r3,12(r16)
80210314:	dfc00117 	ldw	ra,4(sp)
80210318:	dc000017 	ldw	r16,0(sp)
8021031c:	dec00204 	addi	sp,sp,8
80210320:	f800283a 	ret

80210324 <__sclose>:
80210324:	2940038f 	ldh	r5,14(r5)
80210328:	0212ebc1 	jmpi	80212ebc <_close_r>

8021032c <strcmp>:
8021032c:	2144b03a 	or	r2,r4,r5
80210330:	108000cc 	andi	r2,r2,3
80210334:	1000171e 	bne	r2,zero,80210394 <strcmp+0x68>
80210338:	20800017 	ldw	r2,0(r4)
8021033c:	28c00017 	ldw	r3,0(r5)
80210340:	10c0141e 	bne	r2,r3,80210394 <strcmp+0x68>
80210344:	027fbff4 	movhi	r9,65279
80210348:	4a7fbfc4 	addi	r9,r9,-257
8021034c:	0086303a 	nor	r3,zero,r2
80210350:	02202074 	movhi	r8,32897
80210354:	1245883a 	add	r2,r2,r9
80210358:	42202004 	addi	r8,r8,-32640
8021035c:	10c4703a 	and	r2,r2,r3
80210360:	1204703a 	and	r2,r2,r8
80210364:	10000226 	beq	r2,zero,80210370 <strcmp+0x44>
80210368:	00002306 	br	802103f8 <strcmp+0xcc>
8021036c:	1000221e 	bne	r2,zero,802103f8 <strcmp+0xcc>
80210370:	21000104 	addi	r4,r4,4
80210374:	20c00017 	ldw	r3,0(r4)
80210378:	29400104 	addi	r5,r5,4
8021037c:	29800017 	ldw	r6,0(r5)
80210380:	1a4f883a 	add	r7,r3,r9
80210384:	00c4303a 	nor	r2,zero,r3
80210388:	3884703a 	and	r2,r7,r2
8021038c:	1204703a 	and	r2,r2,r8
80210390:	19bff626 	beq	r3,r6,8021036c <__reset+0xfa1f036c>
80210394:	20800003 	ldbu	r2,0(r4)
80210398:	10c03fcc 	andi	r3,r2,255
8021039c:	18c0201c 	xori	r3,r3,128
802103a0:	18ffe004 	addi	r3,r3,-128
802103a4:	18000c26 	beq	r3,zero,802103d8 <strcmp+0xac>
802103a8:	29800007 	ldb	r6,0(r5)
802103ac:	19800326 	beq	r3,r6,802103bc <strcmp+0x90>
802103b0:	00001306 	br	80210400 <strcmp+0xd4>
802103b4:	29800007 	ldb	r6,0(r5)
802103b8:	11800b1e 	bne	r2,r6,802103e8 <strcmp+0xbc>
802103bc:	21000044 	addi	r4,r4,1
802103c0:	20c00003 	ldbu	r3,0(r4)
802103c4:	29400044 	addi	r5,r5,1
802103c8:	18803fcc 	andi	r2,r3,255
802103cc:	1080201c 	xori	r2,r2,128
802103d0:	10bfe004 	addi	r2,r2,-128
802103d4:	103ff71e 	bne	r2,zero,802103b4 <__reset+0xfa1f03b4>
802103d8:	0007883a 	mov	r3,zero
802103dc:	28800003 	ldbu	r2,0(r5)
802103e0:	1885c83a 	sub	r2,r3,r2
802103e4:	f800283a 	ret
802103e8:	28800003 	ldbu	r2,0(r5)
802103ec:	18c03fcc 	andi	r3,r3,255
802103f0:	1885c83a 	sub	r2,r3,r2
802103f4:	f800283a 	ret
802103f8:	0005883a 	mov	r2,zero
802103fc:	f800283a 	ret
80210400:	10c03fcc 	andi	r3,r2,255
80210404:	003ff506 	br	802103dc <__reset+0xfa1f03dc>

80210408 <__ssprint_r>:
80210408:	30800217 	ldw	r2,8(r6)
8021040c:	defff604 	addi	sp,sp,-40
80210410:	dc800215 	stw	r18,8(sp)
80210414:	dfc00915 	stw	ra,36(sp)
80210418:	df000815 	stw	fp,32(sp)
8021041c:	ddc00715 	stw	r23,28(sp)
80210420:	dd800615 	stw	r22,24(sp)
80210424:	dd400515 	stw	r21,20(sp)
80210428:	dd000415 	stw	r20,16(sp)
8021042c:	dcc00315 	stw	r19,12(sp)
80210430:	dc400115 	stw	r17,4(sp)
80210434:	dc000015 	stw	r16,0(sp)
80210438:	3025883a 	mov	r18,r6
8021043c:	10005826 	beq	r2,zero,802105a0 <__ssprint_r+0x198>
80210440:	2027883a 	mov	r19,r4
80210444:	35c00017 	ldw	r23,0(r6)
80210448:	29000017 	ldw	r4,0(r5)
8021044c:	28800217 	ldw	r2,8(r5)
80210450:	2823883a 	mov	r17,r5
80210454:	0039883a 	mov	fp,zero
80210458:	0021883a 	mov	r16,zero
8021045c:	80003926 	beq	r16,zero,80210544 <__ssprint_r+0x13c>
80210460:	102b883a 	mov	r21,r2
80210464:	102d883a 	mov	r22,r2
80210468:	80803a36 	bltu	r16,r2,80210554 <__ssprint_r+0x14c>
8021046c:	88c0030b 	ldhu	r3,12(r17)
80210470:	1881200c 	andi	r2,r3,1152
80210474:	10002626 	beq	r2,zero,80210510 <__ssprint_r+0x108>
80210478:	88800517 	ldw	r2,20(r17)
8021047c:	89400417 	ldw	r5,16(r17)
80210480:	81800044 	addi	r6,r16,1
80210484:	108f883a 	add	r7,r2,r2
80210488:	3885883a 	add	r2,r7,r2
8021048c:	100ed7fa 	srli	r7,r2,31
80210490:	216dc83a 	sub	r22,r4,r5
80210494:	3589883a 	add	r4,r6,r22
80210498:	3885883a 	add	r2,r7,r2
8021049c:	102bd07a 	srai	r21,r2,1
802104a0:	a80d883a 	mov	r6,r21
802104a4:	a900022e 	bgeu	r21,r4,802104b0 <__ssprint_r+0xa8>
802104a8:	202b883a 	mov	r21,r4
802104ac:	200d883a 	mov	r6,r4
802104b0:	18c1000c 	andi	r3,r3,1024
802104b4:	18002a26 	beq	r3,zero,80210560 <__ssprint_r+0x158>
802104b8:	300b883a 	mov	r5,r6
802104bc:	9809883a 	mov	r4,r19
802104c0:	020e0540 	call	8020e054 <_malloc_r>
802104c4:	1029883a 	mov	r20,r2
802104c8:	10002c26 	beq	r2,zero,8021057c <__ssprint_r+0x174>
802104cc:	89400417 	ldw	r5,16(r17)
802104d0:	b00d883a 	mov	r6,r22
802104d4:	1009883a 	mov	r4,r2
802104d8:	0206a940 	call	80206a94 <memcpy>
802104dc:	8880030b 	ldhu	r2,12(r17)
802104e0:	00fedfc4 	movi	r3,-1153
802104e4:	10c4703a 	and	r2,r2,r3
802104e8:	10802014 	ori	r2,r2,128
802104ec:	8880030d 	sth	r2,12(r17)
802104f0:	a589883a 	add	r4,r20,r22
802104f4:	adadc83a 	sub	r22,r21,r22
802104f8:	8d400515 	stw	r21,20(r17)
802104fc:	8d800215 	stw	r22,8(r17)
80210500:	8d000415 	stw	r20,16(r17)
80210504:	89000015 	stw	r4,0(r17)
80210508:	802b883a 	mov	r21,r16
8021050c:	802d883a 	mov	r22,r16
80210510:	b00d883a 	mov	r6,r22
80210514:	e00b883a 	mov	r5,fp
80210518:	020e9440 	call	8020e944 <memmove>
8021051c:	88800217 	ldw	r2,8(r17)
80210520:	89000017 	ldw	r4,0(r17)
80210524:	90c00217 	ldw	r3,8(r18)
80210528:	1545c83a 	sub	r2,r2,r21
8021052c:	2589883a 	add	r4,r4,r22
80210530:	88800215 	stw	r2,8(r17)
80210534:	89000015 	stw	r4,0(r17)
80210538:	1c21c83a 	sub	r16,r3,r16
8021053c:	94000215 	stw	r16,8(r18)
80210540:	80001726 	beq	r16,zero,802105a0 <__ssprint_r+0x198>
80210544:	bf000017 	ldw	fp,0(r23)
80210548:	bc000117 	ldw	r16,4(r23)
8021054c:	bdc00204 	addi	r23,r23,8
80210550:	003fc206 	br	8021045c <__reset+0xfa1f045c>
80210554:	802b883a 	mov	r21,r16
80210558:	802d883a 	mov	r22,r16
8021055c:	003fec06 	br	80210510 <__reset+0xfa1f0510>
80210560:	9809883a 	mov	r4,r19
80210564:	020fbc40 	call	8020fbc4 <_realloc_r>
80210568:	1029883a 	mov	r20,r2
8021056c:	103fe01e 	bne	r2,zero,802104f0 <__reset+0xfa1f04f0>
80210570:	89400417 	ldw	r5,16(r17)
80210574:	9809883a 	mov	r4,r19
80210578:	020d4680 	call	8020d468 <_free_r>
8021057c:	88c0030b 	ldhu	r3,12(r17)
80210580:	00800304 	movi	r2,12
80210584:	98800015 	stw	r2,0(r19)
80210588:	18c01014 	ori	r3,r3,64
8021058c:	88c0030d 	sth	r3,12(r17)
80210590:	00bfffc4 	movi	r2,-1
80210594:	90000215 	stw	zero,8(r18)
80210598:	90000115 	stw	zero,4(r18)
8021059c:	00000206 	br	802105a8 <__ssprint_r+0x1a0>
802105a0:	90000115 	stw	zero,4(r18)
802105a4:	0005883a 	mov	r2,zero
802105a8:	dfc00917 	ldw	ra,36(sp)
802105ac:	df000817 	ldw	fp,32(sp)
802105b0:	ddc00717 	ldw	r23,28(sp)
802105b4:	dd800617 	ldw	r22,24(sp)
802105b8:	dd400517 	ldw	r21,20(sp)
802105bc:	dd000417 	ldw	r20,16(sp)
802105c0:	dcc00317 	ldw	r19,12(sp)
802105c4:	dc800217 	ldw	r18,8(sp)
802105c8:	dc400117 	ldw	r17,4(sp)
802105cc:	dc000017 	ldw	r16,0(sp)
802105d0:	dec00a04 	addi	sp,sp,40
802105d4:	f800283a 	ret

802105d8 <___svfiprintf_internal_r>:
802105d8:	2880030b 	ldhu	r2,12(r5)
802105dc:	deffc804 	addi	sp,sp,-224
802105e0:	dcc03115 	stw	r19,196(sp)
802105e4:	dfc03715 	stw	ra,220(sp)
802105e8:	df003615 	stw	fp,216(sp)
802105ec:	ddc03515 	stw	r23,212(sp)
802105f0:	dd803415 	stw	r22,208(sp)
802105f4:	dd403315 	stw	r21,204(sp)
802105f8:	dd003215 	stw	r20,200(sp)
802105fc:	dc803015 	stw	r18,192(sp)
80210600:	dc402f15 	stw	r17,188(sp)
80210604:	dc002e15 	stw	r16,184(sp)
80210608:	d9402715 	stw	r5,156(sp)
8021060c:	d9002a15 	stw	r4,168(sp)
80210610:	1080200c 	andi	r2,r2,128
80210614:	d9c02315 	stw	r7,140(sp)
80210618:	3027883a 	mov	r19,r6
8021061c:	10000226 	beq	r2,zero,80210628 <___svfiprintf_internal_r+0x50>
80210620:	28800417 	ldw	r2,16(r5)
80210624:	10041d26 	beq	r2,zero,8021169c <___svfiprintf_internal_r+0x10c4>
80210628:	dac01a04 	addi	r11,sp,104
8021062c:	dac01e15 	stw	r11,120(sp)
80210630:	d8801e17 	ldw	r2,120(sp)
80210634:	dac019c4 	addi	r11,sp,103
80210638:	dd402a17 	ldw	r21,168(sp)
8021063c:	ddc02717 	ldw	r23,156(sp)
80210640:	05a008b4 	movhi	r22,32802
80210644:	052008b4 	movhi	r20,32802
80210648:	dac01f15 	stw	r11,124(sp)
8021064c:	12d7c83a 	sub	r11,r2,r11
80210650:	b5b6b004 	addi	r22,r22,-9536
80210654:	a536ac04 	addi	r20,r20,-9552
80210658:	dec01a15 	stw	sp,104(sp)
8021065c:	d8001c15 	stw	zero,112(sp)
80210660:	d8001b15 	stw	zero,108(sp)
80210664:	d811883a 	mov	r8,sp
80210668:	d8002915 	stw	zero,164(sp)
8021066c:	d8002515 	stw	zero,148(sp)
80210670:	dac02b15 	stw	r11,172(sp)
80210674:	98800007 	ldb	r2,0(r19)
80210678:	1002dd26 	beq	r2,zero,802111f0 <___svfiprintf_internal_r+0xc18>
8021067c:	00c00944 	movi	r3,37
80210680:	9823883a 	mov	r17,r19
80210684:	10c0021e 	bne	r2,r3,80210690 <___svfiprintf_internal_r+0xb8>
80210688:	00001406 	br	802106dc <___svfiprintf_internal_r+0x104>
8021068c:	10c00326 	beq	r2,r3,8021069c <___svfiprintf_internal_r+0xc4>
80210690:	8c400044 	addi	r17,r17,1
80210694:	88800007 	ldb	r2,0(r17)
80210698:	103ffc1e 	bne	r2,zero,8021068c <__reset+0xfa1f068c>
8021069c:	8ce1c83a 	sub	r16,r17,r19
802106a0:	80000e26 	beq	r16,zero,802106dc <___svfiprintf_internal_r+0x104>
802106a4:	d8c01c17 	ldw	r3,112(sp)
802106a8:	d8801b17 	ldw	r2,108(sp)
802106ac:	44c00015 	stw	r19,0(r8)
802106b0:	1c07883a 	add	r3,r3,r16
802106b4:	10800044 	addi	r2,r2,1
802106b8:	d8c01c15 	stw	r3,112(sp)
802106bc:	44000115 	stw	r16,4(r8)
802106c0:	d8801b15 	stw	r2,108(sp)
802106c4:	00c001c4 	movi	r3,7
802106c8:	18831e16 	blt	r3,r2,80211344 <___svfiprintf_internal_r+0xd6c>
802106cc:	42000204 	addi	r8,r8,8
802106d0:	dac02517 	ldw	r11,148(sp)
802106d4:	5c17883a 	add	r11,r11,r16
802106d8:	dac02515 	stw	r11,148(sp)
802106dc:	88800007 	ldb	r2,0(r17)
802106e0:	1002c526 	beq	r2,zero,802111f8 <___svfiprintf_internal_r+0xc20>
802106e4:	88c00047 	ldb	r3,1(r17)
802106e8:	8cc00044 	addi	r19,r17,1
802106ec:	d8001d85 	stb	zero,118(sp)
802106f0:	0009883a 	mov	r4,zero
802106f4:	000f883a 	mov	r7,zero
802106f8:	043fffc4 	movi	r16,-1
802106fc:	d8002415 	stw	zero,144(sp)
80210700:	0025883a 	mov	r18,zero
80210704:	01401604 	movi	r5,88
80210708:	01800244 	movi	r6,9
8021070c:	02800a84 	movi	r10,42
80210710:	02401b04 	movi	r9,108
80210714:	9cc00044 	addi	r19,r19,1
80210718:	18bff804 	addi	r2,r3,-32
8021071c:	2881dd36 	bltu	r5,r2,80210e94 <___svfiprintf_internal_r+0x8bc>
80210720:	100490ba 	slli	r2,r2,2
80210724:	02e00874 	movhi	r11,32801
80210728:	5ac1ce04 	addi	r11,r11,1848
8021072c:	12c5883a 	add	r2,r2,r11
80210730:	10800017 	ldw	r2,0(r2)
80210734:	1000683a 	jmp	r2
80210738:	80210934 	orhi	zero,r16,33828
8021073c:	80210e94 	ori	zero,r16,33850
80210740:	80210e94 	ori	zero,r16,33850
80210744:	80210928 	cmpgeui	zero,r16,33828
80210748:	80210e94 	ori	zero,r16,33850
8021074c:	80210e94 	ori	zero,r16,33850
80210750:	80210e94 	ori	zero,r16,33850
80210754:	80210e94 	ori	zero,r16,33850
80210758:	80210e94 	ori	zero,r16,33850
8021075c:	80210e94 	ori	zero,r16,33850
80210760:	8021089c 	xori	zero,r16,33826
80210764:	80210a78 	rdprs	zero,r16,-31703
80210768:	80210e94 	ori	zero,r16,33850
8021076c:	802108c8 	cmpgei	zero,r16,-31709
80210770:	80210ec8 	cmpgei	zero,r16,-31685
80210774:	80210e94 	ori	zero,r16,33850
80210778:	80210ebc 	xorhi	zero,r16,33850
8021077c:	80210e5c 	xori	zero,r16,33849
80210780:	80210e5c 	xori	zero,r16,33849
80210784:	80210e5c 	xori	zero,r16,33849
80210788:	80210e5c 	xori	zero,r16,33849
8021078c:	80210e5c 	xori	zero,r16,33849
80210790:	80210e5c 	xori	zero,r16,33849
80210794:	80210e5c 	xori	zero,r16,33849
80210798:	80210e5c 	xori	zero,r16,33849
8021079c:	80210e5c 	xori	zero,r16,33849
802107a0:	80210e94 	ori	zero,r16,33850
802107a4:	80210e94 	ori	zero,r16,33850
802107a8:	80210e94 	ori	zero,r16,33850
802107ac:	80210e94 	ori	zero,r16,33850
802107b0:	80210e94 	ori	zero,r16,33850
802107b4:	80210e94 	ori	zero,r16,33850
802107b8:	80210e94 	ori	zero,r16,33850
802107bc:	80210e94 	ori	zero,r16,33850
802107c0:	80210e94 	ori	zero,r16,33850
802107c4:	80210e94 	ori	zero,r16,33850
802107c8:	80210df8 	rdprs	zero,r16,-31689
802107cc:	80210e94 	ori	zero,r16,33850
802107d0:	80210e94 	ori	zero,r16,33850
802107d4:	80210e94 	ori	zero,r16,33850
802107d8:	80210e94 	ori	zero,r16,33850
802107dc:	80210e94 	ori	zero,r16,33850
802107e0:	80210e94 	ori	zero,r16,33850
802107e4:	80210e94 	ori	zero,r16,33850
802107e8:	80210e94 	ori	zero,r16,33850
802107ec:	80210e94 	ori	zero,r16,33850
802107f0:	80210e94 	ori	zero,r16,33850
802107f4:	80210f70 	cmpltui	zero,r16,33853
802107f8:	80210e94 	ori	zero,r16,33850
802107fc:	80210e94 	ori	zero,r16,33850
80210800:	80210e94 	ori	zero,r16,33850
80210804:	80210e94 	ori	zero,r16,33850
80210808:	80210e94 	ori	zero,r16,33850
8021080c:	80210f08 	cmpgei	zero,r16,-31684
80210810:	80210e94 	ori	zero,r16,33850
80210814:	80210e94 	ori	zero,r16,33850
80210818:	80210c3c 	xorhi	zero,r16,33840
8021081c:	80210e94 	ori	zero,r16,33850
80210820:	80210e94 	ori	zero,r16,33850
80210824:	80210e94 	ori	zero,r16,33850
80210828:	80210e94 	ori	zero,r16,33850
8021082c:	80210e94 	ori	zero,r16,33850
80210830:	80210e94 	ori	zero,r16,33850
80210834:	80210e94 	ori	zero,r16,33850
80210838:	80210e94 	ori	zero,r16,33850
8021083c:	80210e94 	ori	zero,r16,33850
80210840:	80210e94 	ori	zero,r16,33850
80210844:	80210b2c 	andhi	zero,r16,33836
80210848:	80210cd8 	cmpnei	zero,r16,-31693
8021084c:	80210e94 	ori	zero,r16,33850
80210850:	80210e94 	ori	zero,r16,33850
80210854:	80210e94 	ori	zero,r16,33850
80210858:	80210ccc 	andi	zero,r16,33843
8021085c:	80210cd8 	cmpnei	zero,r16,-31693
80210860:	80210e94 	ori	zero,r16,33850
80210864:	80210e94 	ori	zero,r16,33850
80210868:	80210cbc 	xorhi	zero,r16,33842
8021086c:	80210e94 	ori	zero,r16,33850
80210870:	80210c80 	call	880210c8 <__reset+0x20010c8>
80210874:	80210a88 	cmpgei	zero,r16,-31702
80210878:	802108d4 	ori	zero,r16,33827
8021087c:	80210dec 	andhi	zero,r16,33847
80210880:	80210e94 	ori	zero,r16,33850
80210884:	80210da0 	cmpeqi	zero,r16,-31690
80210888:	80210e94 	ori	zero,r16,33850
8021088c:	802109f8 	rdprs	zero,r16,-31705
80210890:	80210e94 	ori	zero,r16,33850
80210894:	80210e94 	ori	zero,r16,33850
80210898:	80210954 	ori	zero,r16,33829
8021089c:	dac02317 	ldw	r11,140(sp)
802108a0:	5ac00017 	ldw	r11,0(r11)
802108a4:	dac02415 	stw	r11,144(sp)
802108a8:	dac02317 	ldw	r11,140(sp)
802108ac:	58800104 	addi	r2,r11,4
802108b0:	dac02417 	ldw	r11,144(sp)
802108b4:	5802e90e 	bge	r11,zero,8021145c <___svfiprintf_internal_r+0xe84>
802108b8:	dac02417 	ldw	r11,144(sp)
802108bc:	d8802315 	stw	r2,140(sp)
802108c0:	02d7c83a 	sub	r11,zero,r11
802108c4:	dac02415 	stw	r11,144(sp)
802108c8:	94800114 	ori	r18,r18,4
802108cc:	98c00007 	ldb	r3,0(r19)
802108d0:	003f9006 	br	80210714 <__reset+0xfa1f0714>
802108d4:	00800c04 	movi	r2,48
802108d8:	dac02317 	ldw	r11,140(sp)
802108dc:	d8801d05 	stb	r2,116(sp)
802108e0:	00801e04 	movi	r2,120
802108e4:	d8801d45 	stb	r2,117(sp)
802108e8:	d8001d85 	stb	zero,118(sp)
802108ec:	58c00104 	addi	r3,r11,4
802108f0:	5f000017 	ldw	fp,0(r11)
802108f4:	0013883a 	mov	r9,zero
802108f8:	90800094 	ori	r2,r18,2
802108fc:	80032b16 	blt	r16,zero,802115ac <___svfiprintf_internal_r+0xfd4>
80210900:	00bfdfc4 	movi	r2,-129
80210904:	90a4703a 	and	r18,r18,r2
80210908:	d8c02315 	stw	r3,140(sp)
8021090c:	94800094 	ori	r18,r18,2
80210910:	e002dc26 	beq	fp,zero,80211484 <___svfiprintf_internal_r+0xeac>
80210914:	012008b4 	movhi	r4,32802
80210918:	21364404 	addi	r4,r4,-9968
8021091c:	0015883a 	mov	r10,zero
80210920:	d9002915 	stw	r4,164(sp)
80210924:	00002306 	br	802109b4 <___svfiprintf_internal_r+0x3dc>
80210928:	94800054 	ori	r18,r18,1
8021092c:	98c00007 	ldb	r3,0(r19)
80210930:	003f7806 	br	80210714 <__reset+0xfa1f0714>
80210934:	38803fcc 	andi	r2,r7,255
80210938:	1080201c 	xori	r2,r2,128
8021093c:	10bfe004 	addi	r2,r2,-128
80210940:	1002f31e 	bne	r2,zero,80211510 <___svfiprintf_internal_r+0xf38>
80210944:	01000044 	movi	r4,1
80210948:	01c00804 	movi	r7,32
8021094c:	98c00007 	ldb	r3,0(r19)
80210950:	003f7006 	br	80210714 <__reset+0xfa1f0714>
80210954:	21003fcc 	andi	r4,r4,255
80210958:	2003aa1e 	bne	r4,zero,80211804 <___svfiprintf_internal_r+0x122c>
8021095c:	00a008b4 	movhi	r2,32802
80210960:	10b64404 	addi	r2,r2,-9968
80210964:	d8802915 	stw	r2,164(sp)
80210968:	9080080c 	andi	r2,r18,32
8021096c:	1000ba26 	beq	r2,zero,80210c58 <___svfiprintf_internal_r+0x680>
80210970:	dac02317 	ldw	r11,140(sp)
80210974:	5f000017 	ldw	fp,0(r11)
80210978:	5a400117 	ldw	r9,4(r11)
8021097c:	5ac00204 	addi	r11,r11,8
80210980:	dac02315 	stw	r11,140(sp)
80210984:	9080004c 	andi	r2,r18,1
80210988:	10029026 	beq	r2,zero,802113cc <___svfiprintf_internal_r+0xdf4>
8021098c:	e244b03a 	or	r2,fp,r9
80210990:	1002d41e 	bne	r2,zero,802114e4 <___svfiprintf_internal_r+0xf0c>
80210994:	d8001d85 	stb	zero,118(sp)
80210998:	80030b16 	blt	r16,zero,802115c8 <___svfiprintf_internal_r+0xff0>
8021099c:	00bfdfc4 	movi	r2,-129
802109a0:	90a4703a 	and	r18,r18,r2
802109a4:	0015883a 	mov	r10,zero
802109a8:	80002426 	beq	r16,zero,80210a3c <___svfiprintf_internal_r+0x464>
802109ac:	0039883a 	mov	fp,zero
802109b0:	0013883a 	mov	r9,zero
802109b4:	d9002917 	ldw	r4,164(sp)
802109b8:	dc401a04 	addi	r17,sp,104
802109bc:	e08003cc 	andi	r2,fp,15
802109c0:	4806973a 	slli	r3,r9,28
802109c4:	2085883a 	add	r2,r4,r2
802109c8:	e038d13a 	srli	fp,fp,4
802109cc:	10800003 	ldbu	r2,0(r2)
802109d0:	4812d13a 	srli	r9,r9,4
802109d4:	8c7fffc4 	addi	r17,r17,-1
802109d8:	1f38b03a 	or	fp,r3,fp
802109dc:	88800005 	stb	r2,0(r17)
802109e0:	e244b03a 	or	r2,fp,r9
802109e4:	103ff51e 	bne	r2,zero,802109bc <__reset+0xfa1f09bc>
802109e8:	dac01e17 	ldw	r11,120(sp)
802109ec:	5c57c83a 	sub	r11,r11,r17
802109f0:	dac02115 	stw	r11,132(sp)
802109f4:	00001406 	br	80210a48 <___svfiprintf_internal_r+0x470>
802109f8:	21003fcc 	andi	r4,r4,255
802109fc:	2003741e 	bne	r4,zero,802117d0 <___svfiprintf_internal_r+0x11f8>
80210a00:	9080080c 	andi	r2,r18,32
80210a04:	10014526 	beq	r2,zero,80210f1c <___svfiprintf_internal_r+0x944>
80210a08:	dac02317 	ldw	r11,140(sp)
80210a0c:	d8001d85 	stb	zero,118(sp)
80210a10:	58c00204 	addi	r3,r11,8
80210a14:	5f000017 	ldw	fp,0(r11)
80210a18:	5a400117 	ldw	r9,4(r11)
80210a1c:	8002d916 	blt	r16,zero,80211584 <___svfiprintf_internal_r+0xfac>
80210a20:	013fdfc4 	movi	r4,-129
80210a24:	e244b03a 	or	r2,fp,r9
80210a28:	d8c02315 	stw	r3,140(sp)
80210a2c:	9124703a 	and	r18,r18,r4
80210a30:	0015883a 	mov	r10,zero
80210a34:	1000b91e 	bne	r2,zero,80210d1c <___svfiprintf_internal_r+0x744>
80210a38:	8002e61e 	bne	r16,zero,802115d4 <___svfiprintf_internal_r+0xffc>
80210a3c:	0021883a 	mov	r16,zero
80210a40:	d8002115 	stw	zero,132(sp)
80210a44:	dc401a04 	addi	r17,sp,104
80210a48:	d8c02117 	ldw	r3,132(sp)
80210a4c:	dc002015 	stw	r16,128(sp)
80210a50:	80c0010e 	bge	r16,r3,80210a58 <___svfiprintf_internal_r+0x480>
80210a54:	d8c02015 	stw	r3,128(sp)
80210a58:	52803fcc 	andi	r10,r10,255
80210a5c:	5280201c 	xori	r10,r10,128
80210a60:	52bfe004 	addi	r10,r10,-128
80210a64:	50003c26 	beq	r10,zero,80210b58 <___svfiprintf_internal_r+0x580>
80210a68:	dac02017 	ldw	r11,128(sp)
80210a6c:	5ac00044 	addi	r11,r11,1
80210a70:	dac02015 	stw	r11,128(sp)
80210a74:	00003806 	br	80210b58 <___svfiprintf_internal_r+0x580>
80210a78:	01000044 	movi	r4,1
80210a7c:	01c00ac4 	movi	r7,43
80210a80:	98c00007 	ldb	r3,0(r19)
80210a84:	003f2306 	br	80210714 <__reset+0xfa1f0714>
80210a88:	21003fcc 	andi	r4,r4,255
80210a8c:	2003481e 	bne	r4,zero,802117b0 <___svfiprintf_internal_r+0x11d8>
80210a90:	9080080c 	andi	r2,r18,32
80210a94:	10013b26 	beq	r2,zero,80210f84 <___svfiprintf_internal_r+0x9ac>
80210a98:	dac02317 	ldw	r11,140(sp)
80210a9c:	d8001d85 	stb	zero,118(sp)
80210aa0:	58800204 	addi	r2,r11,8
80210aa4:	5f000017 	ldw	fp,0(r11)
80210aa8:	5a400117 	ldw	r9,4(r11)
80210aac:	8002a816 	blt	r16,zero,80211550 <___svfiprintf_internal_r+0xf78>
80210ab0:	013fdfc4 	movi	r4,-129
80210ab4:	e246b03a 	or	r3,fp,r9
80210ab8:	d8802315 	stw	r2,140(sp)
80210abc:	9124703a 	and	r18,r18,r4
80210ac0:	18013c26 	beq	r3,zero,80210fb4 <___svfiprintf_internal_r+0x9dc>
80210ac4:	0015883a 	mov	r10,zero
80210ac8:	dc401a04 	addi	r17,sp,104
80210acc:	e006d0fa 	srli	r3,fp,3
80210ad0:	4808977a 	slli	r4,r9,29
80210ad4:	4812d0fa 	srli	r9,r9,3
80210ad8:	e70001cc 	andi	fp,fp,7
80210adc:	e0800c04 	addi	r2,fp,48
80210ae0:	8c7fffc4 	addi	r17,r17,-1
80210ae4:	20f8b03a 	or	fp,r4,r3
80210ae8:	88800005 	stb	r2,0(r17)
80210aec:	e246b03a 	or	r3,fp,r9
80210af0:	183ff61e 	bne	r3,zero,80210acc <__reset+0xfa1f0acc>
80210af4:	90c0004c 	andi	r3,r18,1
80210af8:	1800a526 	beq	r3,zero,80210d90 <___svfiprintf_internal_r+0x7b8>
80210afc:	10803fcc 	andi	r2,r2,255
80210b00:	1080201c 	xori	r2,r2,128
80210b04:	10bfe004 	addi	r2,r2,-128
80210b08:	00c00c04 	movi	r3,48
80210b0c:	10ffb626 	beq	r2,r3,802109e8 <__reset+0xfa1f09e8>
80210b10:	88ffffc5 	stb	r3,-1(r17)
80210b14:	d8c01e17 	ldw	r3,120(sp)
80210b18:	88bfffc4 	addi	r2,r17,-1
80210b1c:	1023883a 	mov	r17,r2
80210b20:	1887c83a 	sub	r3,r3,r2
80210b24:	d8c02115 	stw	r3,132(sp)
80210b28:	003fc706 	br	80210a48 <__reset+0xfa1f0a48>
80210b2c:	dac02317 	ldw	r11,140(sp)
80210b30:	00c00044 	movi	r3,1
80210b34:	d8c02015 	stw	r3,128(sp)
80210b38:	58800017 	ldw	r2,0(r11)
80210b3c:	5ac00104 	addi	r11,r11,4
80210b40:	d8001d85 	stb	zero,118(sp)
80210b44:	d8801005 	stb	r2,64(sp)
80210b48:	dac02315 	stw	r11,140(sp)
80210b4c:	d8c02115 	stw	r3,132(sp)
80210b50:	dc401004 	addi	r17,sp,64
80210b54:	0021883a 	mov	r16,zero
80210b58:	90c0008c 	andi	r3,r18,2
80210b5c:	d8c02215 	stw	r3,136(sp)
80210b60:	18000326 	beq	r3,zero,80210b70 <___svfiprintf_internal_r+0x598>
80210b64:	dac02017 	ldw	r11,128(sp)
80210b68:	5ac00084 	addi	r11,r11,2
80210b6c:	dac02015 	stw	r11,128(sp)
80210b70:	90c0210c 	andi	r3,r18,132
80210b74:	d8c02615 	stw	r3,152(sp)
80210b78:	1801131e 	bne	r3,zero,80210fc8 <___svfiprintf_internal_r+0x9f0>
80210b7c:	dac02417 	ldw	r11,144(sp)
80210b80:	d8c02017 	ldw	r3,128(sp)
80210b84:	58f9c83a 	sub	fp,r11,r3
80210b88:	07010f0e 	bge	zero,fp,80210fc8 <___svfiprintf_internal_r+0x9f0>
80210b8c:	02400404 	movi	r9,16
80210b90:	d8c01c17 	ldw	r3,112(sp)
80210b94:	d8801b17 	ldw	r2,108(sp)
80210b98:	4f02d60e 	bge	r9,fp,802116f4 <___svfiprintf_internal_r+0x111c>
80210b9c:	016008b4 	movhi	r5,32802
80210ba0:	2976b004 	addi	r5,r5,-9536
80210ba4:	d9402815 	stw	r5,160(sp)
80210ba8:	028001c4 	movi	r10,7
80210bac:	00000306 	br	80210bbc <___svfiprintf_internal_r+0x5e4>
80210bb0:	e73ffc04 	addi	fp,fp,-16
80210bb4:	42000204 	addi	r8,r8,8
80210bb8:	4f00150e 	bge	r9,fp,80210c10 <___svfiprintf_internal_r+0x638>
80210bbc:	18c00404 	addi	r3,r3,16
80210bc0:	10800044 	addi	r2,r2,1
80210bc4:	45800015 	stw	r22,0(r8)
80210bc8:	42400115 	stw	r9,4(r8)
80210bcc:	d8c01c15 	stw	r3,112(sp)
80210bd0:	d8801b15 	stw	r2,108(sp)
80210bd4:	50bff60e 	bge	r10,r2,80210bb0 <__reset+0xfa1f0bb0>
80210bd8:	d9801a04 	addi	r6,sp,104
80210bdc:	b80b883a 	mov	r5,r23
80210be0:	a809883a 	mov	r4,r21
80210be4:	da402c15 	stw	r9,176(sp)
80210be8:	da802d15 	stw	r10,180(sp)
80210bec:	02104080 	call	80210408 <__ssprint_r>
80210bf0:	da402c17 	ldw	r9,176(sp)
80210bf4:	da802d17 	ldw	r10,180(sp)
80210bf8:	1001851e 	bne	r2,zero,80211210 <___svfiprintf_internal_r+0xc38>
80210bfc:	e73ffc04 	addi	fp,fp,-16
80210c00:	d8c01c17 	ldw	r3,112(sp)
80210c04:	d8801b17 	ldw	r2,108(sp)
80210c08:	d811883a 	mov	r8,sp
80210c0c:	4f3feb16 	blt	r9,fp,80210bbc <__reset+0xfa1f0bbc>
80210c10:	dac02817 	ldw	r11,160(sp)
80210c14:	e0c7883a 	add	r3,fp,r3
80210c18:	10800044 	addi	r2,r2,1
80210c1c:	42c00015 	stw	r11,0(r8)
80210c20:	47000115 	stw	fp,4(r8)
80210c24:	d8c01c15 	stw	r3,112(sp)
80210c28:	d8801b15 	stw	r2,108(sp)
80210c2c:	010001c4 	movi	r4,7
80210c30:	2081ee16 	blt	r4,r2,802113ec <___svfiprintf_internal_r+0xe14>
80210c34:	42000204 	addi	r8,r8,8
80210c38:	0000e506 	br	80210fd0 <___svfiprintf_internal_r+0x9f8>
80210c3c:	21003fcc 	andi	r4,r4,255
80210c40:	2002dd1e 	bne	r4,zero,802117b8 <___svfiprintf_internal_r+0x11e0>
80210c44:	00a008b4 	movhi	r2,32802
80210c48:	10b63f04 	addi	r2,r2,-9988
80210c4c:	d8802915 	stw	r2,164(sp)
80210c50:	9080080c 	andi	r2,r18,32
80210c54:	103f461e 	bne	r2,zero,80210970 <__reset+0xfa1f0970>
80210c58:	9080040c 	andi	r2,r18,16
80210c5c:	10022e1e 	bne	r2,zero,80211518 <___svfiprintf_internal_r+0xf40>
80210c60:	9080100c 	andi	r2,r18,64
80210c64:	dac02317 	ldw	r11,140(sp)
80210c68:	10027326 	beq	r2,zero,80211638 <___svfiprintf_internal_r+0x1060>
80210c6c:	5f00000b 	ldhu	fp,0(r11)
80210c70:	5ac00104 	addi	r11,r11,4
80210c74:	0013883a 	mov	r9,zero
80210c78:	dac02315 	stw	r11,140(sp)
80210c7c:	003f4106 	br	80210984 <__reset+0xfa1f0984>
80210c80:	21003fcc 	andi	r4,r4,255
80210c84:	2002e11e 	bne	r4,zero,8021180c <___svfiprintf_internal_r+0x1234>
80210c88:	9080080c 	andi	r2,r18,32
80210c8c:	1002011e 	bne	r2,zero,80211494 <___svfiprintf_internal_r+0xebc>
80210c90:	9080040c 	andi	r2,r18,16
80210c94:	10023e1e 	bne	r2,zero,80211590 <___svfiprintf_internal_r+0xfb8>
80210c98:	9480100c 	andi	r18,r18,64
80210c9c:	90023c26 	beq	r18,zero,80211590 <___svfiprintf_internal_r+0xfb8>
80210ca0:	dac02317 	ldw	r11,140(sp)
80210ca4:	58800017 	ldw	r2,0(r11)
80210ca8:	5ac00104 	addi	r11,r11,4
80210cac:	dac02315 	stw	r11,140(sp)
80210cb0:	dac02517 	ldw	r11,148(sp)
80210cb4:	12c0000d 	sth	r11,0(r2)
80210cb8:	003e6e06 	br	80210674 <__reset+0xfa1f0674>
80210cbc:	98c00007 	ldb	r3,0(r19)
80210cc0:	1a422926 	beq	r3,r9,80211568 <___svfiprintf_internal_r+0xf90>
80210cc4:	94800414 	ori	r18,r18,16
80210cc8:	003e9206 	br	80210714 <__reset+0xfa1f0714>
80210ccc:	94801014 	ori	r18,r18,64
80210cd0:	98c00007 	ldb	r3,0(r19)
80210cd4:	003e8f06 	br	80210714 <__reset+0xfa1f0714>
80210cd8:	21003fcc 	andi	r4,r4,255
80210cdc:	2002c71e 	bne	r4,zero,802117fc <___svfiprintf_internal_r+0x1224>
80210ce0:	9080080c 	andi	r2,r18,32
80210ce4:	10004926 	beq	r2,zero,80210e0c <___svfiprintf_internal_r+0x834>
80210ce8:	dac02317 	ldw	r11,140(sp)
80210cec:	58800117 	ldw	r2,4(r11)
80210cf0:	5f000017 	ldw	fp,0(r11)
80210cf4:	5ac00204 	addi	r11,r11,8
80210cf8:	dac02315 	stw	r11,140(sp)
80210cfc:	1013883a 	mov	r9,r2
80210d00:	10004b16 	blt	r2,zero,80210e30 <___svfiprintf_internal_r+0x858>
80210d04:	da801d83 	ldbu	r10,118(sp)
80210d08:	8001cb16 	blt	r16,zero,80211438 <___svfiprintf_internal_r+0xe60>
80210d0c:	00ffdfc4 	movi	r3,-129
80210d10:	e244b03a 	or	r2,fp,r9
80210d14:	90e4703a 	and	r18,r18,r3
80210d18:	103f4726 	beq	r2,zero,80210a38 <__reset+0xfa1f0a38>
80210d1c:	48008c26 	beq	r9,zero,80210f50 <___svfiprintf_internal_r+0x978>
80210d20:	dc802015 	stw	r18,128(sp)
80210d24:	dc002115 	stw	r16,132(sp)
80210d28:	dc401a04 	addi	r17,sp,104
80210d2c:	e021883a 	mov	r16,fp
80210d30:	da002215 	stw	r8,136(sp)
80210d34:	5039883a 	mov	fp,r10
80210d38:	4825883a 	mov	r18,r9
80210d3c:	8009883a 	mov	r4,r16
80210d40:	900b883a 	mov	r5,r18
80210d44:	01800284 	movi	r6,10
80210d48:	000f883a 	mov	r7,zero
80210d4c:	0213d080 	call	80213d08 <__umoddi3>
80210d50:	10800c04 	addi	r2,r2,48
80210d54:	8c7fffc4 	addi	r17,r17,-1
80210d58:	8009883a 	mov	r4,r16
80210d5c:	900b883a 	mov	r5,r18
80210d60:	88800005 	stb	r2,0(r17)
80210d64:	01800284 	movi	r6,10
80210d68:	000f883a 	mov	r7,zero
80210d6c:	02137900 	call	80213790 <__udivdi3>
80210d70:	1021883a 	mov	r16,r2
80210d74:	10c4b03a 	or	r2,r2,r3
80210d78:	1825883a 	mov	r18,r3
80210d7c:	103fef1e 	bne	r2,zero,80210d3c <__reset+0xfa1f0d3c>
80210d80:	dc802017 	ldw	r18,128(sp)
80210d84:	dc002117 	ldw	r16,132(sp)
80210d88:	da002217 	ldw	r8,136(sp)
80210d8c:	e015883a 	mov	r10,fp
80210d90:	d8c01e17 	ldw	r3,120(sp)
80210d94:	1c47c83a 	sub	r3,r3,r17
80210d98:	d8c02115 	stw	r3,132(sp)
80210d9c:	003f2a06 	br	80210a48 <__reset+0xfa1f0a48>
80210da0:	dac02317 	ldw	r11,140(sp)
80210da4:	d8001d85 	stb	zero,118(sp)
80210da8:	5c400017 	ldw	r17,0(r11)
80210dac:	5f000104 	addi	fp,r11,4
80210db0:	88022f26 	beq	r17,zero,80211670 <___svfiprintf_internal_r+0x1098>
80210db4:	80022516 	blt	r16,zero,8021164c <___svfiprintf_internal_r+0x1074>
80210db8:	800d883a 	mov	r6,r16
80210dbc:	000b883a 	mov	r5,zero
80210dc0:	8809883a 	mov	r4,r17
80210dc4:	da002c15 	stw	r8,176(sp)
80210dc8:	020e8600 	call	8020e860 <memchr>
80210dcc:	da002c17 	ldw	r8,176(sp)
80210dd0:	10026426 	beq	r2,zero,80211764 <___svfiprintf_internal_r+0x118c>
80210dd4:	1445c83a 	sub	r2,r2,r17
80210dd8:	d8802115 	stw	r2,132(sp)
80210ddc:	da801d83 	ldbu	r10,118(sp)
80210de0:	df002315 	stw	fp,140(sp)
80210de4:	0021883a 	mov	r16,zero
80210de8:	003f1706 	br	80210a48 <__reset+0xfa1f0a48>
80210dec:	94800814 	ori	r18,r18,32
80210df0:	98c00007 	ldb	r3,0(r19)
80210df4:	003e4706 	br	80210714 <__reset+0xfa1f0714>
80210df8:	21003fcc 	andi	r4,r4,255
80210dfc:	2002701e 	bne	r4,zero,802117c0 <___svfiprintf_internal_r+0x11e8>
80210e00:	94800414 	ori	r18,r18,16
80210e04:	9080080c 	andi	r2,r18,32
80210e08:	103fb71e 	bne	r2,zero,80210ce8 <__reset+0xfa1f0ce8>
80210e0c:	9080040c 	andi	r2,r18,16
80210e10:	1001ab26 	beq	r2,zero,802114c0 <___svfiprintf_internal_r+0xee8>
80210e14:	dac02317 	ldw	r11,140(sp)
80210e18:	5f000017 	ldw	fp,0(r11)
80210e1c:	5ac00104 	addi	r11,r11,4
80210e20:	dac02315 	stw	r11,140(sp)
80210e24:	e013d7fa 	srai	r9,fp,31
80210e28:	4805883a 	mov	r2,r9
80210e2c:	103fb50e 	bge	r2,zero,80210d04 <__reset+0xfa1f0d04>
80210e30:	0739c83a 	sub	fp,zero,fp
80210e34:	02800b44 	movi	r10,45
80210e38:	e004c03a 	cmpne	r2,fp,zero
80210e3c:	0253c83a 	sub	r9,zero,r9
80210e40:	da801d85 	stb	r10,118(sp)
80210e44:	4893c83a 	sub	r9,r9,r2
80210e48:	80023016 	blt	r16,zero,8021170c <___svfiprintf_internal_r+0x1134>
80210e4c:	00bfdfc4 	movi	r2,-129
80210e50:	90a4703a 	and	r18,r18,r2
80210e54:	483fb21e 	bne	r9,zero,80210d20 <__reset+0xfa1f0d20>
80210e58:	00003d06 	br	80210f50 <___svfiprintf_internal_r+0x978>
80210e5c:	9817883a 	mov	r11,r19
80210e60:	d8002415 	stw	zero,144(sp)
80210e64:	18bff404 	addi	r2,r3,-48
80210e68:	0019883a 	mov	r12,zero
80210e6c:	58c00007 	ldb	r3,0(r11)
80210e70:	630002a4 	muli	r12,r12,10
80210e74:	9cc00044 	addi	r19,r19,1
80210e78:	9817883a 	mov	r11,r19
80210e7c:	1319883a 	add	r12,r2,r12
80210e80:	18bff404 	addi	r2,r3,-48
80210e84:	30bff92e 	bgeu	r6,r2,80210e6c <__reset+0xfa1f0e6c>
80210e88:	db002415 	stw	r12,144(sp)
80210e8c:	18bff804 	addi	r2,r3,-32
80210e90:	28be232e 	bgeu	r5,r2,80210720 <__reset+0xfa1f0720>
80210e94:	21003fcc 	andi	r4,r4,255
80210e98:	20024b1e 	bne	r4,zero,802117c8 <___svfiprintf_internal_r+0x11f0>
80210e9c:	1800d626 	beq	r3,zero,802111f8 <___svfiprintf_internal_r+0xc20>
80210ea0:	02c00044 	movi	r11,1
80210ea4:	dac02015 	stw	r11,128(sp)
80210ea8:	d8c01005 	stb	r3,64(sp)
80210eac:	d8001d85 	stb	zero,118(sp)
80210eb0:	dac02115 	stw	r11,132(sp)
80210eb4:	dc401004 	addi	r17,sp,64
80210eb8:	003f2606 	br	80210b54 <__reset+0xfa1f0b54>
80210ebc:	94802014 	ori	r18,r18,128
80210ec0:	98c00007 	ldb	r3,0(r19)
80210ec4:	003e1306 	br	80210714 <__reset+0xfa1f0714>
80210ec8:	98c00007 	ldb	r3,0(r19)
80210ecc:	9ac00044 	addi	r11,r19,1
80210ed0:	1a822b26 	beq	r3,r10,80211780 <___svfiprintf_internal_r+0x11a8>
80210ed4:	18bff404 	addi	r2,r3,-48
80210ed8:	0021883a 	mov	r16,zero
80210edc:	30821e36 	bltu	r6,r2,80211758 <___svfiprintf_internal_r+0x1180>
80210ee0:	58c00007 	ldb	r3,0(r11)
80210ee4:	840002a4 	muli	r16,r16,10
80210ee8:	5cc00044 	addi	r19,r11,1
80210eec:	9817883a 	mov	r11,r19
80210ef0:	80a1883a 	add	r16,r16,r2
80210ef4:	18bff404 	addi	r2,r3,-48
80210ef8:	30bff92e 	bgeu	r6,r2,80210ee0 <__reset+0xfa1f0ee0>
80210efc:	803e060e 	bge	r16,zero,80210718 <__reset+0xfa1f0718>
80210f00:	043fffc4 	movi	r16,-1
80210f04:	003e0406 	br	80210718 <__reset+0xfa1f0718>
80210f08:	21003fcc 	andi	r4,r4,255
80210f0c:	2002371e 	bne	r4,zero,802117ec <___svfiprintf_internal_r+0x1214>
80210f10:	94800414 	ori	r18,r18,16
80210f14:	9080080c 	andi	r2,r18,32
80210f18:	103ebb1e 	bne	r2,zero,80210a08 <__reset+0xfa1f0a08>
80210f1c:	9080040c 	andi	r2,r18,16
80210f20:	10013b26 	beq	r2,zero,80211410 <___svfiprintf_internal_r+0xe38>
80210f24:	dac02317 	ldw	r11,140(sp)
80210f28:	d8001d85 	stb	zero,118(sp)
80210f2c:	0013883a 	mov	r9,zero
80210f30:	58800104 	addi	r2,r11,4
80210f34:	5f000017 	ldw	fp,0(r11)
80210f38:	80013d16 	blt	r16,zero,80211430 <___svfiprintf_internal_r+0xe58>
80210f3c:	00ffdfc4 	movi	r3,-129
80210f40:	d8802315 	stw	r2,140(sp)
80210f44:	90e4703a 	and	r18,r18,r3
80210f48:	0015883a 	mov	r10,zero
80210f4c:	e03eba26 	beq	fp,zero,80210a38 <__reset+0xfa1f0a38>
80210f50:	00800244 	movi	r2,9
80210f54:	173f7236 	bltu	r2,fp,80210d20 <__reset+0xfa1f0d20>
80210f58:	dac02b17 	ldw	r11,172(sp)
80210f5c:	e7000c04 	addi	fp,fp,48
80210f60:	df0019c5 	stb	fp,103(sp)
80210f64:	dac02115 	stw	r11,132(sp)
80210f68:	dc4019c4 	addi	r17,sp,103
80210f6c:	003eb606 	br	80210a48 <__reset+0xfa1f0a48>
80210f70:	21003fcc 	andi	r4,r4,255
80210f74:	20021f1e 	bne	r4,zero,802117f4 <___svfiprintf_internal_r+0x121c>
80210f78:	94800414 	ori	r18,r18,16
80210f7c:	9080080c 	andi	r2,r18,32
80210f80:	103ec51e 	bne	r2,zero,80210a98 <__reset+0xfa1f0a98>
80210f84:	9080040c 	andi	r2,r18,16
80210f88:	10016926 	beq	r2,zero,80211530 <___svfiprintf_internal_r+0xf58>
80210f8c:	dac02317 	ldw	r11,140(sp)
80210f90:	d8001d85 	stb	zero,118(sp)
80210f94:	0013883a 	mov	r9,zero
80210f98:	58800104 	addi	r2,r11,4
80210f9c:	5f000017 	ldw	fp,0(r11)
80210fa0:	80016b16 	blt	r16,zero,80211550 <___svfiprintf_internal_r+0xf78>
80210fa4:	00ffdfc4 	movi	r3,-129
80210fa8:	d8802315 	stw	r2,140(sp)
80210fac:	90e4703a 	and	r18,r18,r3
80210fb0:	e03ec41e 	bne	fp,zero,80210ac4 <__reset+0xfa1f0ac4>
80210fb4:	0015883a 	mov	r10,zero
80210fb8:	8001c226 	beq	r16,zero,802116c4 <___svfiprintf_internal_r+0x10ec>
80210fbc:	0039883a 	mov	fp,zero
80210fc0:	0013883a 	mov	r9,zero
80210fc4:	003ec006 	br	80210ac8 <__reset+0xfa1f0ac8>
80210fc8:	d8c01c17 	ldw	r3,112(sp)
80210fcc:	d8801b17 	ldw	r2,108(sp)
80210fd0:	d9001d87 	ldb	r4,118(sp)
80210fd4:	20000b26 	beq	r4,zero,80211004 <___svfiprintf_internal_r+0xa2c>
80210fd8:	d9001d84 	addi	r4,sp,118
80210fdc:	18c00044 	addi	r3,r3,1
80210fe0:	10800044 	addi	r2,r2,1
80210fe4:	41000015 	stw	r4,0(r8)
80210fe8:	01000044 	movi	r4,1
80210fec:	41000115 	stw	r4,4(r8)
80210ff0:	d8c01c15 	stw	r3,112(sp)
80210ff4:	d8801b15 	stw	r2,108(sp)
80210ff8:	010001c4 	movi	r4,7
80210ffc:	2080e116 	blt	r4,r2,80211384 <___svfiprintf_internal_r+0xdac>
80211000:	42000204 	addi	r8,r8,8
80211004:	dac02217 	ldw	r11,136(sp)
80211008:	58000b26 	beq	r11,zero,80211038 <___svfiprintf_internal_r+0xa60>
8021100c:	d9001d04 	addi	r4,sp,116
80211010:	18c00084 	addi	r3,r3,2
80211014:	10800044 	addi	r2,r2,1
80211018:	41000015 	stw	r4,0(r8)
8021101c:	01000084 	movi	r4,2
80211020:	41000115 	stw	r4,4(r8)
80211024:	d8c01c15 	stw	r3,112(sp)
80211028:	d8801b15 	stw	r2,108(sp)
8021102c:	010001c4 	movi	r4,7
80211030:	2080dd16 	blt	r4,r2,802113a8 <___svfiprintf_internal_r+0xdd0>
80211034:	42000204 	addi	r8,r8,8
80211038:	dac02617 	ldw	r11,152(sp)
8021103c:	01002004 	movi	r4,128
80211040:	59008426 	beq	r11,r4,80211254 <___svfiprintf_internal_r+0xc7c>
80211044:	dac02117 	ldw	r11,132(sp)
80211048:	82e1c83a 	sub	r16,r16,r11
8021104c:	0400270e 	bge	zero,r16,802110ec <___svfiprintf_internal_r+0xb14>
80211050:	01c00404 	movi	r7,16
80211054:	3c016a0e 	bge	r7,r16,80211600 <___svfiprintf_internal_r+0x1028>
80211058:	016008b4 	movhi	r5,32802
8021105c:	2976ac04 	addi	r5,r5,-9552
80211060:	d9402215 	stw	r5,136(sp)
80211064:	070001c4 	movi	fp,7
80211068:	00000306 	br	80211078 <___svfiprintf_internal_r+0xaa0>
8021106c:	843ffc04 	addi	r16,r16,-16
80211070:	42000204 	addi	r8,r8,8
80211074:	3c00130e 	bge	r7,r16,802110c4 <___svfiprintf_internal_r+0xaec>
80211078:	18c00404 	addi	r3,r3,16
8021107c:	10800044 	addi	r2,r2,1
80211080:	45000015 	stw	r20,0(r8)
80211084:	41c00115 	stw	r7,4(r8)
80211088:	d8c01c15 	stw	r3,112(sp)
8021108c:	d8801b15 	stw	r2,108(sp)
80211090:	e0bff60e 	bge	fp,r2,8021106c <__reset+0xfa1f106c>
80211094:	d9801a04 	addi	r6,sp,104
80211098:	b80b883a 	mov	r5,r23
8021109c:	a809883a 	mov	r4,r21
802110a0:	d9c02c15 	stw	r7,176(sp)
802110a4:	02104080 	call	80210408 <__ssprint_r>
802110a8:	d9c02c17 	ldw	r7,176(sp)
802110ac:	1000581e 	bne	r2,zero,80211210 <___svfiprintf_internal_r+0xc38>
802110b0:	843ffc04 	addi	r16,r16,-16
802110b4:	d8c01c17 	ldw	r3,112(sp)
802110b8:	d8801b17 	ldw	r2,108(sp)
802110bc:	d811883a 	mov	r8,sp
802110c0:	3c3fed16 	blt	r7,r16,80211078 <__reset+0xfa1f1078>
802110c4:	dac02217 	ldw	r11,136(sp)
802110c8:	1c07883a 	add	r3,r3,r16
802110cc:	10800044 	addi	r2,r2,1
802110d0:	42c00015 	stw	r11,0(r8)
802110d4:	44000115 	stw	r16,4(r8)
802110d8:	d8c01c15 	stw	r3,112(sp)
802110dc:	d8801b15 	stw	r2,108(sp)
802110e0:	010001c4 	movi	r4,7
802110e4:	20809e16 	blt	r4,r2,80211360 <___svfiprintf_internal_r+0xd88>
802110e8:	42000204 	addi	r8,r8,8
802110ec:	dac02117 	ldw	r11,132(sp)
802110f0:	10800044 	addi	r2,r2,1
802110f4:	44400015 	stw	r17,0(r8)
802110f8:	58c7883a 	add	r3,r11,r3
802110fc:	42c00115 	stw	r11,4(r8)
80211100:	d8c01c15 	stw	r3,112(sp)
80211104:	d8801b15 	stw	r2,108(sp)
80211108:	010001c4 	movi	r4,7
8021110c:	20807f16 	blt	r4,r2,8021130c <___svfiprintf_internal_r+0xd34>
80211110:	42000204 	addi	r8,r8,8
80211114:	9480010c 	andi	r18,r18,4
80211118:	90002926 	beq	r18,zero,802111c0 <___svfiprintf_internal_r+0xbe8>
8021111c:	dac02417 	ldw	r11,144(sp)
80211120:	d8802017 	ldw	r2,128(sp)
80211124:	58a1c83a 	sub	r16,r11,r2
80211128:	0400250e 	bge	zero,r16,802111c0 <___svfiprintf_internal_r+0xbe8>
8021112c:	04400404 	movi	r17,16
80211130:	d8801b17 	ldw	r2,108(sp)
80211134:	8c017c0e 	bge	r17,r16,80211728 <___svfiprintf_internal_r+0x1150>
80211138:	016008b4 	movhi	r5,32802
8021113c:	2976b004 	addi	r5,r5,-9536
80211140:	d9402815 	stw	r5,160(sp)
80211144:	048001c4 	movi	r18,7
80211148:	00000306 	br	80211158 <___svfiprintf_internal_r+0xb80>
8021114c:	843ffc04 	addi	r16,r16,-16
80211150:	42000204 	addi	r8,r8,8
80211154:	8c00110e 	bge	r17,r16,8021119c <___svfiprintf_internal_r+0xbc4>
80211158:	18c00404 	addi	r3,r3,16
8021115c:	10800044 	addi	r2,r2,1
80211160:	45800015 	stw	r22,0(r8)
80211164:	44400115 	stw	r17,4(r8)
80211168:	d8c01c15 	stw	r3,112(sp)
8021116c:	d8801b15 	stw	r2,108(sp)
80211170:	90bff60e 	bge	r18,r2,8021114c <__reset+0xfa1f114c>
80211174:	d9801a04 	addi	r6,sp,104
80211178:	b80b883a 	mov	r5,r23
8021117c:	a809883a 	mov	r4,r21
80211180:	02104080 	call	80210408 <__ssprint_r>
80211184:	1000221e 	bne	r2,zero,80211210 <___svfiprintf_internal_r+0xc38>
80211188:	843ffc04 	addi	r16,r16,-16
8021118c:	d8c01c17 	ldw	r3,112(sp)
80211190:	d8801b17 	ldw	r2,108(sp)
80211194:	d811883a 	mov	r8,sp
80211198:	8c3fef16 	blt	r17,r16,80211158 <__reset+0xfa1f1158>
8021119c:	dac02817 	ldw	r11,160(sp)
802111a0:	1c07883a 	add	r3,r3,r16
802111a4:	10800044 	addi	r2,r2,1
802111a8:	42c00015 	stw	r11,0(r8)
802111ac:	44000115 	stw	r16,4(r8)
802111b0:	d8c01c15 	stw	r3,112(sp)
802111b4:	d8801b15 	stw	r2,108(sp)
802111b8:	010001c4 	movi	r4,7
802111bc:	2080aa16 	blt	r4,r2,80211468 <___svfiprintf_internal_r+0xe90>
802111c0:	d8802417 	ldw	r2,144(sp)
802111c4:	dac02017 	ldw	r11,128(sp)
802111c8:	12c0010e 	bge	r2,r11,802111d0 <___svfiprintf_internal_r+0xbf8>
802111cc:	5805883a 	mov	r2,r11
802111d0:	dac02517 	ldw	r11,148(sp)
802111d4:	5897883a 	add	r11,r11,r2
802111d8:	dac02515 	stw	r11,148(sp)
802111dc:	1800531e 	bne	r3,zero,8021132c <___svfiprintf_internal_r+0xd54>
802111e0:	98800007 	ldb	r2,0(r19)
802111e4:	d8001b15 	stw	zero,108(sp)
802111e8:	d811883a 	mov	r8,sp
802111ec:	103d231e 	bne	r2,zero,8021067c <__reset+0xfa1f067c>
802111f0:	9823883a 	mov	r17,r19
802111f4:	003d3906 	br	802106dc <__reset+0xfa1f06dc>
802111f8:	d8801c17 	ldw	r2,112(sp)
802111fc:	10000426 	beq	r2,zero,80211210 <___svfiprintf_internal_r+0xc38>
80211200:	d9402717 	ldw	r5,156(sp)
80211204:	d9002a17 	ldw	r4,168(sp)
80211208:	d9801a04 	addi	r6,sp,104
8021120c:	02104080 	call	80210408 <__ssprint_r>
80211210:	dac02717 	ldw	r11,156(sp)
80211214:	d8802517 	ldw	r2,148(sp)
80211218:	58c0030b 	ldhu	r3,12(r11)
8021121c:	18c0100c 	andi	r3,r3,64
80211220:	1801381e 	bne	r3,zero,80211704 <___svfiprintf_internal_r+0x112c>
80211224:	dfc03717 	ldw	ra,220(sp)
80211228:	df003617 	ldw	fp,216(sp)
8021122c:	ddc03517 	ldw	r23,212(sp)
80211230:	dd803417 	ldw	r22,208(sp)
80211234:	dd403317 	ldw	r21,204(sp)
80211238:	dd003217 	ldw	r20,200(sp)
8021123c:	dcc03117 	ldw	r19,196(sp)
80211240:	dc803017 	ldw	r18,192(sp)
80211244:	dc402f17 	ldw	r17,188(sp)
80211248:	dc002e17 	ldw	r16,184(sp)
8021124c:	dec03804 	addi	sp,sp,224
80211250:	f800283a 	ret
80211254:	dac02417 	ldw	r11,144(sp)
80211258:	d9002017 	ldw	r4,128(sp)
8021125c:	5939c83a 	sub	fp,r11,r4
80211260:	073f780e 	bge	zero,fp,80211044 <__reset+0xfa1f1044>
80211264:	02400404 	movi	r9,16
80211268:	4f01370e 	bge	r9,fp,80211748 <___svfiprintf_internal_r+0x1170>
8021126c:	02e008b4 	movhi	r11,32802
80211270:	5af6ac04 	addi	r11,r11,-9552
80211274:	dac02215 	stw	r11,136(sp)
80211278:	028001c4 	movi	r10,7
8021127c:	00000306 	br	8021128c <___svfiprintf_internal_r+0xcb4>
80211280:	e73ffc04 	addi	fp,fp,-16
80211284:	42000204 	addi	r8,r8,8
80211288:	4f00150e 	bge	r9,fp,802112e0 <___svfiprintf_internal_r+0xd08>
8021128c:	18c00404 	addi	r3,r3,16
80211290:	10800044 	addi	r2,r2,1
80211294:	45000015 	stw	r20,0(r8)
80211298:	42400115 	stw	r9,4(r8)
8021129c:	d8c01c15 	stw	r3,112(sp)
802112a0:	d8801b15 	stw	r2,108(sp)
802112a4:	50bff60e 	bge	r10,r2,80211280 <__reset+0xfa1f1280>
802112a8:	d9801a04 	addi	r6,sp,104
802112ac:	b80b883a 	mov	r5,r23
802112b0:	a809883a 	mov	r4,r21
802112b4:	da402c15 	stw	r9,176(sp)
802112b8:	da802d15 	stw	r10,180(sp)
802112bc:	02104080 	call	80210408 <__ssprint_r>
802112c0:	da402c17 	ldw	r9,176(sp)
802112c4:	da802d17 	ldw	r10,180(sp)
802112c8:	103fd11e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
802112cc:	e73ffc04 	addi	fp,fp,-16
802112d0:	d8c01c17 	ldw	r3,112(sp)
802112d4:	d8801b17 	ldw	r2,108(sp)
802112d8:	d811883a 	mov	r8,sp
802112dc:	4f3feb16 	blt	r9,fp,8021128c <__reset+0xfa1f128c>
802112e0:	dac02217 	ldw	r11,136(sp)
802112e4:	1f07883a 	add	r3,r3,fp
802112e8:	10800044 	addi	r2,r2,1
802112ec:	42c00015 	stw	r11,0(r8)
802112f0:	47000115 	stw	fp,4(r8)
802112f4:	d8c01c15 	stw	r3,112(sp)
802112f8:	d8801b15 	stw	r2,108(sp)
802112fc:	010001c4 	movi	r4,7
80211300:	2080b616 	blt	r4,r2,802115dc <___svfiprintf_internal_r+0x1004>
80211304:	42000204 	addi	r8,r8,8
80211308:	003f4e06 	br	80211044 <__reset+0xfa1f1044>
8021130c:	d9801a04 	addi	r6,sp,104
80211310:	b80b883a 	mov	r5,r23
80211314:	a809883a 	mov	r4,r21
80211318:	02104080 	call	80210408 <__ssprint_r>
8021131c:	103fbc1e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
80211320:	d8c01c17 	ldw	r3,112(sp)
80211324:	d811883a 	mov	r8,sp
80211328:	003f7a06 	br	80211114 <__reset+0xfa1f1114>
8021132c:	d9801a04 	addi	r6,sp,104
80211330:	b80b883a 	mov	r5,r23
80211334:	a809883a 	mov	r4,r21
80211338:	02104080 	call	80210408 <__ssprint_r>
8021133c:	103fa826 	beq	r2,zero,802111e0 <__reset+0xfa1f11e0>
80211340:	003fb306 	br	80211210 <__reset+0xfa1f1210>
80211344:	d9801a04 	addi	r6,sp,104
80211348:	b80b883a 	mov	r5,r23
8021134c:	a809883a 	mov	r4,r21
80211350:	02104080 	call	80210408 <__ssprint_r>
80211354:	103fae1e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
80211358:	d811883a 	mov	r8,sp
8021135c:	003cdc06 	br	802106d0 <__reset+0xfa1f06d0>
80211360:	d9801a04 	addi	r6,sp,104
80211364:	b80b883a 	mov	r5,r23
80211368:	a809883a 	mov	r4,r21
8021136c:	02104080 	call	80210408 <__ssprint_r>
80211370:	103fa71e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
80211374:	d8c01c17 	ldw	r3,112(sp)
80211378:	d8801b17 	ldw	r2,108(sp)
8021137c:	d811883a 	mov	r8,sp
80211380:	003f5a06 	br	802110ec <__reset+0xfa1f10ec>
80211384:	d9801a04 	addi	r6,sp,104
80211388:	b80b883a 	mov	r5,r23
8021138c:	a809883a 	mov	r4,r21
80211390:	02104080 	call	80210408 <__ssprint_r>
80211394:	103f9e1e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
80211398:	d8c01c17 	ldw	r3,112(sp)
8021139c:	d8801b17 	ldw	r2,108(sp)
802113a0:	d811883a 	mov	r8,sp
802113a4:	003f1706 	br	80211004 <__reset+0xfa1f1004>
802113a8:	d9801a04 	addi	r6,sp,104
802113ac:	b80b883a 	mov	r5,r23
802113b0:	a809883a 	mov	r4,r21
802113b4:	02104080 	call	80210408 <__ssprint_r>
802113b8:	103f951e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
802113bc:	d8c01c17 	ldw	r3,112(sp)
802113c0:	d8801b17 	ldw	r2,108(sp)
802113c4:	d811883a 	mov	r8,sp
802113c8:	003f1b06 	br	80211038 <__reset+0xfa1f1038>
802113cc:	d8001d85 	stb	zero,118(sp)
802113d0:	80007b16 	blt	r16,zero,802115c0 <___svfiprintf_internal_r+0xfe8>
802113d4:	00ffdfc4 	movi	r3,-129
802113d8:	e244b03a 	or	r2,fp,r9
802113dc:	90e4703a 	and	r18,r18,r3
802113e0:	103d7026 	beq	r2,zero,802109a4 <__reset+0xfa1f09a4>
802113e4:	0015883a 	mov	r10,zero
802113e8:	003d7206 	br	802109b4 <__reset+0xfa1f09b4>
802113ec:	d9801a04 	addi	r6,sp,104
802113f0:	b80b883a 	mov	r5,r23
802113f4:	a809883a 	mov	r4,r21
802113f8:	02104080 	call	80210408 <__ssprint_r>
802113fc:	103f841e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
80211400:	d8c01c17 	ldw	r3,112(sp)
80211404:	d8801b17 	ldw	r2,108(sp)
80211408:	d811883a 	mov	r8,sp
8021140c:	003ef006 	br	80210fd0 <__reset+0xfa1f0fd0>
80211410:	9080100c 	andi	r2,r18,64
80211414:	d8001d85 	stb	zero,118(sp)
80211418:	dac02317 	ldw	r11,140(sp)
8021141c:	10008126 	beq	r2,zero,80211624 <___svfiprintf_internal_r+0x104c>
80211420:	58800104 	addi	r2,r11,4
80211424:	5f00000b 	ldhu	fp,0(r11)
80211428:	0013883a 	mov	r9,zero
8021142c:	803ec30e 	bge	r16,zero,80210f3c <__reset+0xfa1f0f3c>
80211430:	d8802315 	stw	r2,140(sp)
80211434:	0015883a 	mov	r10,zero
80211438:	e244b03a 	or	r2,fp,r9
8021143c:	103e371e 	bne	r2,zero,80210d1c <__reset+0xfa1f0d1c>
80211440:	00800044 	movi	r2,1
80211444:	10803fcc 	andi	r2,r2,255
80211448:	00c00044 	movi	r3,1
8021144c:	10c06126 	beq	r2,r3,802115d4 <___svfiprintf_internal_r+0xffc>
80211450:	00c00084 	movi	r3,2
80211454:	10fd5526 	beq	r2,r3,802109ac <__reset+0xfa1f09ac>
80211458:	003ed806 	br	80210fbc <__reset+0xfa1f0fbc>
8021145c:	d8802315 	stw	r2,140(sp)
80211460:	98c00007 	ldb	r3,0(r19)
80211464:	003cab06 	br	80210714 <__reset+0xfa1f0714>
80211468:	d9801a04 	addi	r6,sp,104
8021146c:	b80b883a 	mov	r5,r23
80211470:	a809883a 	mov	r4,r21
80211474:	02104080 	call	80210408 <__ssprint_r>
80211478:	103f651e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
8021147c:	d8c01c17 	ldw	r3,112(sp)
80211480:	003f4f06 	br	802111c0 <__reset+0xfa1f11c0>
80211484:	00a008b4 	movhi	r2,32802
80211488:	10b64404 	addi	r2,r2,-9968
8021148c:	d8802915 	stw	r2,164(sp)
80211490:	003d4406 	br	802109a4 <__reset+0xfa1f09a4>
80211494:	dac02317 	ldw	r11,140(sp)
80211498:	58800017 	ldw	r2,0(r11)
8021149c:	dac02517 	ldw	r11,148(sp)
802114a0:	5807d7fa 	srai	r3,r11,31
802114a4:	dac02317 	ldw	r11,140(sp)
802114a8:	10c00115 	stw	r3,4(r2)
802114ac:	5ac00104 	addi	r11,r11,4
802114b0:	dac02315 	stw	r11,140(sp)
802114b4:	dac02517 	ldw	r11,148(sp)
802114b8:	12c00015 	stw	r11,0(r2)
802114bc:	003c6d06 	br	80210674 <__reset+0xfa1f0674>
802114c0:	9080100c 	andi	r2,r18,64
802114c4:	dac02317 	ldw	r11,140(sp)
802114c8:	103e5326 	beq	r2,zero,80210e18 <__reset+0xfa1f0e18>
802114cc:	5f00000f 	ldh	fp,0(r11)
802114d0:	5ac00104 	addi	r11,r11,4
802114d4:	dac02315 	stw	r11,140(sp)
802114d8:	e013d7fa 	srai	r9,fp,31
802114dc:	4805883a 	mov	r2,r9
802114e0:	003e0706 	br	80210d00 <__reset+0xfa1f0d00>
802114e4:	00800c04 	movi	r2,48
802114e8:	d8801d05 	stb	r2,116(sp)
802114ec:	d8c01d45 	stb	r3,117(sp)
802114f0:	d8001d85 	stb	zero,118(sp)
802114f4:	90800094 	ori	r2,r18,2
802114f8:	80008f16 	blt	r16,zero,80211738 <___svfiprintf_internal_r+0x1160>
802114fc:	00bfdfc4 	movi	r2,-129
80211500:	90a4703a 	and	r18,r18,r2
80211504:	94800094 	ori	r18,r18,2
80211508:	0015883a 	mov	r10,zero
8021150c:	003d2906 	br	802109b4 <__reset+0xfa1f09b4>
80211510:	98c00007 	ldb	r3,0(r19)
80211514:	003c7f06 	br	80210714 <__reset+0xfa1f0714>
80211518:	dac02317 	ldw	r11,140(sp)
8021151c:	0013883a 	mov	r9,zero
80211520:	5f000017 	ldw	fp,0(r11)
80211524:	5ac00104 	addi	r11,r11,4
80211528:	dac02315 	stw	r11,140(sp)
8021152c:	003d1506 	br	80210984 <__reset+0xfa1f0984>
80211530:	9080100c 	andi	r2,r18,64
80211534:	d8001d85 	stb	zero,118(sp)
80211538:	dac02317 	ldw	r11,140(sp)
8021153c:	10003426 	beq	r2,zero,80211610 <___svfiprintf_internal_r+0x1038>
80211540:	58800104 	addi	r2,r11,4
80211544:	5f00000b 	ldhu	fp,0(r11)
80211548:	0013883a 	mov	r9,zero
8021154c:	803e950e 	bge	r16,zero,80210fa4 <__reset+0xfa1f0fa4>
80211550:	e246b03a 	or	r3,fp,r9
80211554:	d8802315 	stw	r2,140(sp)
80211558:	183d5a1e 	bne	r3,zero,80210ac4 <__reset+0xfa1f0ac4>
8021155c:	0015883a 	mov	r10,zero
80211560:	0005883a 	mov	r2,zero
80211564:	003fb706 	br	80211444 <__reset+0xfa1f1444>
80211568:	98c00043 	ldbu	r3,1(r19)
8021156c:	94800814 	ori	r18,r18,32
80211570:	9cc00044 	addi	r19,r19,1
80211574:	18c03fcc 	andi	r3,r3,255
80211578:	18c0201c 	xori	r3,r3,128
8021157c:	18ffe004 	addi	r3,r3,-128
80211580:	003c6406 	br	80210714 <__reset+0xfa1f0714>
80211584:	d8c02315 	stw	r3,140(sp)
80211588:	0015883a 	mov	r10,zero
8021158c:	003faa06 	br	80211438 <__reset+0xfa1f1438>
80211590:	dac02317 	ldw	r11,140(sp)
80211594:	58800017 	ldw	r2,0(r11)
80211598:	5ac00104 	addi	r11,r11,4
8021159c:	dac02315 	stw	r11,140(sp)
802115a0:	dac02517 	ldw	r11,148(sp)
802115a4:	12c00015 	stw	r11,0(r2)
802115a8:	003c3206 	br	80210674 <__reset+0xfa1f0674>
802115ac:	012008b4 	movhi	r4,32802
802115b0:	21364404 	addi	r4,r4,-9968
802115b4:	d9002915 	stw	r4,164(sp)
802115b8:	d8c02315 	stw	r3,140(sp)
802115bc:	1025883a 	mov	r18,r2
802115c0:	e244b03a 	or	r2,fp,r9
802115c4:	103f871e 	bne	r2,zero,802113e4 <__reset+0xfa1f13e4>
802115c8:	0015883a 	mov	r10,zero
802115cc:	00800084 	movi	r2,2
802115d0:	003f9c06 	br	80211444 <__reset+0xfa1f1444>
802115d4:	0039883a 	mov	fp,zero
802115d8:	003e5f06 	br	80210f58 <__reset+0xfa1f0f58>
802115dc:	d9801a04 	addi	r6,sp,104
802115e0:	b80b883a 	mov	r5,r23
802115e4:	a809883a 	mov	r4,r21
802115e8:	02104080 	call	80210408 <__ssprint_r>
802115ec:	103f081e 	bne	r2,zero,80211210 <__reset+0xfa1f1210>
802115f0:	d8c01c17 	ldw	r3,112(sp)
802115f4:	d8801b17 	ldw	r2,108(sp)
802115f8:	d811883a 	mov	r8,sp
802115fc:	003e9106 	br	80211044 <__reset+0xfa1f1044>
80211600:	012008b4 	movhi	r4,32802
80211604:	2136ac04 	addi	r4,r4,-9552
80211608:	d9002215 	stw	r4,136(sp)
8021160c:	003ead06 	br	802110c4 <__reset+0xfa1f10c4>
80211610:	58800104 	addi	r2,r11,4
80211614:	5f000017 	ldw	fp,0(r11)
80211618:	0013883a 	mov	r9,zero
8021161c:	803e610e 	bge	r16,zero,80210fa4 <__reset+0xfa1f0fa4>
80211620:	003fcb06 	br	80211550 <__reset+0xfa1f1550>
80211624:	58800104 	addi	r2,r11,4
80211628:	5f000017 	ldw	fp,0(r11)
8021162c:	0013883a 	mov	r9,zero
80211630:	803e420e 	bge	r16,zero,80210f3c <__reset+0xfa1f0f3c>
80211634:	003f7e06 	br	80211430 <__reset+0xfa1f1430>
80211638:	5f000017 	ldw	fp,0(r11)
8021163c:	5ac00104 	addi	r11,r11,4
80211640:	0013883a 	mov	r9,zero
80211644:	dac02315 	stw	r11,140(sp)
80211648:	003cce06 	br	80210984 <__reset+0xfa1f0984>
8021164c:	8809883a 	mov	r4,r17
80211650:	da002c15 	stw	r8,176(sp)
80211654:	0206de00 	call	80206de0 <strlen>
80211658:	d8802115 	stw	r2,132(sp)
8021165c:	da801d83 	ldbu	r10,118(sp)
80211660:	df002315 	stw	fp,140(sp)
80211664:	0021883a 	mov	r16,zero
80211668:	da002c17 	ldw	r8,176(sp)
8021166c:	003cf606 	br	80210a48 <__reset+0xfa1f0a48>
80211670:	00800184 	movi	r2,6
80211674:	1400012e 	bgeu	r2,r16,8021167c <___svfiprintf_internal_r+0x10a4>
80211678:	1021883a 	mov	r16,r2
8021167c:	dc002115 	stw	r16,132(sp)
80211680:	8005883a 	mov	r2,r16
80211684:	80003c16 	blt	r16,zero,80211778 <___svfiprintf_internal_r+0x11a0>
80211688:	046008b4 	movhi	r17,32802
8021168c:	d8802015 	stw	r2,128(sp)
80211690:	df002315 	stw	fp,140(sp)
80211694:	8c764904 	addi	r17,r17,-9948
80211698:	003d2e06 	br	80210b54 <__reset+0xfa1f0b54>
8021169c:	04001004 	movi	r16,64
802116a0:	800b883a 	mov	r5,r16
802116a4:	020e0540 	call	8020e054 <_malloc_r>
802116a8:	dac02717 	ldw	r11,156(sp)
802116ac:	58800015 	stw	r2,0(r11)
802116b0:	58800415 	stw	r2,16(r11)
802116b4:	10004826 	beq	r2,zero,802117d8 <___svfiprintf_internal_r+0x1200>
802116b8:	dac02717 	ldw	r11,156(sp)
802116bc:	5c000515 	stw	r16,20(r11)
802116c0:	003bd906 	br	80210628 <__reset+0xfa1f0628>
802116c4:	9080004c 	andi	r2,r18,1
802116c8:	0015883a 	mov	r10,zero
802116cc:	10000626 	beq	r2,zero,802116e8 <___svfiprintf_internal_r+0x1110>
802116d0:	dac02b17 	ldw	r11,172(sp)
802116d4:	00800c04 	movi	r2,48
802116d8:	d88019c5 	stb	r2,103(sp)
802116dc:	dac02115 	stw	r11,132(sp)
802116e0:	dc4019c4 	addi	r17,sp,103
802116e4:	003cd806 	br	80210a48 <__reset+0xfa1f0a48>
802116e8:	d8002115 	stw	zero,132(sp)
802116ec:	dc401a04 	addi	r17,sp,104
802116f0:	003cd506 	br	80210a48 <__reset+0xfa1f0a48>
802116f4:	012008b4 	movhi	r4,32802
802116f8:	2136b004 	addi	r4,r4,-9536
802116fc:	d9002815 	stw	r4,160(sp)
80211700:	003d4306 	br	80210c10 <__reset+0xfa1f0c10>
80211704:	00bfffc4 	movi	r2,-1
80211708:	003ec606 	br	80211224 <__reset+0xfa1f1224>
8021170c:	00800044 	movi	r2,1
80211710:	10803fcc 	andi	r2,r2,255
80211714:	00c00044 	movi	r3,1
80211718:	10fd8026 	beq	r2,r3,80210d1c <__reset+0xfa1f0d1c>
8021171c:	00c00084 	movi	r3,2
80211720:	10fca426 	beq	r2,r3,802109b4 <__reset+0xfa1f09b4>
80211724:	003ce806 	br	80210ac8 <__reset+0xfa1f0ac8>
80211728:	012008b4 	movhi	r4,32802
8021172c:	2136b004 	addi	r4,r4,-9536
80211730:	d9002815 	stw	r4,160(sp)
80211734:	003e9906 	br	8021119c <__reset+0xfa1f119c>
80211738:	1025883a 	mov	r18,r2
8021173c:	0015883a 	mov	r10,zero
80211740:	00800084 	movi	r2,2
80211744:	003ff206 	br	80211710 <__reset+0xfa1f1710>
80211748:	016008b4 	movhi	r5,32802
8021174c:	2976ac04 	addi	r5,r5,-9552
80211750:	d9402215 	stw	r5,136(sp)
80211754:	003ee206 	br	802112e0 <__reset+0xfa1f12e0>
80211758:	5827883a 	mov	r19,r11
8021175c:	0021883a 	mov	r16,zero
80211760:	003bed06 	br	80210718 <__reset+0xfa1f0718>
80211764:	dc002115 	stw	r16,132(sp)
80211768:	da801d83 	ldbu	r10,118(sp)
8021176c:	df002315 	stw	fp,140(sp)
80211770:	0021883a 	mov	r16,zero
80211774:	003cb406 	br	80210a48 <__reset+0xfa1f0a48>
80211778:	0005883a 	mov	r2,zero
8021177c:	003fc206 	br	80211688 <__reset+0xfa1f1688>
80211780:	d8802317 	ldw	r2,140(sp)
80211784:	98c00043 	ldbu	r3,1(r19)
80211788:	5827883a 	mov	r19,r11
8021178c:	14000017 	ldw	r16,0(r2)
80211790:	10800104 	addi	r2,r2,4
80211794:	d8802315 	stw	r2,140(sp)
80211798:	803f760e 	bge	r16,zero,80211574 <__reset+0xfa1f1574>
8021179c:	18c03fcc 	andi	r3,r3,255
802117a0:	18c0201c 	xori	r3,r3,128
802117a4:	043fffc4 	movi	r16,-1
802117a8:	18ffe004 	addi	r3,r3,-128
802117ac:	003bd906 	br	80210714 <__reset+0xfa1f0714>
802117b0:	d9c01d85 	stb	r7,118(sp)
802117b4:	003cb606 	br	80210a90 <__reset+0xfa1f0a90>
802117b8:	d9c01d85 	stb	r7,118(sp)
802117bc:	003d2106 	br	80210c44 <__reset+0xfa1f0c44>
802117c0:	d9c01d85 	stb	r7,118(sp)
802117c4:	003d8e06 	br	80210e00 <__reset+0xfa1f0e00>
802117c8:	d9c01d85 	stb	r7,118(sp)
802117cc:	003db306 	br	80210e9c <__reset+0xfa1f0e9c>
802117d0:	d9c01d85 	stb	r7,118(sp)
802117d4:	003c8a06 	br	80210a00 <__reset+0xfa1f0a00>
802117d8:	dac02a17 	ldw	r11,168(sp)
802117dc:	00800304 	movi	r2,12
802117e0:	58800015 	stw	r2,0(r11)
802117e4:	00bfffc4 	movi	r2,-1
802117e8:	003e8e06 	br	80211224 <__reset+0xfa1f1224>
802117ec:	d9c01d85 	stb	r7,118(sp)
802117f0:	003dc706 	br	80210f10 <__reset+0xfa1f0f10>
802117f4:	d9c01d85 	stb	r7,118(sp)
802117f8:	003ddf06 	br	80210f78 <__reset+0xfa1f0f78>
802117fc:	d9c01d85 	stb	r7,118(sp)
80211800:	003d3706 	br	80210ce0 <__reset+0xfa1f0ce0>
80211804:	d9c01d85 	stb	r7,118(sp)
80211808:	003c5406 	br	8021095c <__reset+0xfa1f095c>
8021180c:	d9c01d85 	stb	r7,118(sp)
80211810:	003d1d06 	br	80210c88 <__reset+0xfa1f0c88>

80211814 <__sprint_r.part.0>:
80211814:	28801917 	ldw	r2,100(r5)
80211818:	defff604 	addi	sp,sp,-40
8021181c:	dd400515 	stw	r21,20(sp)
80211820:	dfc00915 	stw	ra,36(sp)
80211824:	df000815 	stw	fp,32(sp)
80211828:	ddc00715 	stw	r23,28(sp)
8021182c:	dd800615 	stw	r22,24(sp)
80211830:	dd000415 	stw	r20,16(sp)
80211834:	dcc00315 	stw	r19,12(sp)
80211838:	dc800215 	stw	r18,8(sp)
8021183c:	dc400115 	stw	r17,4(sp)
80211840:	dc000015 	stw	r16,0(sp)
80211844:	1088000c 	andi	r2,r2,8192
80211848:	302b883a 	mov	r21,r6
8021184c:	10002e26 	beq	r2,zero,80211908 <__sprint_r.part.0+0xf4>
80211850:	30800217 	ldw	r2,8(r6)
80211854:	35800017 	ldw	r22,0(r6)
80211858:	10002926 	beq	r2,zero,80211900 <__sprint_r.part.0+0xec>
8021185c:	2827883a 	mov	r19,r5
80211860:	2029883a 	mov	r20,r4
80211864:	b5c00104 	addi	r23,r22,4
80211868:	04bfffc4 	movi	r18,-1
8021186c:	bc400017 	ldw	r17,0(r23)
80211870:	b4000017 	ldw	r16,0(r22)
80211874:	0039883a 	mov	fp,zero
80211878:	8822d0ba 	srli	r17,r17,2
8021187c:	8800031e 	bne	r17,zero,8021188c <__sprint_r.part.0+0x78>
80211880:	00001806 	br	802118e4 <__sprint_r.part.0+0xd0>
80211884:	84000104 	addi	r16,r16,4
80211888:	8f001526 	beq	r17,fp,802118e0 <__sprint_r.part.0+0xcc>
8021188c:	81400017 	ldw	r5,0(r16)
80211890:	980d883a 	mov	r6,r19
80211894:	a009883a 	mov	r4,r20
80211898:	021323c0 	call	8021323c <_fputwc_r>
8021189c:	e7000044 	addi	fp,fp,1
802118a0:	14bff81e 	bne	r2,r18,80211884 <__reset+0xfa1f1884>
802118a4:	9005883a 	mov	r2,r18
802118a8:	a8000215 	stw	zero,8(r21)
802118ac:	a8000115 	stw	zero,4(r21)
802118b0:	dfc00917 	ldw	ra,36(sp)
802118b4:	df000817 	ldw	fp,32(sp)
802118b8:	ddc00717 	ldw	r23,28(sp)
802118bc:	dd800617 	ldw	r22,24(sp)
802118c0:	dd400517 	ldw	r21,20(sp)
802118c4:	dd000417 	ldw	r20,16(sp)
802118c8:	dcc00317 	ldw	r19,12(sp)
802118cc:	dc800217 	ldw	r18,8(sp)
802118d0:	dc400117 	ldw	r17,4(sp)
802118d4:	dc000017 	ldw	r16,0(sp)
802118d8:	dec00a04 	addi	sp,sp,40
802118dc:	f800283a 	ret
802118e0:	a8800217 	ldw	r2,8(r21)
802118e4:	8c63883a 	add	r17,r17,r17
802118e8:	8c63883a 	add	r17,r17,r17
802118ec:	1445c83a 	sub	r2,r2,r17
802118f0:	a8800215 	stw	r2,8(r21)
802118f4:	b5800204 	addi	r22,r22,8
802118f8:	bdc00204 	addi	r23,r23,8
802118fc:	103fdb1e 	bne	r2,zero,8021186c <__reset+0xfa1f186c>
80211900:	0005883a 	mov	r2,zero
80211904:	003fe806 	br	802118a8 <__reset+0xfa1f18a8>
80211908:	020d7780 	call	8020d778 <__sfvwrite_r>
8021190c:	003fe606 	br	802118a8 <__reset+0xfa1f18a8>

80211910 <__sprint_r>:
80211910:	30c00217 	ldw	r3,8(r6)
80211914:	18000126 	beq	r3,zero,8021191c <__sprint_r+0xc>
80211918:	02118141 	jmpi	80211814 <__sprint_r.part.0>
8021191c:	30000115 	stw	zero,4(r6)
80211920:	0005883a 	mov	r2,zero
80211924:	f800283a 	ret

80211928 <___vfiprintf_internal_r>:
80211928:	deffc904 	addi	sp,sp,-220
8021192c:	df003515 	stw	fp,212(sp)
80211930:	dd003115 	stw	r20,196(sp)
80211934:	dfc03615 	stw	ra,216(sp)
80211938:	ddc03415 	stw	r23,208(sp)
8021193c:	dd803315 	stw	r22,204(sp)
80211940:	dd403215 	stw	r21,200(sp)
80211944:	dcc03015 	stw	r19,192(sp)
80211948:	dc802f15 	stw	r18,188(sp)
8021194c:	dc402e15 	stw	r17,184(sp)
80211950:	dc002d15 	stw	r16,180(sp)
80211954:	d9002015 	stw	r4,128(sp)
80211958:	d9c02215 	stw	r7,136(sp)
8021195c:	2829883a 	mov	r20,r5
80211960:	3039883a 	mov	fp,r6
80211964:	20000226 	beq	r4,zero,80211970 <___vfiprintf_internal_r+0x48>
80211968:	20800e17 	ldw	r2,56(r4)
8021196c:	1000cf26 	beq	r2,zero,80211cac <___vfiprintf_internal_r+0x384>
80211970:	a080030b 	ldhu	r2,12(r20)
80211974:	10c8000c 	andi	r3,r2,8192
80211978:	1800061e 	bne	r3,zero,80211994 <___vfiprintf_internal_r+0x6c>
8021197c:	a1001917 	ldw	r4,100(r20)
80211980:	00f7ffc4 	movi	r3,-8193
80211984:	10880014 	ori	r2,r2,8192
80211988:	20c6703a 	and	r3,r4,r3
8021198c:	a080030d 	sth	r2,12(r20)
80211990:	a0c01915 	stw	r3,100(r20)
80211994:	10c0020c 	andi	r3,r2,8
80211998:	1800a926 	beq	r3,zero,80211c40 <___vfiprintf_internal_r+0x318>
8021199c:	a0c00417 	ldw	r3,16(r20)
802119a0:	1800a726 	beq	r3,zero,80211c40 <___vfiprintf_internal_r+0x318>
802119a4:	1080068c 	andi	r2,r2,26
802119a8:	00c00284 	movi	r3,10
802119ac:	10c0ac26 	beq	r2,r3,80211c60 <___vfiprintf_internal_r+0x338>
802119b0:	da801a04 	addi	r10,sp,104
802119b4:	da801e15 	stw	r10,120(sp)
802119b8:	d8801e17 	ldw	r2,120(sp)
802119bc:	da8019c4 	addi	r10,sp,103
802119c0:	05a008b4 	movhi	r22,32802
802119c4:	05e008b4 	movhi	r23,32802
802119c8:	da801f15 	stw	r10,124(sp)
802119cc:	1295c83a 	sub	r10,r2,r10
802119d0:	b5b6b804 	addi	r22,r22,-9504
802119d4:	bdf6b404 	addi	r23,r23,-9520
802119d8:	dec01a15 	stw	sp,104(sp)
802119dc:	d8001c15 	stw	zero,112(sp)
802119e0:	d8001b15 	stw	zero,108(sp)
802119e4:	d8002615 	stw	zero,152(sp)
802119e8:	d8002315 	stw	zero,140(sp)
802119ec:	da802715 	stw	r10,156(sp)
802119f0:	d811883a 	mov	r8,sp
802119f4:	dd002115 	stw	r20,132(sp)
802119f8:	e021883a 	mov	r16,fp
802119fc:	80800007 	ldb	r2,0(r16)
80211a00:	1003ea26 	beq	r2,zero,802129ac <___vfiprintf_internal_r+0x1084>
80211a04:	00c00944 	movi	r3,37
80211a08:	8025883a 	mov	r18,r16
80211a0c:	10c0021e 	bne	r2,r3,80211a18 <___vfiprintf_internal_r+0xf0>
80211a10:	00001606 	br	80211a6c <___vfiprintf_internal_r+0x144>
80211a14:	10c00326 	beq	r2,r3,80211a24 <___vfiprintf_internal_r+0xfc>
80211a18:	94800044 	addi	r18,r18,1
80211a1c:	90800007 	ldb	r2,0(r18)
80211a20:	103ffc1e 	bne	r2,zero,80211a14 <__reset+0xfa1f1a14>
80211a24:	9423c83a 	sub	r17,r18,r16
80211a28:	88001026 	beq	r17,zero,80211a6c <___vfiprintf_internal_r+0x144>
80211a2c:	d8c01c17 	ldw	r3,112(sp)
80211a30:	d8801b17 	ldw	r2,108(sp)
80211a34:	44000015 	stw	r16,0(r8)
80211a38:	88c7883a 	add	r3,r17,r3
80211a3c:	10800044 	addi	r2,r2,1
80211a40:	44400115 	stw	r17,4(r8)
80211a44:	d8c01c15 	stw	r3,112(sp)
80211a48:	d8801b15 	stw	r2,108(sp)
80211a4c:	010001c4 	movi	r4,7
80211a50:	2080760e 	bge	r4,r2,80211c2c <___vfiprintf_internal_r+0x304>
80211a54:	1803821e 	bne	r3,zero,80212860 <___vfiprintf_internal_r+0xf38>
80211a58:	da802317 	ldw	r10,140(sp)
80211a5c:	d8001b15 	stw	zero,108(sp)
80211a60:	d811883a 	mov	r8,sp
80211a64:	5455883a 	add	r10,r10,r17
80211a68:	da802315 	stw	r10,140(sp)
80211a6c:	90800007 	ldb	r2,0(r18)
80211a70:	10044626 	beq	r2,zero,80212b8c <___vfiprintf_internal_r+0x1264>
80211a74:	90c00047 	ldb	r3,1(r18)
80211a78:	94000044 	addi	r16,r18,1
80211a7c:	d8001d85 	stb	zero,118(sp)
80211a80:	0009883a 	mov	r4,zero
80211a84:	000f883a 	mov	r7,zero
80211a88:	027fffc4 	movi	r9,-1
80211a8c:	0023883a 	mov	r17,zero
80211a90:	0029883a 	mov	r20,zero
80211a94:	01401604 	movi	r5,88
80211a98:	01800244 	movi	r6,9
80211a9c:	03400a84 	movi	r13,42
80211aa0:	03001b04 	movi	r12,108
80211aa4:	84000044 	addi	r16,r16,1
80211aa8:	18bff804 	addi	r2,r3,-32
80211aac:	28827336 	bltu	r5,r2,8021247c <___vfiprintf_internal_r+0xb54>
80211ab0:	100490ba 	slli	r2,r2,2
80211ab4:	02a00874 	movhi	r10,32801
80211ab8:	5286b204 	addi	r10,r10,6856
80211abc:	1285883a 	add	r2,r2,r10
80211ac0:	10800017 	ldw	r2,0(r2)
80211ac4:	1000683a 	jmp	r2
80211ac8:	802121b0 	cmpltui	zero,r16,33926
80211acc:	8021247c 	xorhi	zero,r16,33937
80211ad0:	8021247c 	xorhi	zero,r16,33937
80211ad4:	802121d0 	cmplti	zero,r16,-31609
80211ad8:	8021247c 	xorhi	zero,r16,33937
80211adc:	8021247c 	xorhi	zero,r16,33937
80211ae0:	8021247c 	xorhi	zero,r16,33937
80211ae4:	8021247c 	xorhi	zero,r16,33937
80211ae8:	8021247c 	xorhi	zero,r16,33937
80211aec:	8021247c 	xorhi	zero,r16,33937
80211af0:	802123b8 	rdprs	zero,r16,-31602
80211af4:	802123d4 	ori	zero,r16,33935
80211af8:	8021247c 	xorhi	zero,r16,33937
80211afc:	80211cbc 	xorhi	zero,r16,33906
80211b00:	802123e4 	muli	zero,r16,-31601
80211b04:	8021247c 	xorhi	zero,r16,33937
80211b08:	802121dc 	xori	zero,r16,33927
80211b0c:	802121e8 	cmpgeui	zero,r16,33927
80211b10:	802121e8 	cmpgeui	zero,r16,33927
80211b14:	802121e8 	cmpgeui	zero,r16,33927
80211b18:	802121e8 	cmpgeui	zero,r16,33927
80211b1c:	802121e8 	cmpgeui	zero,r16,33927
80211b20:	802121e8 	cmpgeui	zero,r16,33927
80211b24:	802121e8 	cmpgeui	zero,r16,33927
80211b28:	802121e8 	cmpgeui	zero,r16,33927
80211b2c:	802121e8 	cmpgeui	zero,r16,33927
80211b30:	8021247c 	xorhi	zero,r16,33937
80211b34:	8021247c 	xorhi	zero,r16,33937
80211b38:	8021247c 	xorhi	zero,r16,33937
80211b3c:	8021247c 	xorhi	zero,r16,33937
80211b40:	8021247c 	xorhi	zero,r16,33937
80211b44:	8021247c 	xorhi	zero,r16,33937
80211b48:	8021247c 	xorhi	zero,r16,33937
80211b4c:	8021247c 	xorhi	zero,r16,33937
80211b50:	8021247c 	xorhi	zero,r16,33937
80211b54:	8021247c 	xorhi	zero,r16,33937
80211b58:	80212214 	ori	zero,r16,33928
80211b5c:	8021247c 	xorhi	zero,r16,33937
80211b60:	8021247c 	xorhi	zero,r16,33937
80211b64:	8021247c 	xorhi	zero,r16,33937
80211b68:	8021247c 	xorhi	zero,r16,33937
80211b6c:	8021247c 	xorhi	zero,r16,33937
80211b70:	8021247c 	xorhi	zero,r16,33937
80211b74:	8021247c 	xorhi	zero,r16,33937
80211b78:	8021247c 	xorhi	zero,r16,33937
80211b7c:	8021247c 	xorhi	zero,r16,33937
80211b80:	8021247c 	xorhi	zero,r16,33937
80211b84:	8021224c 	andi	zero,r16,33929
80211b88:	8021247c 	xorhi	zero,r16,33937
80211b8c:	8021247c 	xorhi	zero,r16,33937
80211b90:	8021247c 	xorhi	zero,r16,33937
80211b94:	8021247c 	xorhi	zero,r16,33937
80211b98:	8021247c 	xorhi	zero,r16,33937
80211b9c:	802122a4 	muli	zero,r16,-31606
80211ba0:	8021247c 	xorhi	zero,r16,33937
80211ba4:	8021247c 	xorhi	zero,r16,33937
80211ba8:	80212314 	ori	zero,r16,33932
80211bac:	8021247c 	xorhi	zero,r16,33937
80211bb0:	8021247c 	xorhi	zero,r16,33937
80211bb4:	8021247c 	xorhi	zero,r16,33937
80211bb8:	8021247c 	xorhi	zero,r16,33937
80211bbc:	8021247c 	xorhi	zero,r16,33937
80211bc0:	8021247c 	xorhi	zero,r16,33937
80211bc4:	8021247c 	xorhi	zero,r16,33937
80211bc8:	8021247c 	xorhi	zero,r16,33937
80211bcc:	8021247c 	xorhi	zero,r16,33937
80211bd0:	8021247c 	xorhi	zero,r16,33937
80211bd4:	802120c0 	call	8802120c <__reset+0x200120c>
80211bd8:	802120ec 	andhi	zero,r16,33923
80211bdc:	8021247c 	xorhi	zero,r16,33937
80211be0:	8021247c 	xorhi	zero,r16,33937
80211be4:	8021247c 	xorhi	zero,r16,33937
80211be8:	80212424 	muli	zero,r16,-31600
80211bec:	802120ec 	andhi	zero,r16,33923
80211bf0:	8021247c 	xorhi	zero,r16,33937
80211bf4:	8021247c 	xorhi	zero,r16,33937
80211bf8:	80211f80 	call	880211f8 <__reset+0x20011f8>
80211bfc:	8021247c 	xorhi	zero,r16,33937
80211c00:	80211f90 	cmplti	zero,r16,-31618
80211c04:	80211fcc 	andi	zero,r16,33919
80211c08:	80211cc8 	cmpgei	zero,r16,-31629
80211c0c:	80211f74 	orhi	zero,r16,33917
80211c10:	8021247c 	xorhi	zero,r16,33937
80211c14:	80212350 	cmplti	zero,r16,-31603
80211c18:	8021247c 	xorhi	zero,r16,33937
80211c1c:	802123a8 	cmpgeui	zero,r16,33934
80211c20:	8021247c 	xorhi	zero,r16,33937
80211c24:	8021247c 	xorhi	zero,r16,33937
80211c28:	8021206c 	andhi	zero,r16,33921
80211c2c:	42000204 	addi	r8,r8,8
80211c30:	da802317 	ldw	r10,140(sp)
80211c34:	5455883a 	add	r10,r10,r17
80211c38:	da802315 	stw	r10,140(sp)
80211c3c:	003f8b06 	br	80211a6c <__reset+0xfa1f1a6c>
80211c40:	d9002017 	ldw	r4,128(sp)
80211c44:	a00b883a 	mov	r5,r20
80211c48:	020b3200 	call	8020b320 <__swsetup_r>
80211c4c:	1003b11e 	bne	r2,zero,80212b14 <___vfiprintf_internal_r+0x11ec>
80211c50:	a080030b 	ldhu	r2,12(r20)
80211c54:	00c00284 	movi	r3,10
80211c58:	1080068c 	andi	r2,r2,26
80211c5c:	10ff541e 	bne	r2,r3,802119b0 <__reset+0xfa1f19b0>
80211c60:	a080038f 	ldh	r2,14(r20)
80211c64:	103f5216 	blt	r2,zero,802119b0 <__reset+0xfa1f19b0>
80211c68:	d9c02217 	ldw	r7,136(sp)
80211c6c:	d9002017 	ldw	r4,128(sp)
80211c70:	e00d883a 	mov	r6,fp
80211c74:	a00b883a 	mov	r5,r20
80211c78:	0212da00 	call	80212da0 <__sbprintf>
80211c7c:	dfc03617 	ldw	ra,216(sp)
80211c80:	df003517 	ldw	fp,212(sp)
80211c84:	ddc03417 	ldw	r23,208(sp)
80211c88:	dd803317 	ldw	r22,204(sp)
80211c8c:	dd403217 	ldw	r21,200(sp)
80211c90:	dd003117 	ldw	r20,196(sp)
80211c94:	dcc03017 	ldw	r19,192(sp)
80211c98:	dc802f17 	ldw	r18,188(sp)
80211c9c:	dc402e17 	ldw	r17,184(sp)
80211ca0:	dc002d17 	ldw	r16,180(sp)
80211ca4:	dec03704 	addi	sp,sp,220
80211ca8:	f800283a 	ret
80211cac:	020d2f40 	call	8020d2f4 <__sinit>
80211cb0:	003f2f06 	br	80211970 <__reset+0xfa1f1970>
80211cb4:	0463c83a 	sub	r17,zero,r17
80211cb8:	d8802215 	stw	r2,136(sp)
80211cbc:	a5000114 	ori	r20,r20,4
80211cc0:	80c00007 	ldb	r3,0(r16)
80211cc4:	003f7706 	br	80211aa4 <__reset+0xfa1f1aa4>
80211cc8:	00800c04 	movi	r2,48
80211ccc:	da802217 	ldw	r10,136(sp)
80211cd0:	d8801d05 	stb	r2,116(sp)
80211cd4:	00801e04 	movi	r2,120
80211cd8:	d8801d45 	stb	r2,117(sp)
80211cdc:	d8001d85 	stb	zero,118(sp)
80211ce0:	50c00104 	addi	r3,r10,4
80211ce4:	54800017 	ldw	r18,0(r10)
80211ce8:	0027883a 	mov	r19,zero
80211cec:	a0800094 	ori	r2,r20,2
80211cf0:	48030b16 	blt	r9,zero,80212920 <___vfiprintf_internal_r+0xff8>
80211cf4:	00bfdfc4 	movi	r2,-129
80211cf8:	a096703a 	and	r11,r20,r2
80211cfc:	d8c02215 	stw	r3,136(sp)
80211d00:	5d000094 	ori	r20,r11,2
80211d04:	90032b1e 	bne	r18,zero,802129b4 <___vfiprintf_internal_r+0x108c>
80211d08:	00a008b4 	movhi	r2,32802
80211d0c:	10b64404 	addi	r2,r2,-9968
80211d10:	d8802615 	stw	r2,152(sp)
80211d14:	0039883a 	mov	fp,zero
80211d18:	48017b1e 	bne	r9,zero,80212308 <___vfiprintf_internal_r+0x9e0>
80211d1c:	0013883a 	mov	r9,zero
80211d20:	0027883a 	mov	r19,zero
80211d24:	dd401a04 	addi	r21,sp,104
80211d28:	4825883a 	mov	r18,r9
80211d2c:	4cc0010e 	bge	r9,r19,80211d34 <___vfiprintf_internal_r+0x40c>
80211d30:	9825883a 	mov	r18,r19
80211d34:	e7003fcc 	andi	fp,fp,255
80211d38:	e700201c 	xori	fp,fp,128
80211d3c:	e73fe004 	addi	fp,fp,-128
80211d40:	e0000126 	beq	fp,zero,80211d48 <___vfiprintf_internal_r+0x420>
80211d44:	94800044 	addi	r18,r18,1
80211d48:	a380008c 	andi	r14,r20,2
80211d4c:	70000126 	beq	r14,zero,80211d54 <___vfiprintf_internal_r+0x42c>
80211d50:	94800084 	addi	r18,r18,2
80211d54:	a700210c 	andi	fp,r20,132
80211d58:	e001df1e 	bne	fp,zero,802124d8 <___vfiprintf_internal_r+0xbb0>
80211d5c:	8c87c83a 	sub	r3,r17,r18
80211d60:	00c1dd0e 	bge	zero,r3,802124d8 <___vfiprintf_internal_r+0xbb0>
80211d64:	01c00404 	movi	r7,16
80211d68:	d8801c17 	ldw	r2,112(sp)
80211d6c:	38c3ad0e 	bge	r7,r3,80212c24 <___vfiprintf_internal_r+0x12fc>
80211d70:	02a008b4 	movhi	r10,32802
80211d74:	52b6b804 	addi	r10,r10,-9504
80211d78:	dc002915 	stw	r16,164(sp)
80211d7c:	d9801b17 	ldw	r6,108(sp)
80211d80:	da802415 	stw	r10,144(sp)
80211d84:	03c001c4 	movi	r15,7
80211d88:	da402515 	stw	r9,148(sp)
80211d8c:	db802815 	stw	r14,160(sp)
80211d90:	1821883a 	mov	r16,r3
80211d94:	00000506 	br	80211dac <___vfiprintf_internal_r+0x484>
80211d98:	31400084 	addi	r5,r6,2
80211d9c:	42000204 	addi	r8,r8,8
80211da0:	200d883a 	mov	r6,r4
80211da4:	843ffc04 	addi	r16,r16,-16
80211da8:	3c000d0e 	bge	r7,r16,80211de0 <___vfiprintf_internal_r+0x4b8>
80211dac:	10800404 	addi	r2,r2,16
80211db0:	31000044 	addi	r4,r6,1
80211db4:	45800015 	stw	r22,0(r8)
80211db8:	41c00115 	stw	r7,4(r8)
80211dbc:	d8801c15 	stw	r2,112(sp)
80211dc0:	d9001b15 	stw	r4,108(sp)
80211dc4:	793ff40e 	bge	r15,r4,80211d98 <__reset+0xfa1f1d98>
80211dc8:	1001b51e 	bne	r2,zero,802124a0 <___vfiprintf_internal_r+0xb78>
80211dcc:	843ffc04 	addi	r16,r16,-16
80211dd0:	000d883a 	mov	r6,zero
80211dd4:	01400044 	movi	r5,1
80211dd8:	d811883a 	mov	r8,sp
80211ddc:	3c3ff316 	blt	r7,r16,80211dac <__reset+0xfa1f1dac>
80211de0:	8007883a 	mov	r3,r16
80211de4:	da402517 	ldw	r9,148(sp)
80211de8:	db802817 	ldw	r14,160(sp)
80211dec:	dc002917 	ldw	r16,164(sp)
80211df0:	da802417 	ldw	r10,144(sp)
80211df4:	1885883a 	add	r2,r3,r2
80211df8:	40c00115 	stw	r3,4(r8)
80211dfc:	42800015 	stw	r10,0(r8)
80211e00:	d8801c15 	stw	r2,112(sp)
80211e04:	d9401b15 	stw	r5,108(sp)
80211e08:	00c001c4 	movi	r3,7
80211e0c:	19426016 	blt	r3,r5,80212790 <___vfiprintf_internal_r+0xe68>
80211e10:	d8c01d87 	ldb	r3,118(sp)
80211e14:	42000204 	addi	r8,r8,8
80211e18:	29000044 	addi	r4,r5,1
80211e1c:	1801b31e 	bne	r3,zero,802124ec <___vfiprintf_internal_r+0xbc4>
80211e20:	7001c026 	beq	r14,zero,80212524 <___vfiprintf_internal_r+0xbfc>
80211e24:	d8c01d04 	addi	r3,sp,116
80211e28:	10800084 	addi	r2,r2,2
80211e2c:	40c00015 	stw	r3,0(r8)
80211e30:	00c00084 	movi	r3,2
80211e34:	40c00115 	stw	r3,4(r8)
80211e38:	d8801c15 	stw	r2,112(sp)
80211e3c:	d9001b15 	stw	r4,108(sp)
80211e40:	00c001c4 	movi	r3,7
80211e44:	1902650e 	bge	r3,r4,802127dc <___vfiprintf_internal_r+0xeb4>
80211e48:	10029a1e 	bne	r2,zero,802128b4 <___vfiprintf_internal_r+0xf8c>
80211e4c:	00c02004 	movi	r3,128
80211e50:	01000044 	movi	r4,1
80211e54:	000b883a 	mov	r5,zero
80211e58:	d811883a 	mov	r8,sp
80211e5c:	e0c1b31e 	bne	fp,r3,8021252c <___vfiprintf_internal_r+0xc04>
80211e60:	8cb9c83a 	sub	fp,r17,r18
80211e64:	0701b10e 	bge	zero,fp,8021252c <___vfiprintf_internal_r+0xc04>
80211e68:	01c00404 	movi	r7,16
80211e6c:	3f03890e 	bge	r7,fp,80212c94 <___vfiprintf_internal_r+0x136c>
80211e70:	00e008b4 	movhi	r3,32802
80211e74:	18f6b404 	addi	r3,r3,-9520
80211e78:	d8c02415 	stw	r3,144(sp)
80211e7c:	8007883a 	mov	r3,r16
80211e80:	034001c4 	movi	r13,7
80211e84:	e021883a 	mov	r16,fp
80211e88:	da402515 	stw	r9,148(sp)
80211e8c:	1839883a 	mov	fp,r3
80211e90:	00000506 	br	80211ea8 <___vfiprintf_internal_r+0x580>
80211e94:	29800084 	addi	r6,r5,2
80211e98:	42000204 	addi	r8,r8,8
80211e9c:	180b883a 	mov	r5,r3
80211ea0:	843ffc04 	addi	r16,r16,-16
80211ea4:	3c000d0e 	bge	r7,r16,80211edc <___vfiprintf_internal_r+0x5b4>
80211ea8:	10800404 	addi	r2,r2,16
80211eac:	28c00044 	addi	r3,r5,1
80211eb0:	45c00015 	stw	r23,0(r8)
80211eb4:	41c00115 	stw	r7,4(r8)
80211eb8:	d8801c15 	stw	r2,112(sp)
80211ebc:	d8c01b15 	stw	r3,108(sp)
80211ec0:	68fff40e 	bge	r13,r3,80211e94 <__reset+0xfa1f1e94>
80211ec4:	1002241e 	bne	r2,zero,80212758 <___vfiprintf_internal_r+0xe30>
80211ec8:	843ffc04 	addi	r16,r16,-16
80211ecc:	01800044 	movi	r6,1
80211ed0:	000b883a 	mov	r5,zero
80211ed4:	d811883a 	mov	r8,sp
80211ed8:	3c3ff316 	blt	r7,r16,80211ea8 <__reset+0xfa1f1ea8>
80211edc:	da402517 	ldw	r9,148(sp)
80211ee0:	e007883a 	mov	r3,fp
80211ee4:	8039883a 	mov	fp,r16
80211ee8:	1821883a 	mov	r16,r3
80211eec:	d8c02417 	ldw	r3,144(sp)
80211ef0:	1705883a 	add	r2,r2,fp
80211ef4:	47000115 	stw	fp,4(r8)
80211ef8:	40c00015 	stw	r3,0(r8)
80211efc:	d8801c15 	stw	r2,112(sp)
80211f00:	d9801b15 	stw	r6,108(sp)
80211f04:	00c001c4 	movi	r3,7
80211f08:	19827616 	blt	r3,r6,802128e4 <___vfiprintf_internal_r+0xfbc>
80211f0c:	4cf9c83a 	sub	fp,r9,r19
80211f10:	42000204 	addi	r8,r8,8
80211f14:	31000044 	addi	r4,r6,1
80211f18:	300b883a 	mov	r5,r6
80211f1c:	07018516 	blt	zero,fp,80212534 <___vfiprintf_internal_r+0xc0c>
80211f20:	9885883a 	add	r2,r19,r2
80211f24:	45400015 	stw	r21,0(r8)
80211f28:	44c00115 	stw	r19,4(r8)
80211f2c:	d8801c15 	stw	r2,112(sp)
80211f30:	d9001b15 	stw	r4,108(sp)
80211f34:	00c001c4 	movi	r3,7
80211f38:	1901dd0e 	bge	r3,r4,802126b0 <___vfiprintf_internal_r+0xd88>
80211f3c:	1002401e 	bne	r2,zero,80212840 <___vfiprintf_internal_r+0xf18>
80211f40:	d8001b15 	stw	zero,108(sp)
80211f44:	a2c0010c 	andi	r11,r20,4
80211f48:	58000226 	beq	r11,zero,80211f54 <___vfiprintf_internal_r+0x62c>
80211f4c:	8ca7c83a 	sub	r19,r17,r18
80211f50:	04c2f216 	blt	zero,r19,80212b1c <___vfiprintf_internal_r+0x11f4>
80211f54:	8c80010e 	bge	r17,r18,80211f5c <___vfiprintf_internal_r+0x634>
80211f58:	9023883a 	mov	r17,r18
80211f5c:	da802317 	ldw	r10,140(sp)
80211f60:	5455883a 	add	r10,r10,r17
80211f64:	da802315 	stw	r10,140(sp)
80211f68:	d8001b15 	stw	zero,108(sp)
80211f6c:	d811883a 	mov	r8,sp
80211f70:	003ea206 	br	802119fc <__reset+0xfa1f19fc>
80211f74:	a5000814 	ori	r20,r20,32
80211f78:	80c00007 	ldb	r3,0(r16)
80211f7c:	003ec906 	br	80211aa4 <__reset+0xfa1f1aa4>
80211f80:	80c00007 	ldb	r3,0(r16)
80211f84:	1b030926 	beq	r3,r12,80212bac <___vfiprintf_internal_r+0x1284>
80211f88:	a5000414 	ori	r20,r20,16
80211f8c:	003ec506 	br	80211aa4 <__reset+0xfa1f1aa4>
80211f90:	21003fcc 	andi	r4,r4,255
80211f94:	20035e1e 	bne	r4,zero,80212d10 <___vfiprintf_internal_r+0x13e8>
80211f98:	a080080c 	andi	r2,r20,32
80211f9c:	1002a526 	beq	r2,zero,80212a34 <___vfiprintf_internal_r+0x110c>
80211fa0:	da802217 	ldw	r10,136(sp)
80211fa4:	50800017 	ldw	r2,0(r10)
80211fa8:	da802317 	ldw	r10,140(sp)
80211fac:	5007d7fa 	srai	r3,r10,31
80211fb0:	da802217 	ldw	r10,136(sp)
80211fb4:	10c00115 	stw	r3,4(r2)
80211fb8:	52800104 	addi	r10,r10,4
80211fbc:	da802215 	stw	r10,136(sp)
80211fc0:	da802317 	ldw	r10,140(sp)
80211fc4:	12800015 	stw	r10,0(r2)
80211fc8:	003e8c06 	br	802119fc <__reset+0xfa1f19fc>
80211fcc:	21003fcc 	andi	r4,r4,255
80211fd0:	2003511e 	bne	r4,zero,80212d18 <___vfiprintf_internal_r+0x13f0>
80211fd4:	a080080c 	andi	r2,r20,32
80211fd8:	1000a126 	beq	r2,zero,80212260 <___vfiprintf_internal_r+0x938>
80211fdc:	da802217 	ldw	r10,136(sp)
80211fe0:	d8001d85 	stb	zero,118(sp)
80211fe4:	50800204 	addi	r2,r10,8
80211fe8:	54800017 	ldw	r18,0(r10)
80211fec:	54c00117 	ldw	r19,4(r10)
80211ff0:	4802b416 	blt	r9,zero,80212ac4 <___vfiprintf_internal_r+0x119c>
80211ff4:	013fdfc4 	movi	r4,-129
80211ff8:	94c6b03a 	or	r3,r18,r19
80211ffc:	d8802215 	stw	r2,136(sp)
80212000:	a128703a 	and	r20,r20,r4
80212004:	1800a226 	beq	r3,zero,80212290 <___vfiprintf_internal_r+0x968>
80212008:	0039883a 	mov	fp,zero
8021200c:	dd401a04 	addi	r21,sp,104
80212010:	9006d0fa 	srli	r3,r18,3
80212014:	9808977a 	slli	r4,r19,29
80212018:	9826d0fa 	srli	r19,r19,3
8021201c:	948001cc 	andi	r18,r18,7
80212020:	90800c04 	addi	r2,r18,48
80212024:	ad7fffc4 	addi	r21,r21,-1
80212028:	20e4b03a 	or	r18,r4,r3
8021202c:	a8800005 	stb	r2,0(r21)
80212030:	94c6b03a 	or	r3,r18,r19
80212034:	183ff61e 	bne	r3,zero,80212010 <__reset+0xfa1f2010>
80212038:	a0c0004c 	andi	r3,r20,1
8021203c:	18005926 	beq	r3,zero,802121a4 <___vfiprintf_internal_r+0x87c>
80212040:	10803fcc 	andi	r2,r2,255
80212044:	1080201c 	xori	r2,r2,128
80212048:	10bfe004 	addi	r2,r2,-128
8021204c:	00c00c04 	movi	r3,48
80212050:	10c05426 	beq	r2,r3,802121a4 <___vfiprintf_internal_r+0x87c>
80212054:	da801e17 	ldw	r10,120(sp)
80212058:	a8bfffc4 	addi	r2,r21,-1
8021205c:	a8ffffc5 	stb	r3,-1(r21)
80212060:	50a7c83a 	sub	r19,r10,r2
80212064:	102b883a 	mov	r21,r2
80212068:	003f2f06 	br	80211d28 <__reset+0xfa1f1d28>
8021206c:	21003fcc 	andi	r4,r4,255
80212070:	2003421e 	bne	r4,zero,80212d7c <___vfiprintf_internal_r+0x1454>
80212074:	00a008b4 	movhi	r2,32802
80212078:	10b64404 	addi	r2,r2,-9968
8021207c:	d8802615 	stw	r2,152(sp)
80212080:	a080080c 	andi	r2,r20,32
80212084:	1000aa26 	beq	r2,zero,80212330 <___vfiprintf_internal_r+0xa08>
80212088:	da802217 	ldw	r10,136(sp)
8021208c:	54800017 	ldw	r18,0(r10)
80212090:	54c00117 	ldw	r19,4(r10)
80212094:	52800204 	addi	r10,r10,8
80212098:	da802215 	stw	r10,136(sp)
8021209c:	a080004c 	andi	r2,r20,1
802120a0:	1001d226 	beq	r2,zero,802127ec <___vfiprintf_internal_r+0xec4>
802120a4:	94c4b03a 	or	r2,r18,r19
802120a8:	1002351e 	bne	r2,zero,80212980 <___vfiprintf_internal_r+0x1058>
802120ac:	d8001d85 	stb	zero,118(sp)
802120b0:	48022216 	blt	r9,zero,8021293c <___vfiprintf_internal_r+0x1014>
802120b4:	00bfdfc4 	movi	r2,-129
802120b8:	a0a8703a 	and	r20,r20,r2
802120bc:	003f1506 	br	80211d14 <__reset+0xfa1f1d14>
802120c0:	da802217 	ldw	r10,136(sp)
802120c4:	04800044 	movi	r18,1
802120c8:	d8001d85 	stb	zero,118(sp)
802120cc:	50800017 	ldw	r2,0(r10)
802120d0:	52800104 	addi	r10,r10,4
802120d4:	da802215 	stw	r10,136(sp)
802120d8:	d8801005 	stb	r2,64(sp)
802120dc:	9027883a 	mov	r19,r18
802120e0:	dd401004 	addi	r21,sp,64
802120e4:	0013883a 	mov	r9,zero
802120e8:	003f1706 	br	80211d48 <__reset+0xfa1f1d48>
802120ec:	21003fcc 	andi	r4,r4,255
802120f0:	2003201e 	bne	r4,zero,80212d74 <___vfiprintf_internal_r+0x144c>
802120f4:	a080080c 	andi	r2,r20,32
802120f8:	10004b26 	beq	r2,zero,80212228 <___vfiprintf_internal_r+0x900>
802120fc:	da802217 	ldw	r10,136(sp)
80212100:	50800117 	ldw	r2,4(r10)
80212104:	54800017 	ldw	r18,0(r10)
80212108:	52800204 	addi	r10,r10,8
8021210c:	da802215 	stw	r10,136(sp)
80212110:	1027883a 	mov	r19,r2
80212114:	10022c16 	blt	r2,zero,802129c8 <___vfiprintf_internal_r+0x10a0>
80212118:	df001d83 	ldbu	fp,118(sp)
8021211c:	48007216 	blt	r9,zero,802122e8 <___vfiprintf_internal_r+0x9c0>
80212120:	00ffdfc4 	movi	r3,-129
80212124:	94c4b03a 	or	r2,r18,r19
80212128:	a0e8703a 	and	r20,r20,r3
8021212c:	1000cc26 	beq	r2,zero,80212460 <___vfiprintf_internal_r+0xb38>
80212130:	98021026 	beq	r19,zero,80212974 <___vfiprintf_internal_r+0x104c>
80212134:	dc402415 	stw	r17,144(sp)
80212138:	dc002515 	stw	r16,148(sp)
8021213c:	9823883a 	mov	r17,r19
80212140:	9021883a 	mov	r16,r18
80212144:	dd401a04 	addi	r21,sp,104
80212148:	4825883a 	mov	r18,r9
8021214c:	4027883a 	mov	r19,r8
80212150:	8009883a 	mov	r4,r16
80212154:	880b883a 	mov	r5,r17
80212158:	01800284 	movi	r6,10
8021215c:	000f883a 	mov	r7,zero
80212160:	0213d080 	call	80213d08 <__umoddi3>
80212164:	10800c04 	addi	r2,r2,48
80212168:	ad7fffc4 	addi	r21,r21,-1
8021216c:	8009883a 	mov	r4,r16
80212170:	880b883a 	mov	r5,r17
80212174:	a8800005 	stb	r2,0(r21)
80212178:	01800284 	movi	r6,10
8021217c:	000f883a 	mov	r7,zero
80212180:	02137900 	call	80213790 <__udivdi3>
80212184:	1021883a 	mov	r16,r2
80212188:	10c4b03a 	or	r2,r2,r3
8021218c:	1823883a 	mov	r17,r3
80212190:	103fef1e 	bne	r2,zero,80212150 <__reset+0xfa1f2150>
80212194:	dc402417 	ldw	r17,144(sp)
80212198:	dc002517 	ldw	r16,148(sp)
8021219c:	9013883a 	mov	r9,r18
802121a0:	9811883a 	mov	r8,r19
802121a4:	da801e17 	ldw	r10,120(sp)
802121a8:	5567c83a 	sub	r19,r10,r21
802121ac:	003ede06 	br	80211d28 <__reset+0xfa1f1d28>
802121b0:	38803fcc 	andi	r2,r7,255
802121b4:	1080201c 	xori	r2,r2,128
802121b8:	10bfe004 	addi	r2,r2,-128
802121bc:	1002371e 	bne	r2,zero,80212a9c <___vfiprintf_internal_r+0x1174>
802121c0:	01000044 	movi	r4,1
802121c4:	01c00804 	movi	r7,32
802121c8:	80c00007 	ldb	r3,0(r16)
802121cc:	003e3506 	br	80211aa4 <__reset+0xfa1f1aa4>
802121d0:	a5000054 	ori	r20,r20,1
802121d4:	80c00007 	ldb	r3,0(r16)
802121d8:	003e3206 	br	80211aa4 <__reset+0xfa1f1aa4>
802121dc:	a5002014 	ori	r20,r20,128
802121e0:	80c00007 	ldb	r3,0(r16)
802121e4:	003e2f06 	br	80211aa4 <__reset+0xfa1f1aa4>
802121e8:	8015883a 	mov	r10,r16
802121ec:	0023883a 	mov	r17,zero
802121f0:	18bff404 	addi	r2,r3,-48
802121f4:	50c00007 	ldb	r3,0(r10)
802121f8:	8c4002a4 	muli	r17,r17,10
802121fc:	84000044 	addi	r16,r16,1
80212200:	8015883a 	mov	r10,r16
80212204:	1463883a 	add	r17,r2,r17
80212208:	18bff404 	addi	r2,r3,-48
8021220c:	30bff92e 	bgeu	r6,r2,802121f4 <__reset+0xfa1f21f4>
80212210:	003e2506 	br	80211aa8 <__reset+0xfa1f1aa8>
80212214:	21003fcc 	andi	r4,r4,255
80212218:	2002d41e 	bne	r4,zero,80212d6c <___vfiprintf_internal_r+0x1444>
8021221c:	a5000414 	ori	r20,r20,16
80212220:	a080080c 	andi	r2,r20,32
80212224:	103fb51e 	bne	r2,zero,802120fc <__reset+0xfa1f20fc>
80212228:	a080040c 	andi	r2,r20,16
8021222c:	1001f826 	beq	r2,zero,80212a10 <___vfiprintf_internal_r+0x10e8>
80212230:	da802217 	ldw	r10,136(sp)
80212234:	54800017 	ldw	r18,0(r10)
80212238:	52800104 	addi	r10,r10,4
8021223c:	da802215 	stw	r10,136(sp)
80212240:	9027d7fa 	srai	r19,r18,31
80212244:	9805883a 	mov	r2,r19
80212248:	003fb206 	br	80212114 <__reset+0xfa1f2114>
8021224c:	21003fcc 	andi	r4,r4,255
80212250:	2002c41e 	bne	r4,zero,80212d64 <___vfiprintf_internal_r+0x143c>
80212254:	a5000414 	ori	r20,r20,16
80212258:	a080080c 	andi	r2,r20,32
8021225c:	103f5f1e 	bne	r2,zero,80211fdc <__reset+0xfa1f1fdc>
80212260:	a080040c 	andi	r2,r20,16
80212264:	10020f26 	beq	r2,zero,80212aa4 <___vfiprintf_internal_r+0x117c>
80212268:	da802217 	ldw	r10,136(sp)
8021226c:	d8001d85 	stb	zero,118(sp)
80212270:	0027883a 	mov	r19,zero
80212274:	50800104 	addi	r2,r10,4
80212278:	54800017 	ldw	r18,0(r10)
8021227c:	48021116 	blt	r9,zero,80212ac4 <___vfiprintf_internal_r+0x119c>
80212280:	00ffdfc4 	movi	r3,-129
80212284:	d8802215 	stw	r2,136(sp)
80212288:	a0e8703a 	and	r20,r20,r3
8021228c:	903f5e1e 	bne	r18,zero,80212008 <__reset+0xfa1f2008>
80212290:	0039883a 	mov	fp,zero
80212294:	4802a626 	beq	r9,zero,80212d30 <___vfiprintf_internal_r+0x1408>
80212298:	0025883a 	mov	r18,zero
8021229c:	0027883a 	mov	r19,zero
802122a0:	003f5a06 	br	8021200c <__reset+0xfa1f200c>
802122a4:	21003fcc 	andi	r4,r4,255
802122a8:	20029f1e 	bne	r4,zero,80212d28 <___vfiprintf_internal_r+0x1400>
802122ac:	a5000414 	ori	r20,r20,16
802122b0:	a080080c 	andi	r2,r20,32
802122b4:	10005e1e 	bne	r2,zero,80212430 <___vfiprintf_internal_r+0xb08>
802122b8:	a080040c 	andi	r2,r20,16
802122bc:	1001a21e 	bne	r2,zero,80212948 <___vfiprintf_internal_r+0x1020>
802122c0:	a080100c 	andi	r2,r20,64
802122c4:	d8001d85 	stb	zero,118(sp)
802122c8:	da802217 	ldw	r10,136(sp)
802122cc:	1002231e 	bne	r2,zero,80212b5c <___vfiprintf_internal_r+0x1234>
802122d0:	50800104 	addi	r2,r10,4
802122d4:	54800017 	ldw	r18,0(r10)
802122d8:	0027883a 	mov	r19,zero
802122dc:	4801a00e 	bge	r9,zero,80212960 <___vfiprintf_internal_r+0x1038>
802122e0:	d8802215 	stw	r2,136(sp)
802122e4:	0039883a 	mov	fp,zero
802122e8:	94c4b03a 	or	r2,r18,r19
802122ec:	103f901e 	bne	r2,zero,80212130 <__reset+0xfa1f2130>
802122f0:	00800044 	movi	r2,1
802122f4:	10803fcc 	andi	r2,r2,255
802122f8:	00c00044 	movi	r3,1
802122fc:	10c05926 	beq	r2,r3,80212464 <___vfiprintf_internal_r+0xb3c>
80212300:	00c00084 	movi	r3,2
80212304:	10ffe41e 	bne	r2,r3,80212298 <__reset+0xfa1f2298>
80212308:	0025883a 	mov	r18,zero
8021230c:	0027883a 	mov	r19,zero
80212310:	00013d06 	br	80212808 <___vfiprintf_internal_r+0xee0>
80212314:	21003fcc 	andi	r4,r4,255
80212318:	2002811e 	bne	r4,zero,80212d20 <___vfiprintf_internal_r+0x13f8>
8021231c:	00a008b4 	movhi	r2,32802
80212320:	10b63f04 	addi	r2,r2,-9988
80212324:	d8802615 	stw	r2,152(sp)
80212328:	a080080c 	andi	r2,r20,32
8021232c:	103f561e 	bne	r2,zero,80212088 <__reset+0xfa1f2088>
80212330:	a080040c 	andi	r2,r20,16
80212334:	1001d126 	beq	r2,zero,80212a7c <___vfiprintf_internal_r+0x1154>
80212338:	da802217 	ldw	r10,136(sp)
8021233c:	0027883a 	mov	r19,zero
80212340:	54800017 	ldw	r18,0(r10)
80212344:	52800104 	addi	r10,r10,4
80212348:	da802215 	stw	r10,136(sp)
8021234c:	003f5306 	br	8021209c <__reset+0xfa1f209c>
80212350:	da802217 	ldw	r10,136(sp)
80212354:	d8001d85 	stb	zero,118(sp)
80212358:	55400017 	ldw	r21,0(r10)
8021235c:	50c00104 	addi	r3,r10,4
80212360:	a8024226 	beq	r21,zero,80212c6c <___vfiprintf_internal_r+0x1344>
80212364:	48021816 	blt	r9,zero,80212bc8 <___vfiprintf_internal_r+0x12a0>
80212368:	480d883a 	mov	r6,r9
8021236c:	000b883a 	mov	r5,zero
80212370:	a809883a 	mov	r4,r21
80212374:	d8c02a15 	stw	r3,168(sp)
80212378:	da002b15 	stw	r8,172(sp)
8021237c:	da402c15 	stw	r9,176(sp)
80212380:	020e8600 	call	8020e860 <memchr>
80212384:	d8c02a17 	ldw	r3,168(sp)
80212388:	da002b17 	ldw	r8,172(sp)
8021238c:	da402c17 	ldw	r9,176(sp)
80212390:	10024826 	beq	r2,zero,80212cb4 <___vfiprintf_internal_r+0x138c>
80212394:	1567c83a 	sub	r19,r2,r21
80212398:	df001d83 	ldbu	fp,118(sp)
8021239c:	d8c02215 	stw	r3,136(sp)
802123a0:	0013883a 	mov	r9,zero
802123a4:	003e6006 	br	80211d28 <__reset+0xfa1f1d28>
802123a8:	21003fcc 	andi	r4,r4,255
802123ac:	203fc026 	beq	r4,zero,802122b0 <__reset+0xfa1f22b0>
802123b0:	d9c01d85 	stb	r7,118(sp)
802123b4:	003fbe06 	br	802122b0 <__reset+0xfa1f22b0>
802123b8:	da802217 	ldw	r10,136(sp)
802123bc:	54400017 	ldw	r17,0(r10)
802123c0:	50800104 	addi	r2,r10,4
802123c4:	883e3b16 	blt	r17,zero,80211cb4 <__reset+0xfa1f1cb4>
802123c8:	d8802215 	stw	r2,136(sp)
802123cc:	80c00007 	ldb	r3,0(r16)
802123d0:	003db406 	br	80211aa4 <__reset+0xfa1f1aa4>
802123d4:	01000044 	movi	r4,1
802123d8:	01c00ac4 	movi	r7,43
802123dc:	80c00007 	ldb	r3,0(r16)
802123e0:	003db006 	br	80211aa4 <__reset+0xfa1f1aa4>
802123e4:	80c00007 	ldb	r3,0(r16)
802123e8:	82800044 	addi	r10,r16,1
802123ec:	1b423c26 	beq	r3,r13,80212ce0 <___vfiprintf_internal_r+0x13b8>
802123f0:	18bff404 	addi	r2,r3,-48
802123f4:	0013883a 	mov	r9,zero
802123f8:	30822b36 	bltu	r6,r2,80212ca8 <___vfiprintf_internal_r+0x1380>
802123fc:	50c00007 	ldb	r3,0(r10)
80212400:	4a4002a4 	muli	r9,r9,10
80212404:	54000044 	addi	r16,r10,1
80212408:	8015883a 	mov	r10,r16
8021240c:	4893883a 	add	r9,r9,r2
80212410:	18bff404 	addi	r2,r3,-48
80212414:	30bff92e 	bgeu	r6,r2,802123fc <__reset+0xfa1f23fc>
80212418:	483da30e 	bge	r9,zero,80211aa8 <__reset+0xfa1f1aa8>
8021241c:	027fffc4 	movi	r9,-1
80212420:	003da106 	br	80211aa8 <__reset+0xfa1f1aa8>
80212424:	a5001014 	ori	r20,r20,64
80212428:	80c00007 	ldb	r3,0(r16)
8021242c:	003d9d06 	br	80211aa4 <__reset+0xfa1f1aa4>
80212430:	da802217 	ldw	r10,136(sp)
80212434:	d8001d85 	stb	zero,118(sp)
80212438:	50c00204 	addi	r3,r10,8
8021243c:	54800017 	ldw	r18,0(r10)
80212440:	54c00117 	ldw	r19,4(r10)
80212444:	4801ca16 	blt	r9,zero,80212b70 <___vfiprintf_internal_r+0x1248>
80212448:	013fdfc4 	movi	r4,-129
8021244c:	94c4b03a 	or	r2,r18,r19
80212450:	d8c02215 	stw	r3,136(sp)
80212454:	a128703a 	and	r20,r20,r4
80212458:	0039883a 	mov	fp,zero
8021245c:	103f341e 	bne	r2,zero,80212130 <__reset+0xfa1f2130>
80212460:	483e2e26 	beq	r9,zero,80211d1c <__reset+0xfa1f1d1c>
80212464:	0025883a 	mov	r18,zero
80212468:	94800c04 	addi	r18,r18,48
8021246c:	dc8019c5 	stb	r18,103(sp)
80212470:	dcc02717 	ldw	r19,156(sp)
80212474:	dd4019c4 	addi	r21,sp,103
80212478:	003e2b06 	br	80211d28 <__reset+0xfa1f1d28>
8021247c:	21003fcc 	andi	r4,r4,255
80212480:	2002361e 	bne	r4,zero,80212d5c <___vfiprintf_internal_r+0x1434>
80212484:	1801c126 	beq	r3,zero,80212b8c <___vfiprintf_internal_r+0x1264>
80212488:	04800044 	movi	r18,1
8021248c:	d8c01005 	stb	r3,64(sp)
80212490:	d8001d85 	stb	zero,118(sp)
80212494:	9027883a 	mov	r19,r18
80212498:	dd401004 	addi	r21,sp,64
8021249c:	003f1106 	br	802120e4 <__reset+0xfa1f20e4>
802124a0:	d9402117 	ldw	r5,132(sp)
802124a4:	d9002017 	ldw	r4,128(sp)
802124a8:	d9801a04 	addi	r6,sp,104
802124ac:	d9c02b15 	stw	r7,172(sp)
802124b0:	dbc02a15 	stw	r15,168(sp)
802124b4:	02118140 	call	80211814 <__sprint_r.part.0>
802124b8:	d9c02b17 	ldw	r7,172(sp)
802124bc:	dbc02a17 	ldw	r15,168(sp)
802124c0:	10006d1e 	bne	r2,zero,80212678 <___vfiprintf_internal_r+0xd50>
802124c4:	d9801b17 	ldw	r6,108(sp)
802124c8:	d8801c17 	ldw	r2,112(sp)
802124cc:	d811883a 	mov	r8,sp
802124d0:	31400044 	addi	r5,r6,1
802124d4:	003e3306 	br	80211da4 <__reset+0xfa1f1da4>
802124d8:	d9401b17 	ldw	r5,108(sp)
802124dc:	d8801c17 	ldw	r2,112(sp)
802124e0:	29000044 	addi	r4,r5,1
802124e4:	d8c01d87 	ldb	r3,118(sp)
802124e8:	183e4d26 	beq	r3,zero,80211e20 <__reset+0xfa1f1e20>
802124ec:	00c00044 	movi	r3,1
802124f0:	d9401d84 	addi	r5,sp,118
802124f4:	10c5883a 	add	r2,r2,r3
802124f8:	41400015 	stw	r5,0(r8)
802124fc:	40c00115 	stw	r3,4(r8)
80212500:	d8801c15 	stw	r2,112(sp)
80212504:	d9001b15 	stw	r4,108(sp)
80212508:	014001c4 	movi	r5,7
8021250c:	2900a90e 	bge	r5,r4,802127b4 <___vfiprintf_internal_r+0xe8c>
80212510:	1000da1e 	bne	r2,zero,8021287c <___vfiprintf_internal_r+0xf54>
80212514:	7000ab1e 	bne	r14,zero,802127c4 <___vfiprintf_internal_r+0xe9c>
80212518:	000b883a 	mov	r5,zero
8021251c:	1809883a 	mov	r4,r3
80212520:	d811883a 	mov	r8,sp
80212524:	00c02004 	movi	r3,128
80212528:	e0fe4d26 	beq	fp,r3,80211e60 <__reset+0xfa1f1e60>
8021252c:	4cf9c83a 	sub	fp,r9,r19
80212530:	073e7b0e 	bge	zero,fp,80211f20 <__reset+0xfa1f1f20>
80212534:	01c00404 	movi	r7,16
80212538:	3f01900e 	bge	r7,fp,80212b7c <___vfiprintf_internal_r+0x1254>
8021253c:	00e008b4 	movhi	r3,32802
80212540:	18f6b404 	addi	r3,r3,-9520
80212544:	d8c02415 	stw	r3,144(sp)
80212548:	034001c4 	movi	r13,7
8021254c:	00000506 	br	80212564 <___vfiprintf_internal_r+0xc3c>
80212550:	29000084 	addi	r4,r5,2
80212554:	42000204 	addi	r8,r8,8
80212558:	180b883a 	mov	r5,r3
8021255c:	e73ffc04 	addi	fp,fp,-16
80212560:	3f000d0e 	bge	r7,fp,80212598 <___vfiprintf_internal_r+0xc70>
80212564:	10800404 	addi	r2,r2,16
80212568:	28c00044 	addi	r3,r5,1
8021256c:	45c00015 	stw	r23,0(r8)
80212570:	41c00115 	stw	r7,4(r8)
80212574:	d8801c15 	stw	r2,112(sp)
80212578:	d8c01b15 	stw	r3,108(sp)
8021257c:	68fff40e 	bge	r13,r3,80212550 <__reset+0xfa1f2550>
80212580:	1000101e 	bne	r2,zero,802125c4 <___vfiprintf_internal_r+0xc9c>
80212584:	e73ffc04 	addi	fp,fp,-16
80212588:	01000044 	movi	r4,1
8021258c:	000b883a 	mov	r5,zero
80212590:	d811883a 	mov	r8,sp
80212594:	3f3ff316 	blt	r7,fp,80212564 <__reset+0xfa1f2564>
80212598:	da802417 	ldw	r10,144(sp)
8021259c:	1705883a 	add	r2,r2,fp
802125a0:	47000115 	stw	fp,4(r8)
802125a4:	42800015 	stw	r10,0(r8)
802125a8:	d8801c15 	stw	r2,112(sp)
802125ac:	d9001b15 	stw	r4,108(sp)
802125b0:	00c001c4 	movi	r3,7
802125b4:	19003616 	blt	r3,r4,80212690 <___vfiprintf_internal_r+0xd68>
802125b8:	42000204 	addi	r8,r8,8
802125bc:	21000044 	addi	r4,r4,1
802125c0:	003e5706 	br	80211f20 <__reset+0xfa1f1f20>
802125c4:	d9402117 	ldw	r5,132(sp)
802125c8:	d9002017 	ldw	r4,128(sp)
802125cc:	d9801a04 	addi	r6,sp,104
802125d0:	d9c02b15 	stw	r7,172(sp)
802125d4:	db402a15 	stw	r13,168(sp)
802125d8:	02118140 	call	80211814 <__sprint_r.part.0>
802125dc:	d9c02b17 	ldw	r7,172(sp)
802125e0:	db402a17 	ldw	r13,168(sp)
802125e4:	1000241e 	bne	r2,zero,80212678 <___vfiprintf_internal_r+0xd50>
802125e8:	d9401b17 	ldw	r5,108(sp)
802125ec:	d8801c17 	ldw	r2,112(sp)
802125f0:	d811883a 	mov	r8,sp
802125f4:	29000044 	addi	r4,r5,1
802125f8:	003fd806 	br	8021255c <__reset+0xfa1f255c>
802125fc:	d9401b17 	ldw	r5,108(sp)
80212600:	00e008b4 	movhi	r3,32802
80212604:	18f6b804 	addi	r3,r3,-9504
80212608:	d8c02415 	stw	r3,144(sp)
8021260c:	29400044 	addi	r5,r5,1
80212610:	d8c02417 	ldw	r3,144(sp)
80212614:	14c5883a 	add	r2,r2,r19
80212618:	44c00115 	stw	r19,4(r8)
8021261c:	40c00015 	stw	r3,0(r8)
80212620:	d8801c15 	stw	r2,112(sp)
80212624:	d9401b15 	stw	r5,108(sp)
80212628:	00c001c4 	movi	r3,7
8021262c:	1940070e 	bge	r3,r5,8021264c <___vfiprintf_internal_r+0xd24>
80212630:	103e4826 	beq	r2,zero,80211f54 <__reset+0xfa1f1f54>
80212634:	d9402117 	ldw	r5,132(sp)
80212638:	d9002017 	ldw	r4,128(sp)
8021263c:	d9801a04 	addi	r6,sp,104
80212640:	02118140 	call	80211814 <__sprint_r.part.0>
80212644:	10000c1e 	bne	r2,zero,80212678 <___vfiprintf_internal_r+0xd50>
80212648:	d8801c17 	ldw	r2,112(sp)
8021264c:	8c80010e 	bge	r17,r18,80212654 <___vfiprintf_internal_r+0xd2c>
80212650:	9023883a 	mov	r17,r18
80212654:	da802317 	ldw	r10,140(sp)
80212658:	5455883a 	add	r10,r10,r17
8021265c:	da802315 	stw	r10,140(sp)
80212660:	103e4126 	beq	r2,zero,80211f68 <__reset+0xfa1f1f68>
80212664:	d9402117 	ldw	r5,132(sp)
80212668:	d9002017 	ldw	r4,128(sp)
8021266c:	d9801a04 	addi	r6,sp,104
80212670:	02118140 	call	80211814 <__sprint_r.part.0>
80212674:	103e3c26 	beq	r2,zero,80211f68 <__reset+0xfa1f1f68>
80212678:	dd002117 	ldw	r20,132(sp)
8021267c:	a080030b 	ldhu	r2,12(r20)
80212680:	1080100c 	andi	r2,r2,64
80212684:	1001231e 	bne	r2,zero,80212b14 <___vfiprintf_internal_r+0x11ec>
80212688:	d8802317 	ldw	r2,140(sp)
8021268c:	003d7b06 	br	80211c7c <__reset+0xfa1f1c7c>
80212690:	1000991e 	bne	r2,zero,802128f8 <___vfiprintf_internal_r+0xfd0>
80212694:	00c00044 	movi	r3,1
80212698:	9805883a 	mov	r2,r19
8021269c:	dd400015 	stw	r21,0(sp)
802126a0:	dcc00115 	stw	r19,4(sp)
802126a4:	dcc01c15 	stw	r19,112(sp)
802126a8:	d8c01b15 	stw	r3,108(sp)
802126ac:	d811883a 	mov	r8,sp
802126b0:	42000204 	addi	r8,r8,8
802126b4:	a2c0010c 	andi	r11,r20,4
802126b8:	583fe426 	beq	r11,zero,8021264c <__reset+0xfa1f264c>
802126bc:	8ca7c83a 	sub	r19,r17,r18
802126c0:	04ffe20e 	bge	zero,r19,8021264c <__reset+0xfa1f264c>
802126c4:	01c00404 	movi	r7,16
802126c8:	3cffcc0e 	bge	r7,r19,802125fc <__reset+0xfa1f25fc>
802126cc:	02a008b4 	movhi	r10,32802
802126d0:	52b6b804 	addi	r10,r10,-9504
802126d4:	d9001b17 	ldw	r4,108(sp)
802126d8:	da802415 	stw	r10,144(sp)
802126dc:	382b883a 	mov	r21,r7
802126e0:	050001c4 	movi	r20,7
802126e4:	df002017 	ldw	fp,128(sp)
802126e8:	00000506 	br	80212700 <___vfiprintf_internal_r+0xdd8>
802126ec:	21400084 	addi	r5,r4,2
802126f0:	42000204 	addi	r8,r8,8
802126f4:	1809883a 	mov	r4,r3
802126f8:	9cfffc04 	addi	r19,r19,-16
802126fc:	acffc40e 	bge	r21,r19,80212610 <__reset+0xfa1f2610>
80212700:	10800404 	addi	r2,r2,16
80212704:	20c00044 	addi	r3,r4,1
80212708:	45800015 	stw	r22,0(r8)
8021270c:	45400115 	stw	r21,4(r8)
80212710:	d8801c15 	stw	r2,112(sp)
80212714:	d8c01b15 	stw	r3,108(sp)
80212718:	a0fff40e 	bge	r20,r3,802126ec <__reset+0xfa1f26ec>
8021271c:	1000041e 	bne	r2,zero,80212730 <___vfiprintf_internal_r+0xe08>
80212720:	01400044 	movi	r5,1
80212724:	0009883a 	mov	r4,zero
80212728:	d811883a 	mov	r8,sp
8021272c:	003ff206 	br	802126f8 <__reset+0xfa1f26f8>
80212730:	d9402117 	ldw	r5,132(sp)
80212734:	d9801a04 	addi	r6,sp,104
80212738:	e009883a 	mov	r4,fp
8021273c:	02118140 	call	80211814 <__sprint_r.part.0>
80212740:	103fcd1e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
80212744:	d9001b17 	ldw	r4,108(sp)
80212748:	d8801c17 	ldw	r2,112(sp)
8021274c:	d811883a 	mov	r8,sp
80212750:	21400044 	addi	r5,r4,1
80212754:	003fe806 	br	802126f8 <__reset+0xfa1f26f8>
80212758:	d9402117 	ldw	r5,132(sp)
8021275c:	d9002017 	ldw	r4,128(sp)
80212760:	d9801a04 	addi	r6,sp,104
80212764:	d9c02b15 	stw	r7,172(sp)
80212768:	db402a15 	stw	r13,168(sp)
8021276c:	02118140 	call	80211814 <__sprint_r.part.0>
80212770:	d9c02b17 	ldw	r7,172(sp)
80212774:	db402a17 	ldw	r13,168(sp)
80212778:	103fbf1e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
8021277c:	d9401b17 	ldw	r5,108(sp)
80212780:	d8801c17 	ldw	r2,112(sp)
80212784:	d811883a 	mov	r8,sp
80212788:	29800044 	addi	r6,r5,1
8021278c:	003dc406 	br	80211ea0 <__reset+0xfa1f1ea0>
80212790:	1000d21e 	bne	r2,zero,80212adc <___vfiprintf_internal_r+0x11b4>
80212794:	d8c01d87 	ldb	r3,118(sp)
80212798:	18009526 	beq	r3,zero,802129f0 <___vfiprintf_internal_r+0x10c8>
8021279c:	00800044 	movi	r2,1
802127a0:	d8c01d84 	addi	r3,sp,118
802127a4:	1009883a 	mov	r4,r2
802127a8:	d8c00015 	stw	r3,0(sp)
802127ac:	d8800115 	stw	r2,4(sp)
802127b0:	d811883a 	mov	r8,sp
802127b4:	200b883a 	mov	r5,r4
802127b8:	42000204 	addi	r8,r8,8
802127bc:	21000044 	addi	r4,r4,1
802127c0:	003d9706 	br	80211e20 <__reset+0xfa1f1e20>
802127c4:	d9001d04 	addi	r4,sp,116
802127c8:	00800084 	movi	r2,2
802127cc:	d9000015 	stw	r4,0(sp)
802127d0:	d8800115 	stw	r2,4(sp)
802127d4:	1809883a 	mov	r4,r3
802127d8:	d811883a 	mov	r8,sp
802127dc:	200b883a 	mov	r5,r4
802127e0:	42000204 	addi	r8,r8,8
802127e4:	21000044 	addi	r4,r4,1
802127e8:	003f4e06 	br	80212524 <__reset+0xfa1f2524>
802127ec:	d8001d85 	stb	zero,118(sp)
802127f0:	48005016 	blt	r9,zero,80212934 <___vfiprintf_internal_r+0x100c>
802127f4:	00ffdfc4 	movi	r3,-129
802127f8:	94c4b03a 	or	r2,r18,r19
802127fc:	a0e8703a 	and	r20,r20,r3
80212800:	103d4426 	beq	r2,zero,80211d14 <__reset+0xfa1f1d14>
80212804:	0039883a 	mov	fp,zero
80212808:	d9002617 	ldw	r4,152(sp)
8021280c:	dd401a04 	addi	r21,sp,104
80212810:	908003cc 	andi	r2,r18,15
80212814:	9806973a 	slli	r3,r19,28
80212818:	2085883a 	add	r2,r4,r2
8021281c:	9024d13a 	srli	r18,r18,4
80212820:	10800003 	ldbu	r2,0(r2)
80212824:	9826d13a 	srli	r19,r19,4
80212828:	ad7fffc4 	addi	r21,r21,-1
8021282c:	1ca4b03a 	or	r18,r3,r18
80212830:	a8800005 	stb	r2,0(r21)
80212834:	94c4b03a 	or	r2,r18,r19
80212838:	103ff51e 	bne	r2,zero,80212810 <__reset+0xfa1f2810>
8021283c:	003e5906 	br	802121a4 <__reset+0xfa1f21a4>
80212840:	d9402117 	ldw	r5,132(sp)
80212844:	d9002017 	ldw	r4,128(sp)
80212848:	d9801a04 	addi	r6,sp,104
8021284c:	02118140 	call	80211814 <__sprint_r.part.0>
80212850:	103f891e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
80212854:	d8801c17 	ldw	r2,112(sp)
80212858:	d811883a 	mov	r8,sp
8021285c:	003f9506 	br	802126b4 <__reset+0xfa1f26b4>
80212860:	d9402117 	ldw	r5,132(sp)
80212864:	d9002017 	ldw	r4,128(sp)
80212868:	d9801a04 	addi	r6,sp,104
8021286c:	02118140 	call	80211814 <__sprint_r.part.0>
80212870:	103f811e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
80212874:	d811883a 	mov	r8,sp
80212878:	003ced06 	br	80211c30 <__reset+0xfa1f1c30>
8021287c:	d9402117 	ldw	r5,132(sp)
80212880:	d9002017 	ldw	r4,128(sp)
80212884:	d9801a04 	addi	r6,sp,104
80212888:	da402c15 	stw	r9,176(sp)
8021288c:	db802a15 	stw	r14,168(sp)
80212890:	02118140 	call	80211814 <__sprint_r.part.0>
80212894:	da402c17 	ldw	r9,176(sp)
80212898:	db802a17 	ldw	r14,168(sp)
8021289c:	103f761e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
802128a0:	d9401b17 	ldw	r5,108(sp)
802128a4:	d8801c17 	ldw	r2,112(sp)
802128a8:	d811883a 	mov	r8,sp
802128ac:	29000044 	addi	r4,r5,1
802128b0:	003d5b06 	br	80211e20 <__reset+0xfa1f1e20>
802128b4:	d9402117 	ldw	r5,132(sp)
802128b8:	d9002017 	ldw	r4,128(sp)
802128bc:	d9801a04 	addi	r6,sp,104
802128c0:	da402c15 	stw	r9,176(sp)
802128c4:	02118140 	call	80211814 <__sprint_r.part.0>
802128c8:	da402c17 	ldw	r9,176(sp)
802128cc:	103f6a1e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
802128d0:	d9401b17 	ldw	r5,108(sp)
802128d4:	d8801c17 	ldw	r2,112(sp)
802128d8:	d811883a 	mov	r8,sp
802128dc:	29000044 	addi	r4,r5,1
802128e0:	003f1006 	br	80212524 <__reset+0xfa1f2524>
802128e4:	1000c31e 	bne	r2,zero,80212bf4 <___vfiprintf_internal_r+0x12cc>
802128e8:	01000044 	movi	r4,1
802128ec:	000b883a 	mov	r5,zero
802128f0:	d811883a 	mov	r8,sp
802128f4:	003f0d06 	br	8021252c <__reset+0xfa1f252c>
802128f8:	d9402117 	ldw	r5,132(sp)
802128fc:	d9002017 	ldw	r4,128(sp)
80212900:	d9801a04 	addi	r6,sp,104
80212904:	02118140 	call	80211814 <__sprint_r.part.0>
80212908:	103f5b1e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
8021290c:	d9001b17 	ldw	r4,108(sp)
80212910:	d8801c17 	ldw	r2,112(sp)
80212914:	d811883a 	mov	r8,sp
80212918:	21000044 	addi	r4,r4,1
8021291c:	003d8006 	br	80211f20 <__reset+0xfa1f1f20>
80212920:	012008b4 	movhi	r4,32802
80212924:	21364404 	addi	r4,r4,-9968
80212928:	d9002615 	stw	r4,152(sp)
8021292c:	d8c02215 	stw	r3,136(sp)
80212930:	1029883a 	mov	r20,r2
80212934:	94c4b03a 	or	r2,r18,r19
80212938:	103fb21e 	bne	r2,zero,80212804 <__reset+0xfa1f2804>
8021293c:	0039883a 	mov	fp,zero
80212940:	00800084 	movi	r2,2
80212944:	003e6b06 	br	802122f4 <__reset+0xfa1f22f4>
80212948:	da802217 	ldw	r10,136(sp)
8021294c:	d8001d85 	stb	zero,118(sp)
80212950:	0027883a 	mov	r19,zero
80212954:	50800104 	addi	r2,r10,4
80212958:	54800017 	ldw	r18,0(r10)
8021295c:	483e6016 	blt	r9,zero,802122e0 <__reset+0xfa1f22e0>
80212960:	00ffdfc4 	movi	r3,-129
80212964:	d8802215 	stw	r2,136(sp)
80212968:	a0e8703a 	and	r20,r20,r3
8021296c:	0039883a 	mov	fp,zero
80212970:	903ebb26 	beq	r18,zero,80212460 <__reset+0xfa1f2460>
80212974:	00800244 	movi	r2,9
80212978:	14bdee36 	bltu	r2,r18,80212134 <__reset+0xfa1f2134>
8021297c:	003eba06 	br	80212468 <__reset+0xfa1f2468>
80212980:	00800c04 	movi	r2,48
80212984:	d8c01d45 	stb	r3,117(sp)
80212988:	d8801d05 	stb	r2,116(sp)
8021298c:	d8001d85 	stb	zero,118(sp)
80212990:	a0c00094 	ori	r3,r20,2
80212994:	4800a916 	blt	r9,zero,80212c3c <___vfiprintf_internal_r+0x1314>
80212998:	00bfdfc4 	movi	r2,-129
8021299c:	a096703a 	and	r11,r20,r2
802129a0:	5d000094 	ori	r20,r11,2
802129a4:	0039883a 	mov	fp,zero
802129a8:	003f9706 	br	80212808 <__reset+0xfa1f2808>
802129ac:	8025883a 	mov	r18,r16
802129b0:	003c2e06 	br	80211a6c <__reset+0xfa1f1a6c>
802129b4:	00a008b4 	movhi	r2,32802
802129b8:	10b64404 	addi	r2,r2,-9968
802129bc:	0039883a 	mov	fp,zero
802129c0:	d8802615 	stw	r2,152(sp)
802129c4:	003f9006 	br	80212808 <__reset+0xfa1f2808>
802129c8:	04a5c83a 	sub	r18,zero,r18
802129cc:	07000b44 	movi	fp,45
802129d0:	9004c03a 	cmpne	r2,r18,zero
802129d4:	04e7c83a 	sub	r19,zero,r19
802129d8:	df001d85 	stb	fp,118(sp)
802129dc:	98a7c83a 	sub	r19,r19,r2
802129e0:	48009f16 	blt	r9,zero,80212c60 <___vfiprintf_internal_r+0x1338>
802129e4:	00bfdfc4 	movi	r2,-129
802129e8:	a0a8703a 	and	r20,r20,r2
802129ec:	003dd006 	br	80212130 <__reset+0xfa1f2130>
802129f0:	70004c26 	beq	r14,zero,80212b24 <___vfiprintf_internal_r+0x11fc>
802129f4:	00800084 	movi	r2,2
802129f8:	d8c01d04 	addi	r3,sp,116
802129fc:	d8c00015 	stw	r3,0(sp)
80212a00:	d8800115 	stw	r2,4(sp)
80212a04:	01000044 	movi	r4,1
80212a08:	d811883a 	mov	r8,sp
80212a0c:	003f7306 	br	802127dc <__reset+0xfa1f27dc>
80212a10:	a080100c 	andi	r2,r20,64
80212a14:	da802217 	ldw	r10,136(sp)
80212a18:	103e0626 	beq	r2,zero,80212234 <__reset+0xfa1f2234>
80212a1c:	5480000f 	ldh	r18,0(r10)
80212a20:	52800104 	addi	r10,r10,4
80212a24:	da802215 	stw	r10,136(sp)
80212a28:	9027d7fa 	srai	r19,r18,31
80212a2c:	9805883a 	mov	r2,r19
80212a30:	003db806 	br	80212114 <__reset+0xfa1f2114>
80212a34:	a080040c 	andi	r2,r20,16
80212a38:	1000091e 	bne	r2,zero,80212a60 <___vfiprintf_internal_r+0x1138>
80212a3c:	a2c0100c 	andi	r11,r20,64
80212a40:	58000726 	beq	r11,zero,80212a60 <___vfiprintf_internal_r+0x1138>
80212a44:	da802217 	ldw	r10,136(sp)
80212a48:	50800017 	ldw	r2,0(r10)
80212a4c:	52800104 	addi	r10,r10,4
80212a50:	da802215 	stw	r10,136(sp)
80212a54:	da802317 	ldw	r10,140(sp)
80212a58:	1280000d 	sth	r10,0(r2)
80212a5c:	003be706 	br	802119fc <__reset+0xfa1f19fc>
80212a60:	da802217 	ldw	r10,136(sp)
80212a64:	50800017 	ldw	r2,0(r10)
80212a68:	52800104 	addi	r10,r10,4
80212a6c:	da802215 	stw	r10,136(sp)
80212a70:	da802317 	ldw	r10,140(sp)
80212a74:	12800015 	stw	r10,0(r2)
80212a78:	003be006 	br	802119fc <__reset+0xfa1f19fc>
80212a7c:	a080100c 	andi	r2,r20,64
80212a80:	da802217 	ldw	r10,136(sp)
80212a84:	10003026 	beq	r2,zero,80212b48 <___vfiprintf_internal_r+0x1220>
80212a88:	5480000b 	ldhu	r18,0(r10)
80212a8c:	52800104 	addi	r10,r10,4
80212a90:	0027883a 	mov	r19,zero
80212a94:	da802215 	stw	r10,136(sp)
80212a98:	003d8006 	br	8021209c <__reset+0xfa1f209c>
80212a9c:	80c00007 	ldb	r3,0(r16)
80212aa0:	003c0006 	br	80211aa4 <__reset+0xfa1f1aa4>
80212aa4:	a080100c 	andi	r2,r20,64
80212aa8:	d8001d85 	stb	zero,118(sp)
80212aac:	da802217 	ldw	r10,136(sp)
80212ab0:	1000201e 	bne	r2,zero,80212b34 <___vfiprintf_internal_r+0x120c>
80212ab4:	50800104 	addi	r2,r10,4
80212ab8:	54800017 	ldw	r18,0(r10)
80212abc:	0027883a 	mov	r19,zero
80212ac0:	483def0e 	bge	r9,zero,80212280 <__reset+0xfa1f2280>
80212ac4:	94c6b03a 	or	r3,r18,r19
80212ac8:	d8802215 	stw	r2,136(sp)
80212acc:	183d4e1e 	bne	r3,zero,80212008 <__reset+0xfa1f2008>
80212ad0:	0039883a 	mov	fp,zero
80212ad4:	0005883a 	mov	r2,zero
80212ad8:	003e0606 	br	802122f4 <__reset+0xfa1f22f4>
80212adc:	d9402117 	ldw	r5,132(sp)
80212ae0:	d9002017 	ldw	r4,128(sp)
80212ae4:	d9801a04 	addi	r6,sp,104
80212ae8:	da402c15 	stw	r9,176(sp)
80212aec:	db802a15 	stw	r14,168(sp)
80212af0:	02118140 	call	80211814 <__sprint_r.part.0>
80212af4:	da402c17 	ldw	r9,176(sp)
80212af8:	db802a17 	ldw	r14,168(sp)
80212afc:	103ede1e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
80212b00:	d9401b17 	ldw	r5,108(sp)
80212b04:	d8801c17 	ldw	r2,112(sp)
80212b08:	d811883a 	mov	r8,sp
80212b0c:	29000044 	addi	r4,r5,1
80212b10:	003e7406 	br	802124e4 <__reset+0xfa1f24e4>
80212b14:	00bfffc4 	movi	r2,-1
80212b18:	003c5806 	br	80211c7c <__reset+0xfa1f1c7c>
80212b1c:	d811883a 	mov	r8,sp
80212b20:	003ee806 	br	802126c4 <__reset+0xfa1f26c4>
80212b24:	000b883a 	mov	r5,zero
80212b28:	01000044 	movi	r4,1
80212b2c:	d811883a 	mov	r8,sp
80212b30:	003e7c06 	br	80212524 <__reset+0xfa1f2524>
80212b34:	50800104 	addi	r2,r10,4
80212b38:	5480000b 	ldhu	r18,0(r10)
80212b3c:	0027883a 	mov	r19,zero
80212b40:	483dcf0e 	bge	r9,zero,80212280 <__reset+0xfa1f2280>
80212b44:	003fdf06 	br	80212ac4 <__reset+0xfa1f2ac4>
80212b48:	54800017 	ldw	r18,0(r10)
80212b4c:	52800104 	addi	r10,r10,4
80212b50:	0027883a 	mov	r19,zero
80212b54:	da802215 	stw	r10,136(sp)
80212b58:	003d5006 	br	8021209c <__reset+0xfa1f209c>
80212b5c:	50800104 	addi	r2,r10,4
80212b60:	5480000b 	ldhu	r18,0(r10)
80212b64:	0027883a 	mov	r19,zero
80212b68:	483f7d0e 	bge	r9,zero,80212960 <__reset+0xfa1f2960>
80212b6c:	003ddc06 	br	802122e0 <__reset+0xfa1f22e0>
80212b70:	d8c02215 	stw	r3,136(sp)
80212b74:	0039883a 	mov	fp,zero
80212b78:	003ddb06 	br	802122e8 <__reset+0xfa1f22e8>
80212b7c:	02a008b4 	movhi	r10,32802
80212b80:	52b6b404 	addi	r10,r10,-9520
80212b84:	da802415 	stw	r10,144(sp)
80212b88:	003e8306 	br	80212598 <__reset+0xfa1f2598>
80212b8c:	d8801c17 	ldw	r2,112(sp)
80212b90:	dd002117 	ldw	r20,132(sp)
80212b94:	103eb926 	beq	r2,zero,8021267c <__reset+0xfa1f267c>
80212b98:	d9002017 	ldw	r4,128(sp)
80212b9c:	d9801a04 	addi	r6,sp,104
80212ba0:	a00b883a 	mov	r5,r20
80212ba4:	02118140 	call	80211814 <__sprint_r.part.0>
80212ba8:	003eb406 	br	8021267c <__reset+0xfa1f267c>
80212bac:	80c00043 	ldbu	r3,1(r16)
80212bb0:	a5000814 	ori	r20,r20,32
80212bb4:	84000044 	addi	r16,r16,1
80212bb8:	18c03fcc 	andi	r3,r3,255
80212bbc:	18c0201c 	xori	r3,r3,128
80212bc0:	18ffe004 	addi	r3,r3,-128
80212bc4:	003bb706 	br	80211aa4 <__reset+0xfa1f1aa4>
80212bc8:	a809883a 	mov	r4,r21
80212bcc:	d8c02a15 	stw	r3,168(sp)
80212bd0:	da002b15 	stw	r8,172(sp)
80212bd4:	0206de00 	call	80206de0 <strlen>
80212bd8:	d8c02a17 	ldw	r3,168(sp)
80212bdc:	1027883a 	mov	r19,r2
80212be0:	df001d83 	ldbu	fp,118(sp)
80212be4:	d8c02215 	stw	r3,136(sp)
80212be8:	0013883a 	mov	r9,zero
80212bec:	da002b17 	ldw	r8,172(sp)
80212bf0:	003c4d06 	br	80211d28 <__reset+0xfa1f1d28>
80212bf4:	d9402117 	ldw	r5,132(sp)
80212bf8:	d9002017 	ldw	r4,128(sp)
80212bfc:	d9801a04 	addi	r6,sp,104
80212c00:	da402c15 	stw	r9,176(sp)
80212c04:	02118140 	call	80211814 <__sprint_r.part.0>
80212c08:	da402c17 	ldw	r9,176(sp)
80212c0c:	103e9a1e 	bne	r2,zero,80212678 <__reset+0xfa1f2678>
80212c10:	d9401b17 	ldw	r5,108(sp)
80212c14:	d8801c17 	ldw	r2,112(sp)
80212c18:	d811883a 	mov	r8,sp
80212c1c:	29000044 	addi	r4,r5,1
80212c20:	003e4206 	br	8021252c <__reset+0xfa1f252c>
80212c24:	d9401b17 	ldw	r5,108(sp)
80212c28:	012008b4 	movhi	r4,32802
80212c2c:	2136b804 	addi	r4,r4,-9504
80212c30:	d9002415 	stw	r4,144(sp)
80212c34:	29400044 	addi	r5,r5,1
80212c38:	003c6d06 	br	80211df0 <__reset+0xfa1f1df0>
80212c3c:	0039883a 	mov	fp,zero
80212c40:	00800084 	movi	r2,2
80212c44:	10803fcc 	andi	r2,r2,255
80212c48:	01000044 	movi	r4,1
80212c4c:	11001e26 	beq	r2,r4,80212cc8 <___vfiprintf_internal_r+0x13a0>
80212c50:	01000084 	movi	r4,2
80212c54:	11001e1e 	bne	r2,r4,80212cd0 <___vfiprintf_internal_r+0x13a8>
80212c58:	1829883a 	mov	r20,r3
80212c5c:	003eea06 	br	80212808 <__reset+0xfa1f2808>
80212c60:	a007883a 	mov	r3,r20
80212c64:	00800044 	movi	r2,1
80212c68:	003ff606 	br	80212c44 <__reset+0xfa1f2c44>
80212c6c:	00800184 	movi	r2,6
80212c70:	1240012e 	bgeu	r2,r9,80212c78 <___vfiprintf_internal_r+0x1350>
80212c74:	1013883a 	mov	r9,r2
80212c78:	4827883a 	mov	r19,r9
80212c7c:	4825883a 	mov	r18,r9
80212c80:	48001516 	blt	r9,zero,80212cd8 <___vfiprintf_internal_r+0x13b0>
80212c84:	056008b4 	movhi	r21,32802
80212c88:	d8c02215 	stw	r3,136(sp)
80212c8c:	ad764904 	addi	r21,r21,-9948
80212c90:	003d1406 	br	802120e4 <__reset+0xfa1f20e4>
80212c94:	02a008b4 	movhi	r10,32802
80212c98:	52b6b404 	addi	r10,r10,-9520
80212c9c:	da802415 	stw	r10,144(sp)
80212ca0:	200d883a 	mov	r6,r4
80212ca4:	003c9106 	br	80211eec <__reset+0xfa1f1eec>
80212ca8:	5021883a 	mov	r16,r10
80212cac:	0013883a 	mov	r9,zero
80212cb0:	003b7d06 	br	80211aa8 <__reset+0xfa1f1aa8>
80212cb4:	4827883a 	mov	r19,r9
80212cb8:	df001d83 	ldbu	fp,118(sp)
80212cbc:	d8c02215 	stw	r3,136(sp)
80212cc0:	0013883a 	mov	r9,zero
80212cc4:	003c1806 	br	80211d28 <__reset+0xfa1f1d28>
80212cc8:	1829883a 	mov	r20,r3
80212ccc:	003d1806 	br	80212130 <__reset+0xfa1f2130>
80212cd0:	1829883a 	mov	r20,r3
80212cd4:	003ccd06 	br	8021200c <__reset+0xfa1f200c>
80212cd8:	0025883a 	mov	r18,zero
80212cdc:	003fe906 	br	80212c84 <__reset+0xfa1f2c84>
80212ce0:	d8802217 	ldw	r2,136(sp)
80212ce4:	80c00043 	ldbu	r3,1(r16)
80212ce8:	5021883a 	mov	r16,r10
80212cec:	12400017 	ldw	r9,0(r2)
80212cf0:	10800104 	addi	r2,r2,4
80212cf4:	d8802215 	stw	r2,136(sp)
80212cf8:	483faf0e 	bge	r9,zero,80212bb8 <__reset+0xfa1f2bb8>
80212cfc:	18c03fcc 	andi	r3,r3,255
80212d00:	18c0201c 	xori	r3,r3,128
80212d04:	027fffc4 	movi	r9,-1
80212d08:	18ffe004 	addi	r3,r3,-128
80212d0c:	003b6506 	br	80211aa4 <__reset+0xfa1f1aa4>
80212d10:	d9c01d85 	stb	r7,118(sp)
80212d14:	003ca006 	br	80211f98 <__reset+0xfa1f1f98>
80212d18:	d9c01d85 	stb	r7,118(sp)
80212d1c:	003cad06 	br	80211fd4 <__reset+0xfa1f1fd4>
80212d20:	d9c01d85 	stb	r7,118(sp)
80212d24:	003d7d06 	br	8021231c <__reset+0xfa1f231c>
80212d28:	d9c01d85 	stb	r7,118(sp)
80212d2c:	003d5f06 	br	802122ac <__reset+0xfa1f22ac>
80212d30:	a080004c 	andi	r2,r20,1
80212d34:	0039883a 	mov	fp,zero
80212d38:	10000526 	beq	r2,zero,80212d50 <___vfiprintf_internal_r+0x1428>
80212d3c:	00800c04 	movi	r2,48
80212d40:	d88019c5 	stb	r2,103(sp)
80212d44:	dcc02717 	ldw	r19,156(sp)
80212d48:	dd4019c4 	addi	r21,sp,103
80212d4c:	003bf606 	br	80211d28 <__reset+0xfa1f1d28>
80212d50:	0027883a 	mov	r19,zero
80212d54:	dd401a04 	addi	r21,sp,104
80212d58:	003bf306 	br	80211d28 <__reset+0xfa1f1d28>
80212d5c:	d9c01d85 	stb	r7,118(sp)
80212d60:	003dc806 	br	80212484 <__reset+0xfa1f2484>
80212d64:	d9c01d85 	stb	r7,118(sp)
80212d68:	003d3a06 	br	80212254 <__reset+0xfa1f2254>
80212d6c:	d9c01d85 	stb	r7,118(sp)
80212d70:	003d2a06 	br	8021221c <__reset+0xfa1f221c>
80212d74:	d9c01d85 	stb	r7,118(sp)
80212d78:	003cde06 	br	802120f4 <__reset+0xfa1f20f4>
80212d7c:	d9c01d85 	stb	r7,118(sp)
80212d80:	003cbc06 	br	80212074 <__reset+0xfa1f2074>

80212d84 <__vfiprintf_internal>:
80212d84:	00a008b4 	movhi	r2,32802
80212d88:	10be8104 	addi	r2,r2,-1532
80212d8c:	300f883a 	mov	r7,r6
80212d90:	280d883a 	mov	r6,r5
80212d94:	200b883a 	mov	r5,r4
80212d98:	11000017 	ldw	r4,0(r2)
80212d9c:	02119281 	jmpi	80211928 <___vfiprintf_internal_r>

80212da0 <__sbprintf>:
80212da0:	2880030b 	ldhu	r2,12(r5)
80212da4:	2ac01917 	ldw	r11,100(r5)
80212da8:	2a80038b 	ldhu	r10,14(r5)
80212dac:	2a400717 	ldw	r9,28(r5)
80212db0:	2a000917 	ldw	r8,36(r5)
80212db4:	defee204 	addi	sp,sp,-1144
80212db8:	00c10004 	movi	r3,1024
80212dbc:	dc011a15 	stw	r16,1128(sp)
80212dc0:	10bfff4c 	andi	r2,r2,65533
80212dc4:	2821883a 	mov	r16,r5
80212dc8:	d8cb883a 	add	r5,sp,r3
80212dcc:	dc811c15 	stw	r18,1136(sp)
80212dd0:	dc411b15 	stw	r17,1132(sp)
80212dd4:	dfc11d15 	stw	ra,1140(sp)
80212dd8:	2025883a 	mov	r18,r4
80212ddc:	d881030d 	sth	r2,1036(sp)
80212de0:	dac11915 	stw	r11,1124(sp)
80212de4:	da81038d 	sth	r10,1038(sp)
80212de8:	da410715 	stw	r9,1052(sp)
80212dec:	da010915 	stw	r8,1060(sp)
80212df0:	dec10015 	stw	sp,1024(sp)
80212df4:	dec10415 	stw	sp,1040(sp)
80212df8:	d8c10215 	stw	r3,1032(sp)
80212dfc:	d8c10515 	stw	r3,1044(sp)
80212e00:	d8010615 	stw	zero,1048(sp)
80212e04:	02119280 	call	80211928 <___vfiprintf_internal_r>
80212e08:	1023883a 	mov	r17,r2
80212e0c:	10000416 	blt	r2,zero,80212e20 <__sbprintf+0x80>
80212e10:	d9410004 	addi	r5,sp,1024
80212e14:	9009883a 	mov	r4,r18
80212e18:	020cf180 	call	8020cf18 <_fflush_r>
80212e1c:	10000d1e 	bne	r2,zero,80212e54 <__sbprintf+0xb4>
80212e20:	d881030b 	ldhu	r2,1036(sp)
80212e24:	1080100c 	andi	r2,r2,64
80212e28:	10000326 	beq	r2,zero,80212e38 <__sbprintf+0x98>
80212e2c:	8080030b 	ldhu	r2,12(r16)
80212e30:	10801014 	ori	r2,r2,64
80212e34:	8080030d 	sth	r2,12(r16)
80212e38:	8805883a 	mov	r2,r17
80212e3c:	dfc11d17 	ldw	ra,1140(sp)
80212e40:	dc811c17 	ldw	r18,1136(sp)
80212e44:	dc411b17 	ldw	r17,1132(sp)
80212e48:	dc011a17 	ldw	r16,1128(sp)
80212e4c:	dec11e04 	addi	sp,sp,1144
80212e50:	f800283a 	ret
80212e54:	047fffc4 	movi	r17,-1
80212e58:	003ff106 	br	80212e20 <__reset+0xfa1f2e20>

80212e5c <_write_r>:
80212e5c:	defffd04 	addi	sp,sp,-12
80212e60:	2805883a 	mov	r2,r5
80212e64:	dc000015 	stw	r16,0(sp)
80212e68:	042008b4 	movhi	r16,32802
80212e6c:	dc400115 	stw	r17,4(sp)
80212e70:	300b883a 	mov	r5,r6
80212e74:	843ea604 	addi	r16,r16,-1384
80212e78:	2023883a 	mov	r17,r4
80212e7c:	380d883a 	mov	r6,r7
80212e80:	1009883a 	mov	r4,r2
80212e84:	dfc00215 	stw	ra,8(sp)
80212e88:	80000015 	stw	zero,0(r16)
80212e8c:	02175f40 	call	802175f4 <write>
80212e90:	00ffffc4 	movi	r3,-1
80212e94:	10c00526 	beq	r2,r3,80212eac <_write_r+0x50>
80212e98:	dfc00217 	ldw	ra,8(sp)
80212e9c:	dc400117 	ldw	r17,4(sp)
80212ea0:	dc000017 	ldw	r16,0(sp)
80212ea4:	dec00304 	addi	sp,sp,12
80212ea8:	f800283a 	ret
80212eac:	80c00017 	ldw	r3,0(r16)
80212eb0:	183ff926 	beq	r3,zero,80212e98 <__reset+0xfa1f2e98>
80212eb4:	88c00015 	stw	r3,0(r17)
80212eb8:	003ff706 	br	80212e98 <__reset+0xfa1f2e98>

80212ebc <_close_r>:
80212ebc:	defffd04 	addi	sp,sp,-12
80212ec0:	dc000015 	stw	r16,0(sp)
80212ec4:	042008b4 	movhi	r16,32802
80212ec8:	dc400115 	stw	r17,4(sp)
80212ecc:	843ea604 	addi	r16,r16,-1384
80212ed0:	2023883a 	mov	r17,r4
80212ed4:	2809883a 	mov	r4,r5
80212ed8:	dfc00215 	stw	ra,8(sp)
80212edc:	80000015 	stw	zero,0(r16)
80212ee0:	0216b5c0 	call	80216b5c <close>
80212ee4:	00ffffc4 	movi	r3,-1
80212ee8:	10c00526 	beq	r2,r3,80212f00 <_close_r+0x44>
80212eec:	dfc00217 	ldw	ra,8(sp)
80212ef0:	dc400117 	ldw	r17,4(sp)
80212ef4:	dc000017 	ldw	r16,0(sp)
80212ef8:	dec00304 	addi	sp,sp,12
80212efc:	f800283a 	ret
80212f00:	80c00017 	ldw	r3,0(r16)
80212f04:	183ff926 	beq	r3,zero,80212eec <__reset+0xfa1f2eec>
80212f08:	88c00015 	stw	r3,0(r17)
80212f0c:	003ff706 	br	80212eec <__reset+0xfa1f2eec>

80212f10 <_calloc_r>:
80212f10:	298b383a 	mul	r5,r5,r6
80212f14:	defffe04 	addi	sp,sp,-8
80212f18:	dfc00115 	stw	ra,4(sp)
80212f1c:	dc000015 	stw	r16,0(sp)
80212f20:	020e0540 	call	8020e054 <_malloc_r>
80212f24:	10002926 	beq	r2,zero,80212fcc <_calloc_r+0xbc>
80212f28:	11bfff17 	ldw	r6,-4(r2)
80212f2c:	1021883a 	mov	r16,r2
80212f30:	00bfff04 	movi	r2,-4
80212f34:	308c703a 	and	r6,r6,r2
80212f38:	00c00904 	movi	r3,36
80212f3c:	308d883a 	add	r6,r6,r2
80212f40:	19801636 	bltu	r3,r6,80212f9c <_calloc_r+0x8c>
80212f44:	008004c4 	movi	r2,19
80212f48:	11800b2e 	bgeu	r2,r6,80212f78 <_calloc_r+0x68>
80212f4c:	80000015 	stw	zero,0(r16)
80212f50:	80000115 	stw	zero,4(r16)
80212f54:	008006c4 	movi	r2,27
80212f58:	11801a2e 	bgeu	r2,r6,80212fc4 <_calloc_r+0xb4>
80212f5c:	80000215 	stw	zero,8(r16)
80212f60:	80000315 	stw	zero,12(r16)
80212f64:	30c0151e 	bne	r6,r3,80212fbc <_calloc_r+0xac>
80212f68:	80000415 	stw	zero,16(r16)
80212f6c:	80800604 	addi	r2,r16,24
80212f70:	80000515 	stw	zero,20(r16)
80212f74:	00000106 	br	80212f7c <_calloc_r+0x6c>
80212f78:	8005883a 	mov	r2,r16
80212f7c:	10000015 	stw	zero,0(r2)
80212f80:	10000115 	stw	zero,4(r2)
80212f84:	10000215 	stw	zero,8(r2)
80212f88:	8005883a 	mov	r2,r16
80212f8c:	dfc00117 	ldw	ra,4(sp)
80212f90:	dc000017 	ldw	r16,0(sp)
80212f94:	dec00204 	addi	sp,sp,8
80212f98:	f800283a 	ret
80212f9c:	000b883a 	mov	r5,zero
80212fa0:	8009883a 	mov	r4,r16
80212fa4:	020eaa00 	call	8020eaa0 <memset>
80212fa8:	8005883a 	mov	r2,r16
80212fac:	dfc00117 	ldw	ra,4(sp)
80212fb0:	dc000017 	ldw	r16,0(sp)
80212fb4:	dec00204 	addi	sp,sp,8
80212fb8:	f800283a 	ret
80212fbc:	80800404 	addi	r2,r16,16
80212fc0:	003fee06 	br	80212f7c <__reset+0xfa1f2f7c>
80212fc4:	80800204 	addi	r2,r16,8
80212fc8:	003fec06 	br	80212f7c <__reset+0xfa1f2f7c>
80212fcc:	0005883a 	mov	r2,zero
80212fd0:	003fee06 	br	80212f8c <__reset+0xfa1f2f8c>

80212fd4 <_fclose_r>:
80212fd4:	28003926 	beq	r5,zero,802130bc <_fclose_r+0xe8>
80212fd8:	defffc04 	addi	sp,sp,-16
80212fdc:	dc400115 	stw	r17,4(sp)
80212fe0:	dc000015 	stw	r16,0(sp)
80212fe4:	dfc00315 	stw	ra,12(sp)
80212fe8:	dc800215 	stw	r18,8(sp)
80212fec:	2023883a 	mov	r17,r4
80212ff0:	2821883a 	mov	r16,r5
80212ff4:	20000226 	beq	r4,zero,80213000 <_fclose_r+0x2c>
80212ff8:	20800e17 	ldw	r2,56(r4)
80212ffc:	10002726 	beq	r2,zero,8021309c <_fclose_r+0xc8>
80213000:	8080030f 	ldh	r2,12(r16)
80213004:	1000071e 	bne	r2,zero,80213024 <_fclose_r+0x50>
80213008:	0005883a 	mov	r2,zero
8021300c:	dfc00317 	ldw	ra,12(sp)
80213010:	dc800217 	ldw	r18,8(sp)
80213014:	dc400117 	ldw	r17,4(sp)
80213018:	dc000017 	ldw	r16,0(sp)
8021301c:	dec00404 	addi	sp,sp,16
80213020:	f800283a 	ret
80213024:	800b883a 	mov	r5,r16
80213028:	8809883a 	mov	r4,r17
8021302c:	020ccfc0 	call	8020ccfc <__sflush_r>
80213030:	1025883a 	mov	r18,r2
80213034:	80800b17 	ldw	r2,44(r16)
80213038:	10000426 	beq	r2,zero,8021304c <_fclose_r+0x78>
8021303c:	81400717 	ldw	r5,28(r16)
80213040:	8809883a 	mov	r4,r17
80213044:	103ee83a 	callr	r2
80213048:	10001616 	blt	r2,zero,802130a4 <_fclose_r+0xd0>
8021304c:	8080030b 	ldhu	r2,12(r16)
80213050:	1080200c 	andi	r2,r2,128
80213054:	1000151e 	bne	r2,zero,802130ac <_fclose_r+0xd8>
80213058:	81400c17 	ldw	r5,48(r16)
8021305c:	28000526 	beq	r5,zero,80213074 <_fclose_r+0xa0>
80213060:	80801004 	addi	r2,r16,64
80213064:	28800226 	beq	r5,r2,80213070 <_fclose_r+0x9c>
80213068:	8809883a 	mov	r4,r17
8021306c:	020d4680 	call	8020d468 <_free_r>
80213070:	80000c15 	stw	zero,48(r16)
80213074:	81401117 	ldw	r5,68(r16)
80213078:	28000326 	beq	r5,zero,80213088 <_fclose_r+0xb4>
8021307c:	8809883a 	mov	r4,r17
80213080:	020d4680 	call	8020d468 <_free_r>
80213084:	80001115 	stw	zero,68(r16)
80213088:	020d3040 	call	8020d304 <__sfp_lock_acquire>
8021308c:	8000030d 	sth	zero,12(r16)
80213090:	020d3080 	call	8020d308 <__sfp_lock_release>
80213094:	9005883a 	mov	r2,r18
80213098:	003fdc06 	br	8021300c <__reset+0xfa1f300c>
8021309c:	020d2f40 	call	8020d2f4 <__sinit>
802130a0:	003fd706 	br	80213000 <__reset+0xfa1f3000>
802130a4:	04bfffc4 	movi	r18,-1
802130a8:	003fe806 	br	8021304c <__reset+0xfa1f304c>
802130ac:	81400417 	ldw	r5,16(r16)
802130b0:	8809883a 	mov	r4,r17
802130b4:	020d4680 	call	8020d468 <_free_r>
802130b8:	003fe706 	br	80213058 <__reset+0xfa1f3058>
802130bc:	0005883a 	mov	r2,zero
802130c0:	f800283a 	ret

802130c4 <fclose>:
802130c4:	00a008b4 	movhi	r2,32802
802130c8:	10be8104 	addi	r2,r2,-1532
802130cc:	200b883a 	mov	r5,r4
802130d0:	11000017 	ldw	r4,0(r2)
802130d4:	0212fd41 	jmpi	80212fd4 <_fclose_r>

802130d8 <__fputwc>:
802130d8:	defff804 	addi	sp,sp,-32
802130dc:	dcc00415 	stw	r19,16(sp)
802130e0:	dc800315 	stw	r18,12(sp)
802130e4:	dc000115 	stw	r16,4(sp)
802130e8:	dfc00715 	stw	ra,28(sp)
802130ec:	dd400615 	stw	r21,24(sp)
802130f0:	dd000515 	stw	r20,20(sp)
802130f4:	dc400215 	stw	r17,8(sp)
802130f8:	2027883a 	mov	r19,r4
802130fc:	2825883a 	mov	r18,r5
80213100:	3021883a 	mov	r16,r6
80213104:	020de440 	call	8020de44 <__locale_mb_cur_max>
80213108:	00c00044 	movi	r3,1
8021310c:	10c03e26 	beq	r2,r3,80213208 <__fputwc+0x130>
80213110:	81c01704 	addi	r7,r16,92
80213114:	900d883a 	mov	r6,r18
80213118:	d80b883a 	mov	r5,sp
8021311c:	9809883a 	mov	r4,r19
80213120:	02135a80 	call	802135a8 <_wcrtomb_r>
80213124:	1029883a 	mov	r20,r2
80213128:	00bfffc4 	movi	r2,-1
8021312c:	a0802026 	beq	r20,r2,802131b0 <__fputwc+0xd8>
80213130:	d9400003 	ldbu	r5,0(sp)
80213134:	a0001c26 	beq	r20,zero,802131a8 <__fputwc+0xd0>
80213138:	0023883a 	mov	r17,zero
8021313c:	05400284 	movi	r21,10
80213140:	00000906 	br	80213168 <__fputwc+0x90>
80213144:	80800017 	ldw	r2,0(r16)
80213148:	11400005 	stb	r5,0(r2)
8021314c:	80c00017 	ldw	r3,0(r16)
80213150:	18c00044 	addi	r3,r3,1
80213154:	80c00015 	stw	r3,0(r16)
80213158:	8c400044 	addi	r17,r17,1
8021315c:	dc45883a 	add	r2,sp,r17
80213160:	8d00112e 	bgeu	r17,r20,802131a8 <__fputwc+0xd0>
80213164:	11400003 	ldbu	r5,0(r2)
80213168:	80c00217 	ldw	r3,8(r16)
8021316c:	18ffffc4 	addi	r3,r3,-1
80213170:	80c00215 	stw	r3,8(r16)
80213174:	183ff30e 	bge	r3,zero,80213144 <__reset+0xfa1f3144>
80213178:	80800617 	ldw	r2,24(r16)
8021317c:	18801916 	blt	r3,r2,802131e4 <__fputwc+0x10c>
80213180:	80800017 	ldw	r2,0(r16)
80213184:	11400005 	stb	r5,0(r2)
80213188:	80800017 	ldw	r2,0(r16)
8021318c:	10c00003 	ldbu	r3,0(r2)
80213190:	10800044 	addi	r2,r2,1
80213194:	1d402326 	beq	r3,r21,80213224 <__fputwc+0x14c>
80213198:	80800015 	stw	r2,0(r16)
8021319c:	8c400044 	addi	r17,r17,1
802131a0:	dc45883a 	add	r2,sp,r17
802131a4:	8d3fef36 	bltu	r17,r20,80213164 <__reset+0xfa1f3164>
802131a8:	9005883a 	mov	r2,r18
802131ac:	00000406 	br	802131c0 <__fputwc+0xe8>
802131b0:	80c0030b 	ldhu	r3,12(r16)
802131b4:	a005883a 	mov	r2,r20
802131b8:	18c01014 	ori	r3,r3,64
802131bc:	80c0030d 	sth	r3,12(r16)
802131c0:	dfc00717 	ldw	ra,28(sp)
802131c4:	dd400617 	ldw	r21,24(sp)
802131c8:	dd000517 	ldw	r20,20(sp)
802131cc:	dcc00417 	ldw	r19,16(sp)
802131d0:	dc800317 	ldw	r18,12(sp)
802131d4:	dc400217 	ldw	r17,8(sp)
802131d8:	dc000117 	ldw	r16,4(sp)
802131dc:	dec00804 	addi	sp,sp,32
802131e0:	f800283a 	ret
802131e4:	800d883a 	mov	r6,r16
802131e8:	29403fcc 	andi	r5,r5,255
802131ec:	9809883a 	mov	r4,r19
802131f0:	02134500 	call	80213450 <__swbuf_r>
802131f4:	10bfffe0 	cmpeqi	r2,r2,-1
802131f8:	10803fcc 	andi	r2,r2,255
802131fc:	103fd626 	beq	r2,zero,80213158 <__reset+0xfa1f3158>
80213200:	00bfffc4 	movi	r2,-1
80213204:	003fee06 	br	802131c0 <__reset+0xfa1f31c0>
80213208:	90ffffc4 	addi	r3,r18,-1
8021320c:	01003f84 	movi	r4,254
80213210:	20ffbf36 	bltu	r4,r3,80213110 <__reset+0xfa1f3110>
80213214:	900b883a 	mov	r5,r18
80213218:	dc800005 	stb	r18,0(sp)
8021321c:	1029883a 	mov	r20,r2
80213220:	003fc506 	br	80213138 <__reset+0xfa1f3138>
80213224:	800d883a 	mov	r6,r16
80213228:	a80b883a 	mov	r5,r21
8021322c:	9809883a 	mov	r4,r19
80213230:	02134500 	call	80213450 <__swbuf_r>
80213234:	10bfffe0 	cmpeqi	r2,r2,-1
80213238:	003fef06 	br	802131f8 <__reset+0xfa1f31f8>

8021323c <_fputwc_r>:
8021323c:	3080030b 	ldhu	r2,12(r6)
80213240:	10c8000c 	andi	r3,r2,8192
80213244:	1800051e 	bne	r3,zero,8021325c <_fputwc_r+0x20>
80213248:	30c01917 	ldw	r3,100(r6)
8021324c:	10880014 	ori	r2,r2,8192
80213250:	3080030d 	sth	r2,12(r6)
80213254:	18880014 	ori	r2,r3,8192
80213258:	30801915 	stw	r2,100(r6)
8021325c:	02130d81 	jmpi	802130d8 <__fputwc>

80213260 <fputwc>:
80213260:	00a008b4 	movhi	r2,32802
80213264:	defffc04 	addi	sp,sp,-16
80213268:	10be8104 	addi	r2,r2,-1532
8021326c:	dc000115 	stw	r16,4(sp)
80213270:	14000017 	ldw	r16,0(r2)
80213274:	dc400215 	stw	r17,8(sp)
80213278:	dfc00315 	stw	ra,12(sp)
8021327c:	2023883a 	mov	r17,r4
80213280:	80000226 	beq	r16,zero,8021328c <fputwc+0x2c>
80213284:	80800e17 	ldw	r2,56(r16)
80213288:	10001026 	beq	r2,zero,802132cc <fputwc+0x6c>
8021328c:	2880030b 	ldhu	r2,12(r5)
80213290:	10c8000c 	andi	r3,r2,8192
80213294:	1800051e 	bne	r3,zero,802132ac <fputwc+0x4c>
80213298:	28c01917 	ldw	r3,100(r5)
8021329c:	10880014 	ori	r2,r2,8192
802132a0:	2880030d 	sth	r2,12(r5)
802132a4:	18880014 	ori	r2,r3,8192
802132a8:	28801915 	stw	r2,100(r5)
802132ac:	280d883a 	mov	r6,r5
802132b0:	8009883a 	mov	r4,r16
802132b4:	880b883a 	mov	r5,r17
802132b8:	dfc00317 	ldw	ra,12(sp)
802132bc:	dc400217 	ldw	r17,8(sp)
802132c0:	dc000117 	ldw	r16,4(sp)
802132c4:	dec00404 	addi	sp,sp,16
802132c8:	02130d81 	jmpi	802130d8 <__fputwc>
802132cc:	8009883a 	mov	r4,r16
802132d0:	d9400015 	stw	r5,0(sp)
802132d4:	020d2f40 	call	8020d2f4 <__sinit>
802132d8:	d9400017 	ldw	r5,0(sp)
802132dc:	003feb06 	br	8021328c <__reset+0xfa1f328c>

802132e0 <_fstat_r>:
802132e0:	defffd04 	addi	sp,sp,-12
802132e4:	2805883a 	mov	r2,r5
802132e8:	dc000015 	stw	r16,0(sp)
802132ec:	042008b4 	movhi	r16,32802
802132f0:	dc400115 	stw	r17,4(sp)
802132f4:	843ea604 	addi	r16,r16,-1384
802132f8:	2023883a 	mov	r17,r4
802132fc:	300b883a 	mov	r5,r6
80213300:	1009883a 	mov	r4,r2
80213304:	dfc00215 	stw	ra,8(sp)
80213308:	80000015 	stw	zero,0(r16)
8021330c:	0216cb40 	call	80216cb4 <fstat>
80213310:	00ffffc4 	movi	r3,-1
80213314:	10c00526 	beq	r2,r3,8021332c <_fstat_r+0x4c>
80213318:	dfc00217 	ldw	ra,8(sp)
8021331c:	dc400117 	ldw	r17,4(sp)
80213320:	dc000017 	ldw	r16,0(sp)
80213324:	dec00304 	addi	sp,sp,12
80213328:	f800283a 	ret
8021332c:	80c00017 	ldw	r3,0(r16)
80213330:	183ff926 	beq	r3,zero,80213318 <__reset+0xfa1f3318>
80213334:	88c00015 	stw	r3,0(r17)
80213338:	003ff706 	br	80213318 <__reset+0xfa1f3318>

8021333c <_isatty_r>:
8021333c:	defffd04 	addi	sp,sp,-12
80213340:	dc000015 	stw	r16,0(sp)
80213344:	042008b4 	movhi	r16,32802
80213348:	dc400115 	stw	r17,4(sp)
8021334c:	843ea604 	addi	r16,r16,-1384
80213350:	2023883a 	mov	r17,r4
80213354:	2809883a 	mov	r4,r5
80213358:	dfc00215 	stw	ra,8(sp)
8021335c:	80000015 	stw	zero,0(r16)
80213360:	0216f200 	call	80216f20 <isatty>
80213364:	00ffffc4 	movi	r3,-1
80213368:	10c00526 	beq	r2,r3,80213380 <_isatty_r+0x44>
8021336c:	dfc00217 	ldw	ra,8(sp)
80213370:	dc400117 	ldw	r17,4(sp)
80213374:	dc000017 	ldw	r16,0(sp)
80213378:	dec00304 	addi	sp,sp,12
8021337c:	f800283a 	ret
80213380:	80c00017 	ldw	r3,0(r16)
80213384:	183ff926 	beq	r3,zero,8021336c <__reset+0xfa1f336c>
80213388:	88c00015 	stw	r3,0(r17)
8021338c:	003ff706 	br	8021336c <__reset+0xfa1f336c>

80213390 <_lseek_r>:
80213390:	defffd04 	addi	sp,sp,-12
80213394:	2805883a 	mov	r2,r5
80213398:	dc000015 	stw	r16,0(sp)
8021339c:	042008b4 	movhi	r16,32802
802133a0:	dc400115 	stw	r17,4(sp)
802133a4:	300b883a 	mov	r5,r6
802133a8:	843ea604 	addi	r16,r16,-1384
802133ac:	2023883a 	mov	r17,r4
802133b0:	380d883a 	mov	r6,r7
802133b4:	1009883a 	mov	r4,r2
802133b8:	dfc00215 	stw	ra,8(sp)
802133bc:	80000015 	stw	zero,0(r16)
802133c0:	02170000 	call	80217000 <lseek>
802133c4:	00ffffc4 	movi	r3,-1
802133c8:	10c00526 	beq	r2,r3,802133e0 <_lseek_r+0x50>
802133cc:	dfc00217 	ldw	ra,8(sp)
802133d0:	dc400117 	ldw	r17,4(sp)
802133d4:	dc000017 	ldw	r16,0(sp)
802133d8:	dec00304 	addi	sp,sp,12
802133dc:	f800283a 	ret
802133e0:	80c00017 	ldw	r3,0(r16)
802133e4:	183ff926 	beq	r3,zero,802133cc <__reset+0xfa1f33cc>
802133e8:	88c00015 	stw	r3,0(r17)
802133ec:	003ff706 	br	802133cc <__reset+0xfa1f33cc>

802133f0 <_read_r>:
802133f0:	defffd04 	addi	sp,sp,-12
802133f4:	2805883a 	mov	r2,r5
802133f8:	dc000015 	stw	r16,0(sp)
802133fc:	042008b4 	movhi	r16,32802
80213400:	dc400115 	stw	r17,4(sp)
80213404:	300b883a 	mov	r5,r6
80213408:	843ea604 	addi	r16,r16,-1384
8021340c:	2023883a 	mov	r17,r4
80213410:	380d883a 	mov	r6,r7
80213414:	1009883a 	mov	r4,r2
80213418:	dfc00215 	stw	ra,8(sp)
8021341c:	80000015 	stw	zero,0(r16)
80213420:	02171d40 	call	802171d4 <read>
80213424:	00ffffc4 	movi	r3,-1
80213428:	10c00526 	beq	r2,r3,80213440 <_read_r+0x50>
8021342c:	dfc00217 	ldw	ra,8(sp)
80213430:	dc400117 	ldw	r17,4(sp)
80213434:	dc000017 	ldw	r16,0(sp)
80213438:	dec00304 	addi	sp,sp,12
8021343c:	f800283a 	ret
80213440:	80c00017 	ldw	r3,0(r16)
80213444:	183ff926 	beq	r3,zero,8021342c <__reset+0xfa1f342c>
80213448:	88c00015 	stw	r3,0(r17)
8021344c:	003ff706 	br	8021342c <__reset+0xfa1f342c>

80213450 <__swbuf_r>:
80213450:	defffb04 	addi	sp,sp,-20
80213454:	dcc00315 	stw	r19,12(sp)
80213458:	dc800215 	stw	r18,8(sp)
8021345c:	dc000015 	stw	r16,0(sp)
80213460:	dfc00415 	stw	ra,16(sp)
80213464:	dc400115 	stw	r17,4(sp)
80213468:	2025883a 	mov	r18,r4
8021346c:	2827883a 	mov	r19,r5
80213470:	3021883a 	mov	r16,r6
80213474:	20000226 	beq	r4,zero,80213480 <__swbuf_r+0x30>
80213478:	20800e17 	ldw	r2,56(r4)
8021347c:	10004226 	beq	r2,zero,80213588 <__swbuf_r+0x138>
80213480:	80800617 	ldw	r2,24(r16)
80213484:	8100030b 	ldhu	r4,12(r16)
80213488:	80800215 	stw	r2,8(r16)
8021348c:	2080020c 	andi	r2,r4,8
80213490:	10003626 	beq	r2,zero,8021356c <__swbuf_r+0x11c>
80213494:	80c00417 	ldw	r3,16(r16)
80213498:	18003426 	beq	r3,zero,8021356c <__swbuf_r+0x11c>
8021349c:	2088000c 	andi	r2,r4,8192
802134a0:	9c403fcc 	andi	r17,r19,255
802134a4:	10001a26 	beq	r2,zero,80213510 <__swbuf_r+0xc0>
802134a8:	80800017 	ldw	r2,0(r16)
802134ac:	81000517 	ldw	r4,20(r16)
802134b0:	10c7c83a 	sub	r3,r2,r3
802134b4:	1900200e 	bge	r3,r4,80213538 <__swbuf_r+0xe8>
802134b8:	18c00044 	addi	r3,r3,1
802134bc:	81000217 	ldw	r4,8(r16)
802134c0:	11400044 	addi	r5,r2,1
802134c4:	81400015 	stw	r5,0(r16)
802134c8:	213fffc4 	addi	r4,r4,-1
802134cc:	81000215 	stw	r4,8(r16)
802134d0:	14c00005 	stb	r19,0(r2)
802134d4:	80800517 	ldw	r2,20(r16)
802134d8:	10c01e26 	beq	r2,r3,80213554 <__swbuf_r+0x104>
802134dc:	8080030b 	ldhu	r2,12(r16)
802134e0:	1080004c 	andi	r2,r2,1
802134e4:	10000226 	beq	r2,zero,802134f0 <__swbuf_r+0xa0>
802134e8:	00800284 	movi	r2,10
802134ec:	88801926 	beq	r17,r2,80213554 <__swbuf_r+0x104>
802134f0:	8805883a 	mov	r2,r17
802134f4:	dfc00417 	ldw	ra,16(sp)
802134f8:	dcc00317 	ldw	r19,12(sp)
802134fc:	dc800217 	ldw	r18,8(sp)
80213500:	dc400117 	ldw	r17,4(sp)
80213504:	dc000017 	ldw	r16,0(sp)
80213508:	dec00504 	addi	sp,sp,20
8021350c:	f800283a 	ret
80213510:	81401917 	ldw	r5,100(r16)
80213514:	00b7ffc4 	movi	r2,-8193
80213518:	21080014 	ori	r4,r4,8192
8021351c:	2884703a 	and	r2,r5,r2
80213520:	80801915 	stw	r2,100(r16)
80213524:	80800017 	ldw	r2,0(r16)
80213528:	8100030d 	sth	r4,12(r16)
8021352c:	81000517 	ldw	r4,20(r16)
80213530:	10c7c83a 	sub	r3,r2,r3
80213534:	193fe016 	blt	r3,r4,802134b8 <__reset+0xfa1f34b8>
80213538:	800b883a 	mov	r5,r16
8021353c:	9009883a 	mov	r4,r18
80213540:	020cf180 	call	8020cf18 <_fflush_r>
80213544:	1000071e 	bne	r2,zero,80213564 <__swbuf_r+0x114>
80213548:	80800017 	ldw	r2,0(r16)
8021354c:	00c00044 	movi	r3,1
80213550:	003fda06 	br	802134bc <__reset+0xfa1f34bc>
80213554:	800b883a 	mov	r5,r16
80213558:	9009883a 	mov	r4,r18
8021355c:	020cf180 	call	8020cf18 <_fflush_r>
80213560:	103fe326 	beq	r2,zero,802134f0 <__reset+0xfa1f34f0>
80213564:	00bfffc4 	movi	r2,-1
80213568:	003fe206 	br	802134f4 <__reset+0xfa1f34f4>
8021356c:	800b883a 	mov	r5,r16
80213570:	9009883a 	mov	r4,r18
80213574:	020b3200 	call	8020b320 <__swsetup_r>
80213578:	103ffa1e 	bne	r2,zero,80213564 <__reset+0xfa1f3564>
8021357c:	8100030b 	ldhu	r4,12(r16)
80213580:	80c00417 	ldw	r3,16(r16)
80213584:	003fc506 	br	8021349c <__reset+0xfa1f349c>
80213588:	020d2f40 	call	8020d2f4 <__sinit>
8021358c:	003fbc06 	br	80213480 <__reset+0xfa1f3480>

80213590 <__swbuf>:
80213590:	00a008b4 	movhi	r2,32802
80213594:	10be8104 	addi	r2,r2,-1532
80213598:	280d883a 	mov	r6,r5
8021359c:	200b883a 	mov	r5,r4
802135a0:	11000017 	ldw	r4,0(r2)
802135a4:	02134501 	jmpi	80213450 <__swbuf_r>

802135a8 <_wcrtomb_r>:
802135a8:	defff604 	addi	sp,sp,-40
802135ac:	00a008b4 	movhi	r2,32802
802135b0:	dc800815 	stw	r18,32(sp)
802135b4:	dc400715 	stw	r17,28(sp)
802135b8:	dc000615 	stw	r16,24(sp)
802135bc:	10be8504 	addi	r2,r2,-1516
802135c0:	dfc00915 	stw	ra,36(sp)
802135c4:	2021883a 	mov	r16,r4
802135c8:	3823883a 	mov	r17,r7
802135cc:	14800017 	ldw	r18,0(r2)
802135d0:	28001426 	beq	r5,zero,80213624 <_wcrtomb_r+0x7c>
802135d4:	d9400415 	stw	r5,16(sp)
802135d8:	d9800515 	stw	r6,20(sp)
802135dc:	020de380 	call	8020de38 <__locale_charset>
802135e0:	d9800517 	ldw	r6,20(sp)
802135e4:	d9400417 	ldw	r5,16(sp)
802135e8:	100f883a 	mov	r7,r2
802135ec:	dc400015 	stw	r17,0(sp)
802135f0:	8009883a 	mov	r4,r16
802135f4:	903ee83a 	callr	r18
802135f8:	00ffffc4 	movi	r3,-1
802135fc:	10c0031e 	bne	r2,r3,8021360c <_wcrtomb_r+0x64>
80213600:	88000015 	stw	zero,0(r17)
80213604:	00c02284 	movi	r3,138
80213608:	80c00015 	stw	r3,0(r16)
8021360c:	dfc00917 	ldw	ra,36(sp)
80213610:	dc800817 	ldw	r18,32(sp)
80213614:	dc400717 	ldw	r17,28(sp)
80213618:	dc000617 	ldw	r16,24(sp)
8021361c:	dec00a04 	addi	sp,sp,40
80213620:	f800283a 	ret
80213624:	020de380 	call	8020de38 <__locale_charset>
80213628:	100f883a 	mov	r7,r2
8021362c:	dc400015 	stw	r17,0(sp)
80213630:	000d883a 	mov	r6,zero
80213634:	d9400104 	addi	r5,sp,4
80213638:	8009883a 	mov	r4,r16
8021363c:	903ee83a 	callr	r18
80213640:	003fed06 	br	802135f8 <__reset+0xfa1f35f8>

80213644 <wcrtomb>:
80213644:	defff604 	addi	sp,sp,-40
80213648:	00a008b4 	movhi	r2,32802
8021364c:	dc800615 	stw	r18,24(sp)
80213650:	dc400515 	stw	r17,20(sp)
80213654:	10be8104 	addi	r2,r2,-1532
80213658:	dfc00915 	stw	ra,36(sp)
8021365c:	dd000815 	stw	r20,32(sp)
80213660:	dcc00715 	stw	r19,28(sp)
80213664:	dc000415 	stw	r16,16(sp)
80213668:	3025883a 	mov	r18,r6
8021366c:	14400017 	ldw	r17,0(r2)
80213670:	20001926 	beq	r4,zero,802136d8 <wcrtomb+0x94>
80213674:	00a008b4 	movhi	r2,32802
80213678:	10be8504 	addi	r2,r2,-1516
8021367c:	15000017 	ldw	r20,0(r2)
80213680:	2021883a 	mov	r16,r4
80213684:	2827883a 	mov	r19,r5
80213688:	020de380 	call	8020de38 <__locale_charset>
8021368c:	100f883a 	mov	r7,r2
80213690:	dc800015 	stw	r18,0(sp)
80213694:	980d883a 	mov	r6,r19
80213698:	800b883a 	mov	r5,r16
8021369c:	8809883a 	mov	r4,r17
802136a0:	a03ee83a 	callr	r20
802136a4:	00ffffc4 	movi	r3,-1
802136a8:	10c0031e 	bne	r2,r3,802136b8 <wcrtomb+0x74>
802136ac:	90000015 	stw	zero,0(r18)
802136b0:	00c02284 	movi	r3,138
802136b4:	88c00015 	stw	r3,0(r17)
802136b8:	dfc00917 	ldw	ra,36(sp)
802136bc:	dd000817 	ldw	r20,32(sp)
802136c0:	dcc00717 	ldw	r19,28(sp)
802136c4:	dc800617 	ldw	r18,24(sp)
802136c8:	dc400517 	ldw	r17,20(sp)
802136cc:	dc000417 	ldw	r16,16(sp)
802136d0:	dec00a04 	addi	sp,sp,40
802136d4:	f800283a 	ret
802136d8:	00a008b4 	movhi	r2,32802
802136dc:	10be8504 	addi	r2,r2,-1516
802136e0:	14000017 	ldw	r16,0(r2)
802136e4:	020de380 	call	8020de38 <__locale_charset>
802136e8:	100f883a 	mov	r7,r2
802136ec:	dc800015 	stw	r18,0(sp)
802136f0:	000d883a 	mov	r6,zero
802136f4:	d9400104 	addi	r5,sp,4
802136f8:	8809883a 	mov	r4,r17
802136fc:	803ee83a 	callr	r16
80213700:	003fe806 	br	802136a4 <__reset+0xfa1f36a4>

80213704 <__ascii_wctomb>:
80213704:	28000526 	beq	r5,zero,8021371c <__ascii_wctomb+0x18>
80213708:	00803fc4 	movi	r2,255
8021370c:	11800536 	bltu	r2,r6,80213724 <__ascii_wctomb+0x20>
80213710:	29800005 	stb	r6,0(r5)
80213714:	00800044 	movi	r2,1
80213718:	f800283a 	ret
8021371c:	0005883a 	mov	r2,zero
80213720:	f800283a 	ret
80213724:	00802284 	movi	r2,138
80213728:	20800015 	stw	r2,0(r4)
8021372c:	00bfffc4 	movi	r2,-1
80213730:	f800283a 	ret

80213734 <_wctomb_r>:
80213734:	00a008b4 	movhi	r2,32802
80213738:	defff904 	addi	sp,sp,-28
8021373c:	10be8504 	addi	r2,r2,-1516
80213740:	dfc00615 	stw	ra,24(sp)
80213744:	dc400515 	stw	r17,20(sp)
80213748:	dc000415 	stw	r16,16(sp)
8021374c:	3823883a 	mov	r17,r7
80213750:	14000017 	ldw	r16,0(r2)
80213754:	d9000115 	stw	r4,4(sp)
80213758:	d9400215 	stw	r5,8(sp)
8021375c:	d9800315 	stw	r6,12(sp)
80213760:	020de380 	call	8020de38 <__locale_charset>
80213764:	d9800317 	ldw	r6,12(sp)
80213768:	d9400217 	ldw	r5,8(sp)
8021376c:	d9000117 	ldw	r4,4(sp)
80213770:	100f883a 	mov	r7,r2
80213774:	dc400015 	stw	r17,0(sp)
80213778:	803ee83a 	callr	r16
8021377c:	dfc00617 	ldw	ra,24(sp)
80213780:	dc400517 	ldw	r17,20(sp)
80213784:	dc000417 	ldw	r16,16(sp)
80213788:	dec00704 	addi	sp,sp,28
8021378c:	f800283a 	ret

80213790 <__udivdi3>:
80213790:	defff504 	addi	sp,sp,-44
80213794:	dcc00415 	stw	r19,16(sp)
80213798:	dc000115 	stw	r16,4(sp)
8021379c:	dfc00a15 	stw	ra,40(sp)
802137a0:	df000915 	stw	fp,36(sp)
802137a4:	ddc00815 	stw	r23,32(sp)
802137a8:	dd800715 	stw	r22,28(sp)
802137ac:	dd400615 	stw	r21,24(sp)
802137b0:	dd000515 	stw	r20,20(sp)
802137b4:	dc800315 	stw	r18,12(sp)
802137b8:	dc400215 	stw	r17,8(sp)
802137bc:	2027883a 	mov	r19,r4
802137c0:	2821883a 	mov	r16,r5
802137c4:	3800411e 	bne	r7,zero,802138cc <__udivdi3+0x13c>
802137c8:	3023883a 	mov	r17,r6
802137cc:	2025883a 	mov	r18,r4
802137d0:	2980522e 	bgeu	r5,r6,8021391c <__udivdi3+0x18c>
802137d4:	00bfffd4 	movui	r2,65535
802137d8:	282d883a 	mov	r22,r5
802137dc:	1180a836 	bltu	r2,r6,80213a80 <__udivdi3+0x2f0>
802137e0:	00803fc4 	movi	r2,255
802137e4:	1185803a 	cmpltu	r2,r2,r6
802137e8:	100490fa 	slli	r2,r2,3
802137ec:	3086d83a 	srl	r3,r6,r2
802137f0:	012008b4 	movhi	r4,32802
802137f4:	2135f884 	addi	r4,r4,-10270
802137f8:	20c7883a 	add	r3,r4,r3
802137fc:	18c00003 	ldbu	r3,0(r3)
80213800:	1885883a 	add	r2,r3,r2
80213804:	00c00804 	movi	r3,32
80213808:	1887c83a 	sub	r3,r3,r2
8021380c:	18000526 	beq	r3,zero,80213824 <__udivdi3+0x94>
80213810:	80e0983a 	sll	r16,r16,r3
80213814:	9884d83a 	srl	r2,r19,r2
80213818:	30e2983a 	sll	r17,r6,r3
8021381c:	98e4983a 	sll	r18,r19,r3
80213820:	142cb03a 	or	r22,r2,r16
80213824:	882ad43a 	srli	r21,r17,16
80213828:	b009883a 	mov	r4,r22
8021382c:	8d3fffcc 	andi	r20,r17,65535
80213830:	a80b883a 	mov	r5,r21
80213834:	021439c0 	call	8021439c <__umodsi3>
80213838:	b009883a 	mov	r4,r22
8021383c:	a80b883a 	mov	r5,r21
80213840:	1027883a 	mov	r19,r2
80213844:	02143380 	call	80214338 <__udivsi3>
80213848:	102d883a 	mov	r22,r2
8021384c:	9826943a 	slli	r19,r19,16
80213850:	9004d43a 	srli	r2,r18,16
80213854:	a5a1383a 	mul	r16,r20,r22
80213858:	14c4b03a 	or	r2,r2,r19
8021385c:	1400052e 	bgeu	r2,r16,80213874 <__udivdi3+0xe4>
80213860:	1445883a 	add	r2,r2,r17
80213864:	b0ffffc4 	addi	r3,r22,-1
80213868:	14400136 	bltu	r2,r17,80213870 <__udivdi3+0xe0>
8021386c:	14012336 	bltu	r2,r16,80213cfc <__udivdi3+0x56c>
80213870:	182d883a 	mov	r22,r3
80213874:	1421c83a 	sub	r16,r2,r16
80213878:	a80b883a 	mov	r5,r21
8021387c:	8009883a 	mov	r4,r16
80213880:	021439c0 	call	8021439c <__umodsi3>
80213884:	1027883a 	mov	r19,r2
80213888:	a80b883a 	mov	r5,r21
8021388c:	8009883a 	mov	r4,r16
80213890:	02143380 	call	80214338 <__udivsi3>
80213894:	9826943a 	slli	r19,r19,16
80213898:	a0a9383a 	mul	r20,r20,r2
8021389c:	94bfffcc 	andi	r18,r18,65535
802138a0:	94e4b03a 	or	r18,r18,r19
802138a4:	9500052e 	bgeu	r18,r20,802138bc <__udivdi3+0x12c>
802138a8:	8ca5883a 	add	r18,r17,r18
802138ac:	10ffffc4 	addi	r3,r2,-1
802138b0:	9440f136 	bltu	r18,r17,80213c78 <__udivdi3+0x4e8>
802138b4:	9500f02e 	bgeu	r18,r20,80213c78 <__udivdi3+0x4e8>
802138b8:	10bfff84 	addi	r2,r2,-2
802138bc:	b00c943a 	slli	r6,r22,16
802138c0:	0007883a 	mov	r3,zero
802138c4:	3084b03a 	or	r2,r6,r2
802138c8:	00005906 	br	80213a30 <__udivdi3+0x2a0>
802138cc:	29c05636 	bltu	r5,r7,80213a28 <__udivdi3+0x298>
802138d0:	00bfffd4 	movui	r2,65535
802138d4:	11c0622e 	bgeu	r2,r7,80213a60 <__udivdi3+0x2d0>
802138d8:	00804034 	movhi	r2,256
802138dc:	10bfffc4 	addi	r2,r2,-1
802138e0:	11c0ee36 	bltu	r2,r7,80213c9c <__udivdi3+0x50c>
802138e4:	00800404 	movi	r2,16
802138e8:	3886d83a 	srl	r3,r7,r2
802138ec:	012008b4 	movhi	r4,32802
802138f0:	2135f884 	addi	r4,r4,-10270
802138f4:	20c7883a 	add	r3,r4,r3
802138f8:	18c00003 	ldbu	r3,0(r3)
802138fc:	05400804 	movi	r21,32
80213900:	1885883a 	add	r2,r3,r2
80213904:	a8abc83a 	sub	r21,r21,r2
80213908:	a800621e 	bne	r21,zero,80213a94 <__udivdi3+0x304>
8021390c:	3c00e936 	bltu	r7,r16,80213cb4 <__udivdi3+0x524>
80213910:	9985403a 	cmpgeu	r2,r19,r6
80213914:	0007883a 	mov	r3,zero
80213918:	00004506 	br	80213a30 <__udivdi3+0x2a0>
8021391c:	3000041e 	bne	r6,zero,80213930 <__udivdi3+0x1a0>
80213920:	000b883a 	mov	r5,zero
80213924:	01000044 	movi	r4,1
80213928:	02143380 	call	80214338 <__udivsi3>
8021392c:	1023883a 	mov	r17,r2
80213930:	00bfffd4 	movui	r2,65535
80213934:	14404e2e 	bgeu	r2,r17,80213a70 <__udivdi3+0x2e0>
80213938:	00804034 	movhi	r2,256
8021393c:	10bfffc4 	addi	r2,r2,-1
80213940:	1440d836 	bltu	r2,r17,80213ca4 <__udivdi3+0x514>
80213944:	00800404 	movi	r2,16
80213948:	8886d83a 	srl	r3,r17,r2
8021394c:	012008b4 	movhi	r4,32802
80213950:	2135f884 	addi	r4,r4,-10270
80213954:	20c7883a 	add	r3,r4,r3
80213958:	18c00003 	ldbu	r3,0(r3)
8021395c:	1885883a 	add	r2,r3,r2
80213960:	00c00804 	movi	r3,32
80213964:	1887c83a 	sub	r3,r3,r2
80213968:	18008f1e 	bne	r3,zero,80213ba8 <__udivdi3+0x418>
8021396c:	882ad43a 	srli	r21,r17,16
80213970:	8461c83a 	sub	r16,r16,r17
80213974:	8d3fffcc 	andi	r20,r17,65535
80213978:	00c00044 	movi	r3,1
8021397c:	8009883a 	mov	r4,r16
80213980:	a80b883a 	mov	r5,r21
80213984:	d8c00015 	stw	r3,0(sp)
80213988:	021439c0 	call	8021439c <__umodsi3>
8021398c:	8009883a 	mov	r4,r16
80213990:	a80b883a 	mov	r5,r21
80213994:	1027883a 	mov	r19,r2
80213998:	02143380 	call	80214338 <__udivsi3>
8021399c:	9826943a 	slli	r19,r19,16
802139a0:	9008d43a 	srli	r4,r18,16
802139a4:	1521383a 	mul	r16,r2,r20
802139a8:	102d883a 	mov	r22,r2
802139ac:	24c8b03a 	or	r4,r4,r19
802139b0:	d8c00017 	ldw	r3,0(sp)
802139b4:	2400052e 	bgeu	r4,r16,802139cc <__udivdi3+0x23c>
802139b8:	2449883a 	add	r4,r4,r17
802139bc:	b0bfffc4 	addi	r2,r22,-1
802139c0:	24400136 	bltu	r4,r17,802139c8 <__udivdi3+0x238>
802139c4:	2400ca36 	bltu	r4,r16,80213cf0 <__udivdi3+0x560>
802139c8:	102d883a 	mov	r22,r2
802139cc:	2421c83a 	sub	r16,r4,r16
802139d0:	a80b883a 	mov	r5,r21
802139d4:	8009883a 	mov	r4,r16
802139d8:	d8c00015 	stw	r3,0(sp)
802139dc:	021439c0 	call	8021439c <__umodsi3>
802139e0:	1027883a 	mov	r19,r2
802139e4:	a80b883a 	mov	r5,r21
802139e8:	8009883a 	mov	r4,r16
802139ec:	02143380 	call	80214338 <__udivsi3>
802139f0:	9826943a 	slli	r19,r19,16
802139f4:	1529383a 	mul	r20,r2,r20
802139f8:	94bfffcc 	andi	r18,r18,65535
802139fc:	94e4b03a 	or	r18,r18,r19
80213a00:	d8c00017 	ldw	r3,0(sp)
80213a04:	9500052e 	bgeu	r18,r20,80213a1c <__udivdi3+0x28c>
80213a08:	8ca5883a 	add	r18,r17,r18
80213a0c:	113fffc4 	addi	r4,r2,-1
80213a10:	94409736 	bltu	r18,r17,80213c70 <__udivdi3+0x4e0>
80213a14:	9500962e 	bgeu	r18,r20,80213c70 <__udivdi3+0x4e0>
80213a18:	10bfff84 	addi	r2,r2,-2
80213a1c:	b00c943a 	slli	r6,r22,16
80213a20:	3084b03a 	or	r2,r6,r2
80213a24:	00000206 	br	80213a30 <__udivdi3+0x2a0>
80213a28:	0007883a 	mov	r3,zero
80213a2c:	0005883a 	mov	r2,zero
80213a30:	dfc00a17 	ldw	ra,40(sp)
80213a34:	df000917 	ldw	fp,36(sp)
80213a38:	ddc00817 	ldw	r23,32(sp)
80213a3c:	dd800717 	ldw	r22,28(sp)
80213a40:	dd400617 	ldw	r21,24(sp)
80213a44:	dd000517 	ldw	r20,20(sp)
80213a48:	dcc00417 	ldw	r19,16(sp)
80213a4c:	dc800317 	ldw	r18,12(sp)
80213a50:	dc400217 	ldw	r17,8(sp)
80213a54:	dc000117 	ldw	r16,4(sp)
80213a58:	dec00b04 	addi	sp,sp,44
80213a5c:	f800283a 	ret
80213a60:	00803fc4 	movi	r2,255
80213a64:	11c5803a 	cmpltu	r2,r2,r7
80213a68:	100490fa 	slli	r2,r2,3
80213a6c:	003f9e06 	br	802138e8 <__reset+0xfa1f38e8>
80213a70:	00803fc4 	movi	r2,255
80213a74:	1445803a 	cmpltu	r2,r2,r17
80213a78:	100490fa 	slli	r2,r2,3
80213a7c:	003fb206 	br	80213948 <__reset+0xfa1f3948>
80213a80:	00804034 	movhi	r2,256
80213a84:	10bfffc4 	addi	r2,r2,-1
80213a88:	11808836 	bltu	r2,r6,80213cac <__udivdi3+0x51c>
80213a8c:	00800404 	movi	r2,16
80213a90:	003f5606 	br	802137ec <__reset+0xfa1f37ec>
80213a94:	30aed83a 	srl	r23,r6,r2
80213a98:	3d4e983a 	sll	r7,r7,r21
80213a9c:	80acd83a 	srl	r22,r16,r2
80213aa0:	9884d83a 	srl	r2,r19,r2
80213aa4:	3deeb03a 	or	r23,r7,r23
80213aa8:	b824d43a 	srli	r18,r23,16
80213aac:	8560983a 	sll	r16,r16,r21
80213ab0:	b009883a 	mov	r4,r22
80213ab4:	900b883a 	mov	r5,r18
80213ab8:	3568983a 	sll	r20,r6,r21
80213abc:	1420b03a 	or	r16,r2,r16
80213ac0:	021439c0 	call	8021439c <__umodsi3>
80213ac4:	b009883a 	mov	r4,r22
80213ac8:	900b883a 	mov	r5,r18
80213acc:	1023883a 	mov	r17,r2
80213ad0:	02143380 	call	80214338 <__udivsi3>
80213ad4:	8808943a 	slli	r4,r17,16
80213ad8:	bf3fffcc 	andi	fp,r23,65535
80213adc:	8006d43a 	srli	r3,r16,16
80213ae0:	e0a3383a 	mul	r17,fp,r2
80213ae4:	100d883a 	mov	r6,r2
80213ae8:	1906b03a 	or	r3,r3,r4
80213aec:	1c40042e 	bgeu	r3,r17,80213b00 <__udivdi3+0x370>
80213af0:	1dc7883a 	add	r3,r3,r23
80213af4:	10bfffc4 	addi	r2,r2,-1
80213af8:	1dc0752e 	bgeu	r3,r23,80213cd0 <__udivdi3+0x540>
80213afc:	100d883a 	mov	r6,r2
80213b00:	1c63c83a 	sub	r17,r3,r17
80213b04:	900b883a 	mov	r5,r18
80213b08:	8809883a 	mov	r4,r17
80213b0c:	d9800015 	stw	r6,0(sp)
80213b10:	021439c0 	call	8021439c <__umodsi3>
80213b14:	102d883a 	mov	r22,r2
80213b18:	8809883a 	mov	r4,r17
80213b1c:	900b883a 	mov	r5,r18
80213b20:	02143380 	call	80214338 <__udivsi3>
80213b24:	b02c943a 	slli	r22,r22,16
80213b28:	e089383a 	mul	r4,fp,r2
80213b2c:	843fffcc 	andi	r16,r16,65535
80213b30:	85a0b03a 	or	r16,r16,r22
80213b34:	d9800017 	ldw	r6,0(sp)
80213b38:	8100042e 	bgeu	r16,r4,80213b4c <__udivdi3+0x3bc>
80213b3c:	85e1883a 	add	r16,r16,r23
80213b40:	10ffffc4 	addi	r3,r2,-1
80213b44:	85c05e2e 	bgeu	r16,r23,80213cc0 <__udivdi3+0x530>
80213b48:	1805883a 	mov	r2,r3
80213b4c:	300c943a 	slli	r6,r6,16
80213b50:	a17fffcc 	andi	r5,r20,65535
80213b54:	a028d43a 	srli	r20,r20,16
80213b58:	3084b03a 	or	r2,r6,r2
80213b5c:	10ffffcc 	andi	r3,r2,65535
80213b60:	100cd43a 	srli	r6,r2,16
80213b64:	194f383a 	mul	r7,r3,r5
80213b68:	1d07383a 	mul	r3,r3,r20
80213b6c:	314b383a 	mul	r5,r6,r5
80213b70:	3810d43a 	srli	r8,r7,16
80213b74:	8121c83a 	sub	r16,r16,r4
80213b78:	1947883a 	add	r3,r3,r5
80213b7c:	40c7883a 	add	r3,r8,r3
80213b80:	350d383a 	mul	r6,r6,r20
80213b84:	1940022e 	bgeu	r3,r5,80213b90 <__udivdi3+0x400>
80213b88:	01000074 	movhi	r4,1
80213b8c:	310d883a 	add	r6,r6,r4
80213b90:	1828d43a 	srli	r20,r3,16
80213b94:	a18d883a 	add	r6,r20,r6
80213b98:	81803e36 	bltu	r16,r6,80213c94 <__udivdi3+0x504>
80213b9c:	81803826 	beq	r16,r6,80213c80 <__udivdi3+0x4f0>
80213ba0:	0007883a 	mov	r3,zero
80213ba4:	003fa206 	br	80213a30 <__reset+0xfa1f3a30>
80213ba8:	88e2983a 	sll	r17,r17,r3
80213bac:	80a8d83a 	srl	r20,r16,r2
80213bb0:	80e0983a 	sll	r16,r16,r3
80213bb4:	882ad43a 	srli	r21,r17,16
80213bb8:	9884d83a 	srl	r2,r19,r2
80213bbc:	a009883a 	mov	r4,r20
80213bc0:	a80b883a 	mov	r5,r21
80213bc4:	142eb03a 	or	r23,r2,r16
80213bc8:	98e4983a 	sll	r18,r19,r3
80213bcc:	021439c0 	call	8021439c <__umodsi3>
80213bd0:	a009883a 	mov	r4,r20
80213bd4:	a80b883a 	mov	r5,r21
80213bd8:	1021883a 	mov	r16,r2
80213bdc:	02143380 	call	80214338 <__udivsi3>
80213be0:	1039883a 	mov	fp,r2
80213be4:	8d3fffcc 	andi	r20,r17,65535
80213be8:	8020943a 	slli	r16,r16,16
80213bec:	b804d43a 	srli	r2,r23,16
80213bf0:	a72d383a 	mul	r22,r20,fp
80213bf4:	1404b03a 	or	r2,r2,r16
80213bf8:	1580062e 	bgeu	r2,r22,80213c14 <__udivdi3+0x484>
80213bfc:	1445883a 	add	r2,r2,r17
80213c00:	e0ffffc4 	addi	r3,fp,-1
80213c04:	14403836 	bltu	r2,r17,80213ce8 <__udivdi3+0x558>
80213c08:	1580372e 	bgeu	r2,r22,80213ce8 <__udivdi3+0x558>
80213c0c:	e73fff84 	addi	fp,fp,-2
80213c10:	1445883a 	add	r2,r2,r17
80213c14:	15adc83a 	sub	r22,r2,r22
80213c18:	a80b883a 	mov	r5,r21
80213c1c:	b009883a 	mov	r4,r22
80213c20:	021439c0 	call	8021439c <__umodsi3>
80213c24:	1027883a 	mov	r19,r2
80213c28:	b009883a 	mov	r4,r22
80213c2c:	a80b883a 	mov	r5,r21
80213c30:	02143380 	call	80214338 <__udivsi3>
80213c34:	9826943a 	slli	r19,r19,16
80213c38:	a0a1383a 	mul	r16,r20,r2
80213c3c:	b93fffcc 	andi	r4,r23,65535
80213c40:	24c8b03a 	or	r4,r4,r19
80213c44:	2400062e 	bgeu	r4,r16,80213c60 <__udivdi3+0x4d0>
80213c48:	2449883a 	add	r4,r4,r17
80213c4c:	10ffffc4 	addi	r3,r2,-1
80213c50:	24402336 	bltu	r4,r17,80213ce0 <__udivdi3+0x550>
80213c54:	2400222e 	bgeu	r4,r16,80213ce0 <__udivdi3+0x550>
80213c58:	10bfff84 	addi	r2,r2,-2
80213c5c:	2449883a 	add	r4,r4,r17
80213c60:	e038943a 	slli	fp,fp,16
80213c64:	2421c83a 	sub	r16,r4,r16
80213c68:	e086b03a 	or	r3,fp,r2
80213c6c:	003f4306 	br	8021397c <__reset+0xfa1f397c>
80213c70:	2005883a 	mov	r2,r4
80213c74:	003f6906 	br	80213a1c <__reset+0xfa1f3a1c>
80213c78:	1805883a 	mov	r2,r3
80213c7c:	003f0f06 	br	802138bc <__reset+0xfa1f38bc>
80213c80:	1806943a 	slli	r3,r3,16
80213c84:	9d66983a 	sll	r19,r19,r21
80213c88:	39ffffcc 	andi	r7,r7,65535
80213c8c:	19c7883a 	add	r3,r3,r7
80213c90:	98ffc32e 	bgeu	r19,r3,80213ba0 <__reset+0xfa1f3ba0>
80213c94:	10bfffc4 	addi	r2,r2,-1
80213c98:	003fc106 	br	80213ba0 <__reset+0xfa1f3ba0>
80213c9c:	00800604 	movi	r2,24
80213ca0:	003f1106 	br	802138e8 <__reset+0xfa1f38e8>
80213ca4:	00800604 	movi	r2,24
80213ca8:	003f2706 	br	80213948 <__reset+0xfa1f3948>
80213cac:	00800604 	movi	r2,24
80213cb0:	003ece06 	br	802137ec <__reset+0xfa1f37ec>
80213cb4:	0007883a 	mov	r3,zero
80213cb8:	00800044 	movi	r2,1
80213cbc:	003f5c06 	br	80213a30 <__reset+0xfa1f3a30>
80213cc0:	813fa12e 	bgeu	r16,r4,80213b48 <__reset+0xfa1f3b48>
80213cc4:	10bfff84 	addi	r2,r2,-2
80213cc8:	85e1883a 	add	r16,r16,r23
80213ccc:	003f9f06 	br	80213b4c <__reset+0xfa1f3b4c>
80213cd0:	1c7f8a2e 	bgeu	r3,r17,80213afc <__reset+0xfa1f3afc>
80213cd4:	31bfff84 	addi	r6,r6,-2
80213cd8:	1dc7883a 	add	r3,r3,r23
80213cdc:	003f8806 	br	80213b00 <__reset+0xfa1f3b00>
80213ce0:	1805883a 	mov	r2,r3
80213ce4:	003fde06 	br	80213c60 <__reset+0xfa1f3c60>
80213ce8:	1839883a 	mov	fp,r3
80213cec:	003fc906 	br	80213c14 <__reset+0xfa1f3c14>
80213cf0:	b5bfff84 	addi	r22,r22,-2
80213cf4:	2449883a 	add	r4,r4,r17
80213cf8:	003f3406 	br	802139cc <__reset+0xfa1f39cc>
80213cfc:	b5bfff84 	addi	r22,r22,-2
80213d00:	1445883a 	add	r2,r2,r17
80213d04:	003edb06 	br	80213874 <__reset+0xfa1f3874>

80213d08 <__umoddi3>:
80213d08:	defff404 	addi	sp,sp,-48
80213d0c:	df000a15 	stw	fp,40(sp)
80213d10:	dc400315 	stw	r17,12(sp)
80213d14:	dc000215 	stw	r16,8(sp)
80213d18:	dfc00b15 	stw	ra,44(sp)
80213d1c:	ddc00915 	stw	r23,36(sp)
80213d20:	dd800815 	stw	r22,32(sp)
80213d24:	dd400715 	stw	r21,28(sp)
80213d28:	dd000615 	stw	r20,24(sp)
80213d2c:	dcc00515 	stw	r19,20(sp)
80213d30:	dc800415 	stw	r18,16(sp)
80213d34:	2021883a 	mov	r16,r4
80213d38:	2823883a 	mov	r17,r5
80213d3c:	2839883a 	mov	fp,r5
80213d40:	38003c1e 	bne	r7,zero,80213e34 <__umoddi3+0x12c>
80213d44:	3027883a 	mov	r19,r6
80213d48:	2029883a 	mov	r20,r4
80213d4c:	2980512e 	bgeu	r5,r6,80213e94 <__umoddi3+0x18c>
80213d50:	00bfffd4 	movui	r2,65535
80213d54:	11809a36 	bltu	r2,r6,80213fc0 <__umoddi3+0x2b8>
80213d58:	01003fc4 	movi	r4,255
80213d5c:	2189803a 	cmpltu	r4,r4,r6
80213d60:	200890fa 	slli	r4,r4,3
80213d64:	3104d83a 	srl	r2,r6,r4
80213d68:	00e008b4 	movhi	r3,32802
80213d6c:	18f5f884 	addi	r3,r3,-10270
80213d70:	1885883a 	add	r2,r3,r2
80213d74:	10c00003 	ldbu	r3,0(r2)
80213d78:	00800804 	movi	r2,32
80213d7c:	1909883a 	add	r4,r3,r4
80213d80:	1125c83a 	sub	r18,r2,r4
80213d84:	90000526 	beq	r18,zero,80213d9c <__umoddi3+0x94>
80213d88:	8ca2983a 	sll	r17,r17,r18
80213d8c:	8108d83a 	srl	r4,r16,r4
80213d90:	34a6983a 	sll	r19,r6,r18
80213d94:	84a8983a 	sll	r20,r16,r18
80213d98:	2478b03a 	or	fp,r4,r17
80213d9c:	982ed43a 	srli	r23,r19,16
80213da0:	e009883a 	mov	r4,fp
80213da4:	9dbfffcc 	andi	r22,r19,65535
80213da8:	b80b883a 	mov	r5,r23
80213dac:	021439c0 	call	8021439c <__umodsi3>
80213db0:	e009883a 	mov	r4,fp
80213db4:	b80b883a 	mov	r5,r23
80213db8:	102b883a 	mov	r21,r2
80213dbc:	02143380 	call	80214338 <__udivsi3>
80213dc0:	a806943a 	slli	r3,r21,16
80213dc4:	a008d43a 	srli	r4,r20,16
80213dc8:	b085383a 	mul	r2,r22,r2
80213dcc:	20c8b03a 	or	r4,r4,r3
80213dd0:	2080032e 	bgeu	r4,r2,80213de0 <__umoddi3+0xd8>
80213dd4:	24c9883a 	add	r4,r4,r19
80213dd8:	24c00136 	bltu	r4,r19,80213de0 <__umoddi3+0xd8>
80213ddc:	20811036 	bltu	r4,r2,80214220 <__umoddi3+0x518>
80213de0:	20abc83a 	sub	r21,r4,r2
80213de4:	b80b883a 	mov	r5,r23
80213de8:	a809883a 	mov	r4,r21
80213dec:	021439c0 	call	8021439c <__umodsi3>
80213df0:	1023883a 	mov	r17,r2
80213df4:	b80b883a 	mov	r5,r23
80213df8:	a809883a 	mov	r4,r21
80213dfc:	02143380 	call	80214338 <__udivsi3>
80213e00:	8822943a 	slli	r17,r17,16
80213e04:	b085383a 	mul	r2,r22,r2
80213e08:	a0ffffcc 	andi	r3,r20,65535
80213e0c:	1c46b03a 	or	r3,r3,r17
80213e10:	1880042e 	bgeu	r3,r2,80213e24 <__umoddi3+0x11c>
80213e14:	1cc7883a 	add	r3,r3,r19
80213e18:	1cc00236 	bltu	r3,r19,80213e24 <__umoddi3+0x11c>
80213e1c:	1880012e 	bgeu	r3,r2,80213e24 <__umoddi3+0x11c>
80213e20:	1cc7883a 	add	r3,r3,r19
80213e24:	1885c83a 	sub	r2,r3,r2
80213e28:	1484d83a 	srl	r2,r2,r18
80213e2c:	0007883a 	mov	r3,zero
80213e30:	00004f06 	br	80213f70 <__umoddi3+0x268>
80213e34:	29c04c36 	bltu	r5,r7,80213f68 <__umoddi3+0x260>
80213e38:	00bfffd4 	movui	r2,65535
80213e3c:	11c0582e 	bgeu	r2,r7,80213fa0 <__umoddi3+0x298>
80213e40:	00804034 	movhi	r2,256
80213e44:	10bfffc4 	addi	r2,r2,-1
80213e48:	11c0e736 	bltu	r2,r7,802141e8 <__umoddi3+0x4e0>
80213e4c:	01000404 	movi	r4,16
80213e50:	3904d83a 	srl	r2,r7,r4
80213e54:	00e008b4 	movhi	r3,32802
80213e58:	18f5f884 	addi	r3,r3,-10270
80213e5c:	1885883a 	add	r2,r3,r2
80213e60:	14c00003 	ldbu	r19,0(r2)
80213e64:	00c00804 	movi	r3,32
80213e68:	9927883a 	add	r19,r19,r4
80213e6c:	1ce9c83a 	sub	r20,r3,r19
80213e70:	a000581e 	bne	r20,zero,80213fd4 <__umoddi3+0x2cc>
80213e74:	3c400136 	bltu	r7,r17,80213e7c <__umoddi3+0x174>
80213e78:	8180eb36 	bltu	r16,r6,80214228 <__umoddi3+0x520>
80213e7c:	8185c83a 	sub	r2,r16,r6
80213e80:	89e3c83a 	sub	r17,r17,r7
80213e84:	8089803a 	cmpltu	r4,r16,r2
80213e88:	8939c83a 	sub	fp,r17,r4
80213e8c:	e007883a 	mov	r3,fp
80213e90:	00003706 	br	80213f70 <__umoddi3+0x268>
80213e94:	3000041e 	bne	r6,zero,80213ea8 <__umoddi3+0x1a0>
80213e98:	000b883a 	mov	r5,zero
80213e9c:	01000044 	movi	r4,1
80213ea0:	02143380 	call	80214338 <__udivsi3>
80213ea4:	1027883a 	mov	r19,r2
80213ea8:	00bfffd4 	movui	r2,65535
80213eac:	14c0402e 	bgeu	r2,r19,80213fb0 <__umoddi3+0x2a8>
80213eb0:	00804034 	movhi	r2,256
80213eb4:	10bfffc4 	addi	r2,r2,-1
80213eb8:	14c0cd36 	bltu	r2,r19,802141f0 <__umoddi3+0x4e8>
80213ebc:	00800404 	movi	r2,16
80213ec0:	9886d83a 	srl	r3,r19,r2
80213ec4:	012008b4 	movhi	r4,32802
80213ec8:	2135f884 	addi	r4,r4,-10270
80213ecc:	20c7883a 	add	r3,r4,r3
80213ed0:	18c00003 	ldbu	r3,0(r3)
80213ed4:	1887883a 	add	r3,r3,r2
80213ed8:	00800804 	movi	r2,32
80213edc:	10e5c83a 	sub	r18,r2,r3
80213ee0:	9000901e 	bne	r18,zero,80214124 <__umoddi3+0x41c>
80213ee4:	982cd43a 	srli	r22,r19,16
80213ee8:	8ce3c83a 	sub	r17,r17,r19
80213eec:	9d7fffcc 	andi	r21,r19,65535
80213ef0:	b00b883a 	mov	r5,r22
80213ef4:	8809883a 	mov	r4,r17
80213ef8:	021439c0 	call	8021439c <__umodsi3>
80213efc:	8809883a 	mov	r4,r17
80213f00:	b00b883a 	mov	r5,r22
80213f04:	1021883a 	mov	r16,r2
80213f08:	02143380 	call	80214338 <__udivsi3>
80213f0c:	8006943a 	slli	r3,r16,16
80213f10:	a008d43a 	srli	r4,r20,16
80213f14:	1545383a 	mul	r2,r2,r21
80213f18:	20c8b03a 	or	r4,r4,r3
80213f1c:	2080042e 	bgeu	r4,r2,80213f30 <__umoddi3+0x228>
80213f20:	24c9883a 	add	r4,r4,r19
80213f24:	24c00236 	bltu	r4,r19,80213f30 <__umoddi3+0x228>
80213f28:	2080012e 	bgeu	r4,r2,80213f30 <__umoddi3+0x228>
80213f2c:	24c9883a 	add	r4,r4,r19
80213f30:	20a1c83a 	sub	r16,r4,r2
80213f34:	b00b883a 	mov	r5,r22
80213f38:	8009883a 	mov	r4,r16
80213f3c:	021439c0 	call	8021439c <__umodsi3>
80213f40:	1023883a 	mov	r17,r2
80213f44:	b00b883a 	mov	r5,r22
80213f48:	8009883a 	mov	r4,r16
80213f4c:	02143380 	call	80214338 <__udivsi3>
80213f50:	8822943a 	slli	r17,r17,16
80213f54:	1545383a 	mul	r2,r2,r21
80213f58:	a53fffcc 	andi	r20,r20,65535
80213f5c:	a446b03a 	or	r3,r20,r17
80213f60:	18bfb02e 	bgeu	r3,r2,80213e24 <__reset+0xfa1f3e24>
80213f64:	003fab06 	br	80213e14 <__reset+0xfa1f3e14>
80213f68:	2005883a 	mov	r2,r4
80213f6c:	2807883a 	mov	r3,r5
80213f70:	dfc00b17 	ldw	ra,44(sp)
80213f74:	df000a17 	ldw	fp,40(sp)
80213f78:	ddc00917 	ldw	r23,36(sp)
80213f7c:	dd800817 	ldw	r22,32(sp)
80213f80:	dd400717 	ldw	r21,28(sp)
80213f84:	dd000617 	ldw	r20,24(sp)
80213f88:	dcc00517 	ldw	r19,20(sp)
80213f8c:	dc800417 	ldw	r18,16(sp)
80213f90:	dc400317 	ldw	r17,12(sp)
80213f94:	dc000217 	ldw	r16,8(sp)
80213f98:	dec00c04 	addi	sp,sp,48
80213f9c:	f800283a 	ret
80213fa0:	04c03fc4 	movi	r19,255
80213fa4:	99c9803a 	cmpltu	r4,r19,r7
80213fa8:	200890fa 	slli	r4,r4,3
80213fac:	003fa806 	br	80213e50 <__reset+0xfa1f3e50>
80213fb0:	00803fc4 	movi	r2,255
80213fb4:	14c5803a 	cmpltu	r2,r2,r19
80213fb8:	100490fa 	slli	r2,r2,3
80213fbc:	003fc006 	br	80213ec0 <__reset+0xfa1f3ec0>
80213fc0:	00804034 	movhi	r2,256
80213fc4:	10bfffc4 	addi	r2,r2,-1
80213fc8:	11808b36 	bltu	r2,r6,802141f8 <__umoddi3+0x4f0>
80213fcc:	01000404 	movi	r4,16
80213fd0:	003f6406 	br	80213d64 <__reset+0xfa1f3d64>
80213fd4:	34c4d83a 	srl	r2,r6,r19
80213fd8:	3d0e983a 	sll	r7,r7,r20
80213fdc:	8cf8d83a 	srl	fp,r17,r19
80213fe0:	8d10983a 	sll	r8,r17,r20
80213fe4:	38aab03a 	or	r21,r7,r2
80213fe8:	a82cd43a 	srli	r22,r21,16
80213fec:	84e2d83a 	srl	r17,r16,r19
80213ff0:	e009883a 	mov	r4,fp
80213ff4:	b00b883a 	mov	r5,r22
80213ff8:	8a22b03a 	or	r17,r17,r8
80213ffc:	3524983a 	sll	r18,r6,r20
80214000:	021439c0 	call	8021439c <__umodsi3>
80214004:	e009883a 	mov	r4,fp
80214008:	b00b883a 	mov	r5,r22
8021400c:	102f883a 	mov	r23,r2
80214010:	02143380 	call	80214338 <__udivsi3>
80214014:	100d883a 	mov	r6,r2
80214018:	b808943a 	slli	r4,r23,16
8021401c:	aa3fffcc 	andi	r8,r21,65535
80214020:	8804d43a 	srli	r2,r17,16
80214024:	41af383a 	mul	r23,r8,r6
80214028:	8520983a 	sll	r16,r16,r20
8021402c:	1104b03a 	or	r2,r2,r4
80214030:	15c0042e 	bgeu	r2,r23,80214044 <__umoddi3+0x33c>
80214034:	1545883a 	add	r2,r2,r21
80214038:	30ffffc4 	addi	r3,r6,-1
8021403c:	1540742e 	bgeu	r2,r21,80214210 <__umoddi3+0x508>
80214040:	180d883a 	mov	r6,r3
80214044:	15efc83a 	sub	r23,r2,r23
80214048:	b00b883a 	mov	r5,r22
8021404c:	b809883a 	mov	r4,r23
80214050:	d9800115 	stw	r6,4(sp)
80214054:	da000015 	stw	r8,0(sp)
80214058:	021439c0 	call	8021439c <__umodsi3>
8021405c:	b00b883a 	mov	r5,r22
80214060:	b809883a 	mov	r4,r23
80214064:	1039883a 	mov	fp,r2
80214068:	02143380 	call	80214338 <__udivsi3>
8021406c:	da000017 	ldw	r8,0(sp)
80214070:	e038943a 	slli	fp,fp,16
80214074:	100b883a 	mov	r5,r2
80214078:	4089383a 	mul	r4,r8,r2
8021407c:	8a3fffcc 	andi	r8,r17,65535
80214080:	4710b03a 	or	r8,r8,fp
80214084:	d9800117 	ldw	r6,4(sp)
80214088:	4100042e 	bgeu	r8,r4,8021409c <__umoddi3+0x394>
8021408c:	4551883a 	add	r8,r8,r21
80214090:	10bfffc4 	addi	r2,r2,-1
80214094:	45405a2e 	bgeu	r8,r21,80214200 <__umoddi3+0x4f8>
80214098:	100b883a 	mov	r5,r2
8021409c:	300c943a 	slli	r6,r6,16
802140a0:	91ffffcc 	andi	r7,r18,65535
802140a4:	9004d43a 	srli	r2,r18,16
802140a8:	314cb03a 	or	r6,r6,r5
802140ac:	317fffcc 	andi	r5,r6,65535
802140b0:	300cd43a 	srli	r6,r6,16
802140b4:	29d3383a 	mul	r9,r5,r7
802140b8:	288b383a 	mul	r5,r5,r2
802140bc:	31cf383a 	mul	r7,r6,r7
802140c0:	4806d43a 	srli	r3,r9,16
802140c4:	4111c83a 	sub	r8,r8,r4
802140c8:	29cb883a 	add	r5,r5,r7
802140cc:	194b883a 	add	r5,r3,r5
802140d0:	3085383a 	mul	r2,r6,r2
802140d4:	29c0022e 	bgeu	r5,r7,802140e0 <__umoddi3+0x3d8>
802140d8:	00c00074 	movhi	r3,1
802140dc:	10c5883a 	add	r2,r2,r3
802140e0:	2808d43a 	srli	r4,r5,16
802140e4:	280a943a 	slli	r5,r5,16
802140e8:	4a7fffcc 	andi	r9,r9,65535
802140ec:	2085883a 	add	r2,r4,r2
802140f0:	2a4b883a 	add	r5,r5,r9
802140f4:	40803636 	bltu	r8,r2,802141d0 <__umoddi3+0x4c8>
802140f8:	40804d26 	beq	r8,r2,80214230 <__umoddi3+0x528>
802140fc:	4089c83a 	sub	r4,r8,r2
80214100:	280f883a 	mov	r7,r5
80214104:	81cfc83a 	sub	r7,r16,r7
80214108:	81c7803a 	cmpltu	r3,r16,r7
8021410c:	20c7c83a 	sub	r3,r4,r3
80214110:	1cc4983a 	sll	r2,r3,r19
80214114:	3d0ed83a 	srl	r7,r7,r20
80214118:	1d06d83a 	srl	r3,r3,r20
8021411c:	11c4b03a 	or	r2,r2,r7
80214120:	003f9306 	br	80213f70 <__reset+0xfa1f3f70>
80214124:	9ca6983a 	sll	r19,r19,r18
80214128:	88e8d83a 	srl	r20,r17,r3
8021412c:	80c4d83a 	srl	r2,r16,r3
80214130:	982cd43a 	srli	r22,r19,16
80214134:	8ca2983a 	sll	r17,r17,r18
80214138:	a009883a 	mov	r4,r20
8021413c:	b00b883a 	mov	r5,r22
80214140:	1478b03a 	or	fp,r2,r17
80214144:	021439c0 	call	8021439c <__umodsi3>
80214148:	a009883a 	mov	r4,r20
8021414c:	b00b883a 	mov	r5,r22
80214150:	1023883a 	mov	r17,r2
80214154:	02143380 	call	80214338 <__udivsi3>
80214158:	9d7fffcc 	andi	r21,r19,65535
8021415c:	880a943a 	slli	r5,r17,16
80214160:	e008d43a 	srli	r4,fp,16
80214164:	a885383a 	mul	r2,r21,r2
80214168:	84a8983a 	sll	r20,r16,r18
8021416c:	2148b03a 	or	r4,r4,r5
80214170:	2080042e 	bgeu	r4,r2,80214184 <__umoddi3+0x47c>
80214174:	24c9883a 	add	r4,r4,r19
80214178:	24c00236 	bltu	r4,r19,80214184 <__umoddi3+0x47c>
8021417c:	2080012e 	bgeu	r4,r2,80214184 <__umoddi3+0x47c>
80214180:	24c9883a 	add	r4,r4,r19
80214184:	20a3c83a 	sub	r17,r4,r2
80214188:	b00b883a 	mov	r5,r22
8021418c:	8809883a 	mov	r4,r17
80214190:	021439c0 	call	8021439c <__umodsi3>
80214194:	102f883a 	mov	r23,r2
80214198:	8809883a 	mov	r4,r17
8021419c:	b00b883a 	mov	r5,r22
802141a0:	02143380 	call	80214338 <__udivsi3>
802141a4:	b82e943a 	slli	r23,r23,16
802141a8:	a885383a 	mul	r2,r21,r2
802141ac:	e13fffcc 	andi	r4,fp,65535
802141b0:	25c8b03a 	or	r4,r4,r23
802141b4:	2080042e 	bgeu	r4,r2,802141c8 <__umoddi3+0x4c0>
802141b8:	24c9883a 	add	r4,r4,r19
802141bc:	24c00236 	bltu	r4,r19,802141c8 <__umoddi3+0x4c0>
802141c0:	2080012e 	bgeu	r4,r2,802141c8 <__umoddi3+0x4c0>
802141c4:	24c9883a 	add	r4,r4,r19
802141c8:	20a3c83a 	sub	r17,r4,r2
802141cc:	003f4806 	br	80213ef0 <__reset+0xfa1f3ef0>
802141d0:	2c8fc83a 	sub	r7,r5,r18
802141d4:	1545c83a 	sub	r2,r2,r21
802141d8:	29cb803a 	cmpltu	r5,r5,r7
802141dc:	1145c83a 	sub	r2,r2,r5
802141e0:	4089c83a 	sub	r4,r8,r2
802141e4:	003fc706 	br	80214104 <__reset+0xfa1f4104>
802141e8:	01000604 	movi	r4,24
802141ec:	003f1806 	br	80213e50 <__reset+0xfa1f3e50>
802141f0:	00800604 	movi	r2,24
802141f4:	003f3206 	br	80213ec0 <__reset+0xfa1f3ec0>
802141f8:	01000604 	movi	r4,24
802141fc:	003ed906 	br	80213d64 <__reset+0xfa1f3d64>
80214200:	413fa52e 	bgeu	r8,r4,80214098 <__reset+0xfa1f4098>
80214204:	297fff84 	addi	r5,r5,-2
80214208:	4551883a 	add	r8,r8,r21
8021420c:	003fa306 	br	8021409c <__reset+0xfa1f409c>
80214210:	15ff8b2e 	bgeu	r2,r23,80214040 <__reset+0xfa1f4040>
80214214:	31bfff84 	addi	r6,r6,-2
80214218:	1545883a 	add	r2,r2,r21
8021421c:	003f8906 	br	80214044 <__reset+0xfa1f4044>
80214220:	24c9883a 	add	r4,r4,r19
80214224:	003eee06 	br	80213de0 <__reset+0xfa1f3de0>
80214228:	8005883a 	mov	r2,r16
8021422c:	003f1706 	br	80213e8c <__reset+0xfa1f3e8c>
80214230:	817fe736 	bltu	r16,r5,802141d0 <__reset+0xfa1f41d0>
80214234:	280f883a 	mov	r7,r5
80214238:	0009883a 	mov	r4,zero
8021423c:	003fb106 	br	80214104 <__reset+0xfa1f4104>

80214240 <__divsi3>:
80214240:	20001b16 	blt	r4,zero,802142b0 <__divsi3+0x70>
80214244:	000f883a 	mov	r7,zero
80214248:	28001616 	blt	r5,zero,802142a4 <__divsi3+0x64>
8021424c:	200d883a 	mov	r6,r4
80214250:	29001a2e 	bgeu	r5,r4,802142bc <__divsi3+0x7c>
80214254:	00800804 	movi	r2,32
80214258:	00c00044 	movi	r3,1
8021425c:	00000106 	br	80214264 <__divsi3+0x24>
80214260:	10000d26 	beq	r2,zero,80214298 <__divsi3+0x58>
80214264:	294b883a 	add	r5,r5,r5
80214268:	10bfffc4 	addi	r2,r2,-1
8021426c:	18c7883a 	add	r3,r3,r3
80214270:	293ffb36 	bltu	r5,r4,80214260 <__reset+0xfa1f4260>
80214274:	0005883a 	mov	r2,zero
80214278:	18000726 	beq	r3,zero,80214298 <__divsi3+0x58>
8021427c:	0005883a 	mov	r2,zero
80214280:	31400236 	bltu	r6,r5,8021428c <__divsi3+0x4c>
80214284:	314dc83a 	sub	r6,r6,r5
80214288:	10c4b03a 	or	r2,r2,r3
8021428c:	1806d07a 	srli	r3,r3,1
80214290:	280ad07a 	srli	r5,r5,1
80214294:	183ffa1e 	bne	r3,zero,80214280 <__reset+0xfa1f4280>
80214298:	38000126 	beq	r7,zero,802142a0 <__divsi3+0x60>
8021429c:	0085c83a 	sub	r2,zero,r2
802142a0:	f800283a 	ret
802142a4:	014bc83a 	sub	r5,zero,r5
802142a8:	39c0005c 	xori	r7,r7,1
802142ac:	003fe706 	br	8021424c <__reset+0xfa1f424c>
802142b0:	0109c83a 	sub	r4,zero,r4
802142b4:	01c00044 	movi	r7,1
802142b8:	003fe306 	br	80214248 <__reset+0xfa1f4248>
802142bc:	00c00044 	movi	r3,1
802142c0:	003fee06 	br	8021427c <__reset+0xfa1f427c>

802142c4 <__modsi3>:
802142c4:	20001716 	blt	r4,zero,80214324 <__modsi3+0x60>
802142c8:	000f883a 	mov	r7,zero
802142cc:	2005883a 	mov	r2,r4
802142d0:	28001216 	blt	r5,zero,8021431c <__modsi3+0x58>
802142d4:	2900162e 	bgeu	r5,r4,80214330 <__modsi3+0x6c>
802142d8:	01800804 	movi	r6,32
802142dc:	00c00044 	movi	r3,1
802142e0:	00000106 	br	802142e8 <__modsi3+0x24>
802142e4:	30000a26 	beq	r6,zero,80214310 <__modsi3+0x4c>
802142e8:	294b883a 	add	r5,r5,r5
802142ec:	31bfffc4 	addi	r6,r6,-1
802142f0:	18c7883a 	add	r3,r3,r3
802142f4:	293ffb36 	bltu	r5,r4,802142e4 <__reset+0xfa1f42e4>
802142f8:	18000526 	beq	r3,zero,80214310 <__modsi3+0x4c>
802142fc:	1806d07a 	srli	r3,r3,1
80214300:	11400136 	bltu	r2,r5,80214308 <__modsi3+0x44>
80214304:	1145c83a 	sub	r2,r2,r5
80214308:	280ad07a 	srli	r5,r5,1
8021430c:	183ffb1e 	bne	r3,zero,802142fc <__reset+0xfa1f42fc>
80214310:	38000126 	beq	r7,zero,80214318 <__modsi3+0x54>
80214314:	0085c83a 	sub	r2,zero,r2
80214318:	f800283a 	ret
8021431c:	014bc83a 	sub	r5,zero,r5
80214320:	003fec06 	br	802142d4 <__reset+0xfa1f42d4>
80214324:	0109c83a 	sub	r4,zero,r4
80214328:	01c00044 	movi	r7,1
8021432c:	003fe706 	br	802142cc <__reset+0xfa1f42cc>
80214330:	00c00044 	movi	r3,1
80214334:	003ff106 	br	802142fc <__reset+0xfa1f42fc>

80214338 <__udivsi3>:
80214338:	200d883a 	mov	r6,r4
8021433c:	2900152e 	bgeu	r5,r4,80214394 <__udivsi3+0x5c>
80214340:	28001416 	blt	r5,zero,80214394 <__udivsi3+0x5c>
80214344:	00800804 	movi	r2,32
80214348:	00c00044 	movi	r3,1
8021434c:	00000206 	br	80214358 <__udivsi3+0x20>
80214350:	10000e26 	beq	r2,zero,8021438c <__udivsi3+0x54>
80214354:	28000516 	blt	r5,zero,8021436c <__udivsi3+0x34>
80214358:	294b883a 	add	r5,r5,r5
8021435c:	10bfffc4 	addi	r2,r2,-1
80214360:	18c7883a 	add	r3,r3,r3
80214364:	293ffa36 	bltu	r5,r4,80214350 <__reset+0xfa1f4350>
80214368:	18000826 	beq	r3,zero,8021438c <__udivsi3+0x54>
8021436c:	0005883a 	mov	r2,zero
80214370:	31400236 	bltu	r6,r5,8021437c <__udivsi3+0x44>
80214374:	314dc83a 	sub	r6,r6,r5
80214378:	10c4b03a 	or	r2,r2,r3
8021437c:	1806d07a 	srli	r3,r3,1
80214380:	280ad07a 	srli	r5,r5,1
80214384:	183ffa1e 	bne	r3,zero,80214370 <__reset+0xfa1f4370>
80214388:	f800283a 	ret
8021438c:	0005883a 	mov	r2,zero
80214390:	f800283a 	ret
80214394:	00c00044 	movi	r3,1
80214398:	003ff406 	br	8021436c <__reset+0xfa1f436c>

8021439c <__umodsi3>:
8021439c:	2005883a 	mov	r2,r4
802143a0:	2900122e 	bgeu	r5,r4,802143ec <__umodsi3+0x50>
802143a4:	28001116 	blt	r5,zero,802143ec <__umodsi3+0x50>
802143a8:	01800804 	movi	r6,32
802143ac:	00c00044 	movi	r3,1
802143b0:	00000206 	br	802143bc <__umodsi3+0x20>
802143b4:	30000c26 	beq	r6,zero,802143e8 <__umodsi3+0x4c>
802143b8:	28000516 	blt	r5,zero,802143d0 <__umodsi3+0x34>
802143bc:	294b883a 	add	r5,r5,r5
802143c0:	31bfffc4 	addi	r6,r6,-1
802143c4:	18c7883a 	add	r3,r3,r3
802143c8:	293ffa36 	bltu	r5,r4,802143b4 <__reset+0xfa1f43b4>
802143cc:	18000626 	beq	r3,zero,802143e8 <__umodsi3+0x4c>
802143d0:	1806d07a 	srli	r3,r3,1
802143d4:	11400136 	bltu	r2,r5,802143dc <__umodsi3+0x40>
802143d8:	1145c83a 	sub	r2,r2,r5
802143dc:	280ad07a 	srli	r5,r5,1
802143e0:	183ffb1e 	bne	r3,zero,802143d0 <__reset+0xfa1f43d0>
802143e4:	f800283a 	ret
802143e8:	f800283a 	ret
802143ec:	00c00044 	movi	r3,1
802143f0:	003ff706 	br	802143d0 <__reset+0xfa1f43d0>

802143f4 <__adddf3>:
802143f4:	02c00434 	movhi	r11,16
802143f8:	5affffc4 	addi	r11,r11,-1
802143fc:	2806d7fa 	srli	r3,r5,31
80214400:	2ad4703a 	and	r10,r5,r11
80214404:	3ad2703a 	and	r9,r7,r11
80214408:	3804d53a 	srli	r2,r7,20
8021440c:	3018d77a 	srli	r12,r6,29
80214410:	280ad53a 	srli	r5,r5,20
80214414:	501490fa 	slli	r10,r10,3
80214418:	2010d77a 	srli	r8,r4,29
8021441c:	481290fa 	slli	r9,r9,3
80214420:	380ed7fa 	srli	r7,r7,31
80214424:	defffb04 	addi	sp,sp,-20
80214428:	dc800215 	stw	r18,8(sp)
8021442c:	dc400115 	stw	r17,4(sp)
80214430:	dc000015 	stw	r16,0(sp)
80214434:	dfc00415 	stw	ra,16(sp)
80214438:	dcc00315 	stw	r19,12(sp)
8021443c:	1c803fcc 	andi	r18,r3,255
80214440:	2c01ffcc 	andi	r16,r5,2047
80214444:	5210b03a 	or	r8,r10,r8
80214448:	202290fa 	slli	r17,r4,3
8021444c:	1081ffcc 	andi	r2,r2,2047
80214450:	4b12b03a 	or	r9,r9,r12
80214454:	300c90fa 	slli	r6,r6,3
80214458:	91c07526 	beq	r18,r7,80214630 <__adddf3+0x23c>
8021445c:	8087c83a 	sub	r3,r16,r2
80214460:	00c0ab0e 	bge	zero,r3,80214710 <__adddf3+0x31c>
80214464:	10002a1e 	bne	r2,zero,80214510 <__adddf3+0x11c>
80214468:	4984b03a 	or	r2,r9,r6
8021446c:	1000961e 	bne	r2,zero,802146c8 <__adddf3+0x2d4>
80214470:	888001cc 	andi	r2,r17,7
80214474:	10000726 	beq	r2,zero,80214494 <__adddf3+0xa0>
80214478:	888003cc 	andi	r2,r17,15
8021447c:	00c00104 	movi	r3,4
80214480:	10c00426 	beq	r2,r3,80214494 <__adddf3+0xa0>
80214484:	88c7883a 	add	r3,r17,r3
80214488:	1c63803a 	cmpltu	r17,r3,r17
8021448c:	4451883a 	add	r8,r8,r17
80214490:	1823883a 	mov	r17,r3
80214494:	4080202c 	andhi	r2,r8,128
80214498:	10005926 	beq	r2,zero,80214600 <__adddf3+0x20c>
8021449c:	84000044 	addi	r16,r16,1
802144a0:	0081ffc4 	movi	r2,2047
802144a4:	8080ba26 	beq	r16,r2,80214790 <__adddf3+0x39c>
802144a8:	00bfe034 	movhi	r2,65408
802144ac:	10bfffc4 	addi	r2,r2,-1
802144b0:	4090703a 	and	r8,r8,r2
802144b4:	4004977a 	slli	r2,r8,29
802144b8:	4010927a 	slli	r8,r8,9
802144bc:	8822d0fa 	srli	r17,r17,3
802144c0:	8401ffcc 	andi	r16,r16,2047
802144c4:	4010d33a 	srli	r8,r8,12
802144c8:	9007883a 	mov	r3,r18
802144cc:	1444b03a 	or	r2,r2,r17
802144d0:	8401ffcc 	andi	r16,r16,2047
802144d4:	8020953a 	slli	r16,r16,20
802144d8:	18c03fcc 	andi	r3,r3,255
802144dc:	01000434 	movhi	r4,16
802144e0:	213fffc4 	addi	r4,r4,-1
802144e4:	180697fa 	slli	r3,r3,31
802144e8:	4110703a 	and	r8,r8,r4
802144ec:	4410b03a 	or	r8,r8,r16
802144f0:	40c6b03a 	or	r3,r8,r3
802144f4:	dfc00417 	ldw	ra,16(sp)
802144f8:	dcc00317 	ldw	r19,12(sp)
802144fc:	dc800217 	ldw	r18,8(sp)
80214500:	dc400117 	ldw	r17,4(sp)
80214504:	dc000017 	ldw	r16,0(sp)
80214508:	dec00504 	addi	sp,sp,20
8021450c:	f800283a 	ret
80214510:	0081ffc4 	movi	r2,2047
80214514:	80bfd626 	beq	r16,r2,80214470 <__reset+0xfa1f4470>
80214518:	4a402034 	orhi	r9,r9,128
8021451c:	00800e04 	movi	r2,56
80214520:	10c09f16 	blt	r2,r3,802147a0 <__adddf3+0x3ac>
80214524:	008007c4 	movi	r2,31
80214528:	10c0c216 	blt	r2,r3,80214834 <__adddf3+0x440>
8021452c:	00800804 	movi	r2,32
80214530:	10c5c83a 	sub	r2,r2,r3
80214534:	488a983a 	sll	r5,r9,r2
80214538:	30c8d83a 	srl	r4,r6,r3
8021453c:	3084983a 	sll	r2,r6,r2
80214540:	48c6d83a 	srl	r3,r9,r3
80214544:	290cb03a 	or	r6,r5,r4
80214548:	1004c03a 	cmpne	r2,r2,zero
8021454c:	308cb03a 	or	r6,r6,r2
80214550:	898dc83a 	sub	r6,r17,r6
80214554:	89a3803a 	cmpltu	r17,r17,r6
80214558:	40d1c83a 	sub	r8,r8,r3
8021455c:	4451c83a 	sub	r8,r8,r17
80214560:	3023883a 	mov	r17,r6
80214564:	4080202c 	andhi	r2,r8,128
80214568:	10002326 	beq	r2,zero,802145f8 <__adddf3+0x204>
8021456c:	04c02034 	movhi	r19,128
80214570:	9cffffc4 	addi	r19,r19,-1
80214574:	44e6703a 	and	r19,r8,r19
80214578:	98007626 	beq	r19,zero,80214754 <__adddf3+0x360>
8021457c:	9809883a 	mov	r4,r19
80214580:	02069300 	call	80206930 <__clzsi2>
80214584:	10fffe04 	addi	r3,r2,-8
80214588:	010007c4 	movi	r4,31
8021458c:	20c07716 	blt	r4,r3,8021476c <__adddf3+0x378>
80214590:	00800804 	movi	r2,32
80214594:	10c5c83a 	sub	r2,r2,r3
80214598:	8884d83a 	srl	r2,r17,r2
8021459c:	98d0983a 	sll	r8,r19,r3
802145a0:	88e2983a 	sll	r17,r17,r3
802145a4:	1204b03a 	or	r2,r2,r8
802145a8:	1c007416 	blt	r3,r16,8021477c <__adddf3+0x388>
802145ac:	1c21c83a 	sub	r16,r3,r16
802145b0:	82000044 	addi	r8,r16,1
802145b4:	00c007c4 	movi	r3,31
802145b8:	1a009116 	blt	r3,r8,80214800 <__adddf3+0x40c>
802145bc:	00c00804 	movi	r3,32
802145c0:	1a07c83a 	sub	r3,r3,r8
802145c4:	8a08d83a 	srl	r4,r17,r8
802145c8:	88e2983a 	sll	r17,r17,r3
802145cc:	10c6983a 	sll	r3,r2,r3
802145d0:	1210d83a 	srl	r8,r2,r8
802145d4:	8804c03a 	cmpne	r2,r17,zero
802145d8:	1906b03a 	or	r3,r3,r4
802145dc:	18a2b03a 	or	r17,r3,r2
802145e0:	0021883a 	mov	r16,zero
802145e4:	003fa206 	br	80214470 <__reset+0xfa1f4470>
802145e8:	1890b03a 	or	r8,r3,r2
802145ec:	40017d26 	beq	r8,zero,80214be4 <__adddf3+0x7f0>
802145f0:	1011883a 	mov	r8,r2
802145f4:	1823883a 	mov	r17,r3
802145f8:	888001cc 	andi	r2,r17,7
802145fc:	103f9e1e 	bne	r2,zero,80214478 <__reset+0xfa1f4478>
80214600:	4004977a 	slli	r2,r8,29
80214604:	8822d0fa 	srli	r17,r17,3
80214608:	4010d0fa 	srli	r8,r8,3
8021460c:	9007883a 	mov	r3,r18
80214610:	1444b03a 	or	r2,r2,r17
80214614:	0101ffc4 	movi	r4,2047
80214618:	81002426 	beq	r16,r4,802146ac <__adddf3+0x2b8>
8021461c:	8120703a 	and	r16,r16,r4
80214620:	01000434 	movhi	r4,16
80214624:	213fffc4 	addi	r4,r4,-1
80214628:	4110703a 	and	r8,r8,r4
8021462c:	003fa806 	br	802144d0 <__reset+0xfa1f44d0>
80214630:	8089c83a 	sub	r4,r16,r2
80214634:	01005e0e 	bge	zero,r4,802147b0 <__adddf3+0x3bc>
80214638:	10002b26 	beq	r2,zero,802146e8 <__adddf3+0x2f4>
8021463c:	0081ffc4 	movi	r2,2047
80214640:	80bf8b26 	beq	r16,r2,80214470 <__reset+0xfa1f4470>
80214644:	4a402034 	orhi	r9,r9,128
80214648:	00800e04 	movi	r2,56
8021464c:	1100a40e 	bge	r2,r4,802148e0 <__adddf3+0x4ec>
80214650:	498cb03a 	or	r6,r9,r6
80214654:	300ac03a 	cmpne	r5,r6,zero
80214658:	0013883a 	mov	r9,zero
8021465c:	2c4b883a 	add	r5,r5,r17
80214660:	2c63803a 	cmpltu	r17,r5,r17
80214664:	4a11883a 	add	r8,r9,r8
80214668:	8a11883a 	add	r8,r17,r8
8021466c:	2823883a 	mov	r17,r5
80214670:	4080202c 	andhi	r2,r8,128
80214674:	103fe026 	beq	r2,zero,802145f8 <__reset+0xfa1f45f8>
80214678:	84000044 	addi	r16,r16,1
8021467c:	0081ffc4 	movi	r2,2047
80214680:	8080d226 	beq	r16,r2,802149cc <__adddf3+0x5d8>
80214684:	00bfe034 	movhi	r2,65408
80214688:	10bfffc4 	addi	r2,r2,-1
8021468c:	4090703a 	and	r8,r8,r2
80214690:	880ad07a 	srli	r5,r17,1
80214694:	400897fa 	slli	r4,r8,31
80214698:	88c0004c 	andi	r3,r17,1
8021469c:	28e2b03a 	or	r17,r5,r3
802146a0:	4010d07a 	srli	r8,r8,1
802146a4:	2462b03a 	or	r17,r4,r17
802146a8:	003f7106 	br	80214470 <__reset+0xfa1f4470>
802146ac:	4088b03a 	or	r4,r8,r2
802146b0:	20014526 	beq	r4,zero,80214bc8 <__adddf3+0x7d4>
802146b4:	01000434 	movhi	r4,16
802146b8:	42000234 	orhi	r8,r8,8
802146bc:	213fffc4 	addi	r4,r4,-1
802146c0:	4110703a 	and	r8,r8,r4
802146c4:	003f8206 	br	802144d0 <__reset+0xfa1f44d0>
802146c8:	18ffffc4 	addi	r3,r3,-1
802146cc:	1800491e 	bne	r3,zero,802147f4 <__adddf3+0x400>
802146d0:	898bc83a 	sub	r5,r17,r6
802146d4:	8963803a 	cmpltu	r17,r17,r5
802146d8:	4251c83a 	sub	r8,r8,r9
802146dc:	4451c83a 	sub	r8,r8,r17
802146e0:	2823883a 	mov	r17,r5
802146e4:	003f9f06 	br	80214564 <__reset+0xfa1f4564>
802146e8:	4984b03a 	or	r2,r9,r6
802146ec:	103f6026 	beq	r2,zero,80214470 <__reset+0xfa1f4470>
802146f0:	213fffc4 	addi	r4,r4,-1
802146f4:	2000931e 	bne	r4,zero,80214944 <__adddf3+0x550>
802146f8:	898d883a 	add	r6,r17,r6
802146fc:	3463803a 	cmpltu	r17,r6,r17
80214700:	4251883a 	add	r8,r8,r9
80214704:	8a11883a 	add	r8,r17,r8
80214708:	3023883a 	mov	r17,r6
8021470c:	003fd806 	br	80214670 <__reset+0xfa1f4670>
80214710:	1800541e 	bne	r3,zero,80214864 <__adddf3+0x470>
80214714:	80800044 	addi	r2,r16,1
80214718:	1081ffcc 	andi	r2,r2,2047
8021471c:	00c00044 	movi	r3,1
80214720:	1880a00e 	bge	r3,r2,802149a4 <__adddf3+0x5b0>
80214724:	8989c83a 	sub	r4,r17,r6
80214728:	8905803a 	cmpltu	r2,r17,r4
8021472c:	4267c83a 	sub	r19,r8,r9
80214730:	98a7c83a 	sub	r19,r19,r2
80214734:	9880202c 	andhi	r2,r19,128
80214738:	10006326 	beq	r2,zero,802148c8 <__adddf3+0x4d4>
8021473c:	3463c83a 	sub	r17,r6,r17
80214740:	4a07c83a 	sub	r3,r9,r8
80214744:	344d803a 	cmpltu	r6,r6,r17
80214748:	19a7c83a 	sub	r19,r3,r6
8021474c:	3825883a 	mov	r18,r7
80214750:	983f8a1e 	bne	r19,zero,8021457c <__reset+0xfa1f457c>
80214754:	8809883a 	mov	r4,r17
80214758:	02069300 	call	80206930 <__clzsi2>
8021475c:	10800804 	addi	r2,r2,32
80214760:	10fffe04 	addi	r3,r2,-8
80214764:	010007c4 	movi	r4,31
80214768:	20ff890e 	bge	r4,r3,80214590 <__reset+0xfa1f4590>
8021476c:	10bff604 	addi	r2,r2,-40
80214770:	8884983a 	sll	r2,r17,r2
80214774:	0023883a 	mov	r17,zero
80214778:	1c3f8c0e 	bge	r3,r16,802145ac <__reset+0xfa1f45ac>
8021477c:	023fe034 	movhi	r8,65408
80214780:	423fffc4 	addi	r8,r8,-1
80214784:	80e1c83a 	sub	r16,r16,r3
80214788:	1210703a 	and	r8,r2,r8
8021478c:	003f3806 	br	80214470 <__reset+0xfa1f4470>
80214790:	9007883a 	mov	r3,r18
80214794:	0011883a 	mov	r8,zero
80214798:	0005883a 	mov	r2,zero
8021479c:	003f4c06 	br	802144d0 <__reset+0xfa1f44d0>
802147a0:	498cb03a 	or	r6,r9,r6
802147a4:	300cc03a 	cmpne	r6,r6,zero
802147a8:	0007883a 	mov	r3,zero
802147ac:	003f6806 	br	80214550 <__reset+0xfa1f4550>
802147b0:	20009c1e 	bne	r4,zero,80214a24 <__adddf3+0x630>
802147b4:	80800044 	addi	r2,r16,1
802147b8:	1141ffcc 	andi	r5,r2,2047
802147bc:	01000044 	movi	r4,1
802147c0:	2140670e 	bge	r4,r5,80214960 <__adddf3+0x56c>
802147c4:	0101ffc4 	movi	r4,2047
802147c8:	11007f26 	beq	r2,r4,802149c8 <__adddf3+0x5d4>
802147cc:	898d883a 	add	r6,r17,r6
802147d0:	4247883a 	add	r3,r8,r9
802147d4:	3451803a 	cmpltu	r8,r6,r17
802147d8:	40d1883a 	add	r8,r8,r3
802147dc:	402297fa 	slli	r17,r8,31
802147e0:	300cd07a 	srli	r6,r6,1
802147e4:	4010d07a 	srli	r8,r8,1
802147e8:	1021883a 	mov	r16,r2
802147ec:	89a2b03a 	or	r17,r17,r6
802147f0:	003f1f06 	br	80214470 <__reset+0xfa1f4470>
802147f4:	0081ffc4 	movi	r2,2047
802147f8:	80bf481e 	bne	r16,r2,8021451c <__reset+0xfa1f451c>
802147fc:	003f1c06 	br	80214470 <__reset+0xfa1f4470>
80214800:	843ff844 	addi	r16,r16,-31
80214804:	01000804 	movi	r4,32
80214808:	1406d83a 	srl	r3,r2,r16
8021480c:	41005026 	beq	r8,r4,80214950 <__adddf3+0x55c>
80214810:	01001004 	movi	r4,64
80214814:	2211c83a 	sub	r8,r4,r8
80214818:	1204983a 	sll	r2,r2,r8
8021481c:	88a2b03a 	or	r17,r17,r2
80214820:	8822c03a 	cmpne	r17,r17,zero
80214824:	1c62b03a 	or	r17,r3,r17
80214828:	0011883a 	mov	r8,zero
8021482c:	0021883a 	mov	r16,zero
80214830:	003f7106 	br	802145f8 <__reset+0xfa1f45f8>
80214834:	193ff804 	addi	r4,r3,-32
80214838:	00800804 	movi	r2,32
8021483c:	4908d83a 	srl	r4,r9,r4
80214840:	18804526 	beq	r3,r2,80214958 <__adddf3+0x564>
80214844:	00801004 	movi	r2,64
80214848:	10c5c83a 	sub	r2,r2,r3
8021484c:	4886983a 	sll	r3,r9,r2
80214850:	198cb03a 	or	r6,r3,r6
80214854:	300cc03a 	cmpne	r6,r6,zero
80214858:	218cb03a 	or	r6,r4,r6
8021485c:	0007883a 	mov	r3,zero
80214860:	003f3b06 	br	80214550 <__reset+0xfa1f4550>
80214864:	80002a26 	beq	r16,zero,80214910 <__adddf3+0x51c>
80214868:	0101ffc4 	movi	r4,2047
8021486c:	11006826 	beq	r2,r4,80214a10 <__adddf3+0x61c>
80214870:	00c7c83a 	sub	r3,zero,r3
80214874:	42002034 	orhi	r8,r8,128
80214878:	01000e04 	movi	r4,56
8021487c:	20c07c16 	blt	r4,r3,80214a70 <__adddf3+0x67c>
80214880:	010007c4 	movi	r4,31
80214884:	20c0da16 	blt	r4,r3,80214bf0 <__adddf3+0x7fc>
80214888:	01000804 	movi	r4,32
8021488c:	20c9c83a 	sub	r4,r4,r3
80214890:	4114983a 	sll	r10,r8,r4
80214894:	88cad83a 	srl	r5,r17,r3
80214898:	8908983a 	sll	r4,r17,r4
8021489c:	40c6d83a 	srl	r3,r8,r3
802148a0:	5162b03a 	or	r17,r10,r5
802148a4:	2008c03a 	cmpne	r4,r4,zero
802148a8:	8922b03a 	or	r17,r17,r4
802148ac:	3463c83a 	sub	r17,r6,r17
802148b0:	48c7c83a 	sub	r3,r9,r3
802148b4:	344d803a 	cmpltu	r6,r6,r17
802148b8:	1991c83a 	sub	r8,r3,r6
802148bc:	1021883a 	mov	r16,r2
802148c0:	3825883a 	mov	r18,r7
802148c4:	003f2706 	br	80214564 <__reset+0xfa1f4564>
802148c8:	24d0b03a 	or	r8,r4,r19
802148cc:	40001b1e 	bne	r8,zero,8021493c <__adddf3+0x548>
802148d0:	0005883a 	mov	r2,zero
802148d4:	0007883a 	mov	r3,zero
802148d8:	0021883a 	mov	r16,zero
802148dc:	003f4d06 	br	80214614 <__reset+0xfa1f4614>
802148e0:	008007c4 	movi	r2,31
802148e4:	11003c16 	blt	r2,r4,802149d8 <__adddf3+0x5e4>
802148e8:	00800804 	movi	r2,32
802148ec:	1105c83a 	sub	r2,r2,r4
802148f0:	488e983a 	sll	r7,r9,r2
802148f4:	310ad83a 	srl	r5,r6,r4
802148f8:	3084983a 	sll	r2,r6,r2
802148fc:	4912d83a 	srl	r9,r9,r4
80214900:	394ab03a 	or	r5,r7,r5
80214904:	1004c03a 	cmpne	r2,r2,zero
80214908:	288ab03a 	or	r5,r5,r2
8021490c:	003f5306 	br	8021465c <__reset+0xfa1f465c>
80214910:	4448b03a 	or	r4,r8,r17
80214914:	20003e26 	beq	r4,zero,80214a10 <__adddf3+0x61c>
80214918:	00c6303a 	nor	r3,zero,r3
8021491c:	18003a1e 	bne	r3,zero,80214a08 <__adddf3+0x614>
80214920:	3463c83a 	sub	r17,r6,r17
80214924:	4a07c83a 	sub	r3,r9,r8
80214928:	344d803a 	cmpltu	r6,r6,r17
8021492c:	1991c83a 	sub	r8,r3,r6
80214930:	1021883a 	mov	r16,r2
80214934:	3825883a 	mov	r18,r7
80214938:	003f0a06 	br	80214564 <__reset+0xfa1f4564>
8021493c:	2023883a 	mov	r17,r4
80214940:	003f0d06 	br	80214578 <__reset+0xfa1f4578>
80214944:	0081ffc4 	movi	r2,2047
80214948:	80bf3f1e 	bne	r16,r2,80214648 <__reset+0xfa1f4648>
8021494c:	003ec806 	br	80214470 <__reset+0xfa1f4470>
80214950:	0005883a 	mov	r2,zero
80214954:	003fb106 	br	8021481c <__reset+0xfa1f481c>
80214958:	0007883a 	mov	r3,zero
8021495c:	003fbc06 	br	80214850 <__reset+0xfa1f4850>
80214960:	4444b03a 	or	r2,r8,r17
80214964:	8000871e 	bne	r16,zero,80214b84 <__adddf3+0x790>
80214968:	1000ba26 	beq	r2,zero,80214c54 <__adddf3+0x860>
8021496c:	4984b03a 	or	r2,r9,r6
80214970:	103ebf26 	beq	r2,zero,80214470 <__reset+0xfa1f4470>
80214974:	8985883a 	add	r2,r17,r6
80214978:	4247883a 	add	r3,r8,r9
8021497c:	1451803a 	cmpltu	r8,r2,r17
80214980:	40d1883a 	add	r8,r8,r3
80214984:	40c0202c 	andhi	r3,r8,128
80214988:	1023883a 	mov	r17,r2
8021498c:	183f1a26 	beq	r3,zero,802145f8 <__reset+0xfa1f45f8>
80214990:	00bfe034 	movhi	r2,65408
80214994:	10bfffc4 	addi	r2,r2,-1
80214998:	2021883a 	mov	r16,r4
8021499c:	4090703a 	and	r8,r8,r2
802149a0:	003eb306 	br	80214470 <__reset+0xfa1f4470>
802149a4:	4444b03a 	or	r2,r8,r17
802149a8:	8000291e 	bne	r16,zero,80214a50 <__adddf3+0x65c>
802149ac:	10004b1e 	bne	r2,zero,80214adc <__adddf3+0x6e8>
802149b0:	4990b03a 	or	r8,r9,r6
802149b4:	40008b26 	beq	r8,zero,80214be4 <__adddf3+0x7f0>
802149b8:	4811883a 	mov	r8,r9
802149bc:	3023883a 	mov	r17,r6
802149c0:	3825883a 	mov	r18,r7
802149c4:	003eaa06 	br	80214470 <__reset+0xfa1f4470>
802149c8:	1021883a 	mov	r16,r2
802149cc:	0011883a 	mov	r8,zero
802149d0:	0005883a 	mov	r2,zero
802149d4:	003f0f06 	br	80214614 <__reset+0xfa1f4614>
802149d8:	217ff804 	addi	r5,r4,-32
802149dc:	00800804 	movi	r2,32
802149e0:	494ad83a 	srl	r5,r9,r5
802149e4:	20807d26 	beq	r4,r2,80214bdc <__adddf3+0x7e8>
802149e8:	00801004 	movi	r2,64
802149ec:	1109c83a 	sub	r4,r2,r4
802149f0:	4912983a 	sll	r9,r9,r4
802149f4:	498cb03a 	or	r6,r9,r6
802149f8:	300cc03a 	cmpne	r6,r6,zero
802149fc:	298ab03a 	or	r5,r5,r6
80214a00:	0013883a 	mov	r9,zero
80214a04:	003f1506 	br	8021465c <__reset+0xfa1f465c>
80214a08:	0101ffc4 	movi	r4,2047
80214a0c:	113f9a1e 	bne	r2,r4,80214878 <__reset+0xfa1f4878>
80214a10:	4811883a 	mov	r8,r9
80214a14:	3023883a 	mov	r17,r6
80214a18:	1021883a 	mov	r16,r2
80214a1c:	3825883a 	mov	r18,r7
80214a20:	003e9306 	br	80214470 <__reset+0xfa1f4470>
80214a24:	8000161e 	bne	r16,zero,80214a80 <__adddf3+0x68c>
80214a28:	444ab03a 	or	r5,r8,r17
80214a2c:	28005126 	beq	r5,zero,80214b74 <__adddf3+0x780>
80214a30:	0108303a 	nor	r4,zero,r4
80214a34:	20004d1e 	bne	r4,zero,80214b6c <__adddf3+0x778>
80214a38:	89a3883a 	add	r17,r17,r6
80214a3c:	4253883a 	add	r9,r8,r9
80214a40:	898d803a 	cmpltu	r6,r17,r6
80214a44:	3251883a 	add	r8,r6,r9
80214a48:	1021883a 	mov	r16,r2
80214a4c:	003f0806 	br	80214670 <__reset+0xfa1f4670>
80214a50:	1000301e 	bne	r2,zero,80214b14 <__adddf3+0x720>
80214a54:	4984b03a 	or	r2,r9,r6
80214a58:	10007126 	beq	r2,zero,80214c20 <__adddf3+0x82c>
80214a5c:	4811883a 	mov	r8,r9
80214a60:	3023883a 	mov	r17,r6
80214a64:	3825883a 	mov	r18,r7
80214a68:	0401ffc4 	movi	r16,2047
80214a6c:	003e8006 	br	80214470 <__reset+0xfa1f4470>
80214a70:	4462b03a 	or	r17,r8,r17
80214a74:	8822c03a 	cmpne	r17,r17,zero
80214a78:	0007883a 	mov	r3,zero
80214a7c:	003f8b06 	br	802148ac <__reset+0xfa1f48ac>
80214a80:	0141ffc4 	movi	r5,2047
80214a84:	11403b26 	beq	r2,r5,80214b74 <__adddf3+0x780>
80214a88:	0109c83a 	sub	r4,zero,r4
80214a8c:	42002034 	orhi	r8,r8,128
80214a90:	01400e04 	movi	r5,56
80214a94:	29006716 	blt	r5,r4,80214c34 <__adddf3+0x840>
80214a98:	014007c4 	movi	r5,31
80214a9c:	29007016 	blt	r5,r4,80214c60 <__adddf3+0x86c>
80214aa0:	01400804 	movi	r5,32
80214aa4:	290bc83a 	sub	r5,r5,r4
80214aa8:	4154983a 	sll	r10,r8,r5
80214aac:	890ed83a 	srl	r7,r17,r4
80214ab0:	894a983a 	sll	r5,r17,r5
80214ab4:	4108d83a 	srl	r4,r8,r4
80214ab8:	51e2b03a 	or	r17,r10,r7
80214abc:	280ac03a 	cmpne	r5,r5,zero
80214ac0:	8962b03a 	or	r17,r17,r5
80214ac4:	89a3883a 	add	r17,r17,r6
80214ac8:	2253883a 	add	r9,r4,r9
80214acc:	898d803a 	cmpltu	r6,r17,r6
80214ad0:	3251883a 	add	r8,r6,r9
80214ad4:	1021883a 	mov	r16,r2
80214ad8:	003ee506 	br	80214670 <__reset+0xfa1f4670>
80214adc:	4984b03a 	or	r2,r9,r6
80214ae0:	103e6326 	beq	r2,zero,80214470 <__reset+0xfa1f4470>
80214ae4:	8987c83a 	sub	r3,r17,r6
80214ae8:	88c9803a 	cmpltu	r4,r17,r3
80214aec:	4245c83a 	sub	r2,r8,r9
80214af0:	1105c83a 	sub	r2,r2,r4
80214af4:	1100202c 	andhi	r4,r2,128
80214af8:	203ebb26 	beq	r4,zero,802145e8 <__reset+0xfa1f45e8>
80214afc:	3463c83a 	sub	r17,r6,r17
80214b00:	4a07c83a 	sub	r3,r9,r8
80214b04:	344d803a 	cmpltu	r6,r6,r17
80214b08:	1991c83a 	sub	r8,r3,r6
80214b0c:	3825883a 	mov	r18,r7
80214b10:	003e5706 	br	80214470 <__reset+0xfa1f4470>
80214b14:	4984b03a 	or	r2,r9,r6
80214b18:	10002e26 	beq	r2,zero,80214bd4 <__adddf3+0x7e0>
80214b1c:	4004d0fa 	srli	r2,r8,3
80214b20:	8822d0fa 	srli	r17,r17,3
80214b24:	4010977a 	slli	r8,r8,29
80214b28:	10c0022c 	andhi	r3,r2,8
80214b2c:	4462b03a 	or	r17,r8,r17
80214b30:	18000826 	beq	r3,zero,80214b54 <__adddf3+0x760>
80214b34:	4808d0fa 	srli	r4,r9,3
80214b38:	20c0022c 	andhi	r3,r4,8
80214b3c:	1800051e 	bne	r3,zero,80214b54 <__adddf3+0x760>
80214b40:	300cd0fa 	srli	r6,r6,3
80214b44:	4806977a 	slli	r3,r9,29
80214b48:	2005883a 	mov	r2,r4
80214b4c:	3825883a 	mov	r18,r7
80214b50:	19a2b03a 	or	r17,r3,r6
80214b54:	8810d77a 	srli	r8,r17,29
80214b58:	100490fa 	slli	r2,r2,3
80214b5c:	882290fa 	slli	r17,r17,3
80214b60:	0401ffc4 	movi	r16,2047
80214b64:	4090b03a 	or	r8,r8,r2
80214b68:	003e4106 	br	80214470 <__reset+0xfa1f4470>
80214b6c:	0141ffc4 	movi	r5,2047
80214b70:	117fc71e 	bne	r2,r5,80214a90 <__reset+0xfa1f4a90>
80214b74:	4811883a 	mov	r8,r9
80214b78:	3023883a 	mov	r17,r6
80214b7c:	1021883a 	mov	r16,r2
80214b80:	003e3b06 	br	80214470 <__reset+0xfa1f4470>
80214b84:	10002f26 	beq	r2,zero,80214c44 <__adddf3+0x850>
80214b88:	4984b03a 	or	r2,r9,r6
80214b8c:	10001126 	beq	r2,zero,80214bd4 <__adddf3+0x7e0>
80214b90:	4004d0fa 	srli	r2,r8,3
80214b94:	8822d0fa 	srli	r17,r17,3
80214b98:	4010977a 	slli	r8,r8,29
80214b9c:	10c0022c 	andhi	r3,r2,8
80214ba0:	4462b03a 	or	r17,r8,r17
80214ba4:	183feb26 	beq	r3,zero,80214b54 <__reset+0xfa1f4b54>
80214ba8:	4808d0fa 	srli	r4,r9,3
80214bac:	20c0022c 	andhi	r3,r4,8
80214bb0:	183fe81e 	bne	r3,zero,80214b54 <__reset+0xfa1f4b54>
80214bb4:	300cd0fa 	srli	r6,r6,3
80214bb8:	4806977a 	slli	r3,r9,29
80214bbc:	2005883a 	mov	r2,r4
80214bc0:	19a2b03a 	or	r17,r3,r6
80214bc4:	003fe306 	br	80214b54 <__reset+0xfa1f4b54>
80214bc8:	0011883a 	mov	r8,zero
80214bcc:	0005883a 	mov	r2,zero
80214bd0:	003e3f06 	br	802144d0 <__reset+0xfa1f44d0>
80214bd4:	0401ffc4 	movi	r16,2047
80214bd8:	003e2506 	br	80214470 <__reset+0xfa1f4470>
80214bdc:	0013883a 	mov	r9,zero
80214be0:	003f8406 	br	802149f4 <__reset+0xfa1f49f4>
80214be4:	0005883a 	mov	r2,zero
80214be8:	0007883a 	mov	r3,zero
80214bec:	003e8906 	br	80214614 <__reset+0xfa1f4614>
80214bf0:	197ff804 	addi	r5,r3,-32
80214bf4:	01000804 	movi	r4,32
80214bf8:	414ad83a 	srl	r5,r8,r5
80214bfc:	19002426 	beq	r3,r4,80214c90 <__adddf3+0x89c>
80214c00:	01001004 	movi	r4,64
80214c04:	20c7c83a 	sub	r3,r4,r3
80214c08:	40c6983a 	sll	r3,r8,r3
80214c0c:	1c46b03a 	or	r3,r3,r17
80214c10:	1806c03a 	cmpne	r3,r3,zero
80214c14:	28e2b03a 	or	r17,r5,r3
80214c18:	0007883a 	mov	r3,zero
80214c1c:	003f2306 	br	802148ac <__reset+0xfa1f48ac>
80214c20:	0007883a 	mov	r3,zero
80214c24:	5811883a 	mov	r8,r11
80214c28:	00bfffc4 	movi	r2,-1
80214c2c:	0401ffc4 	movi	r16,2047
80214c30:	003e7806 	br	80214614 <__reset+0xfa1f4614>
80214c34:	4462b03a 	or	r17,r8,r17
80214c38:	8822c03a 	cmpne	r17,r17,zero
80214c3c:	0009883a 	mov	r4,zero
80214c40:	003fa006 	br	80214ac4 <__reset+0xfa1f4ac4>
80214c44:	4811883a 	mov	r8,r9
80214c48:	3023883a 	mov	r17,r6
80214c4c:	0401ffc4 	movi	r16,2047
80214c50:	003e0706 	br	80214470 <__reset+0xfa1f4470>
80214c54:	4811883a 	mov	r8,r9
80214c58:	3023883a 	mov	r17,r6
80214c5c:	003e0406 	br	80214470 <__reset+0xfa1f4470>
80214c60:	21fff804 	addi	r7,r4,-32
80214c64:	01400804 	movi	r5,32
80214c68:	41ced83a 	srl	r7,r8,r7
80214c6c:	21400a26 	beq	r4,r5,80214c98 <__adddf3+0x8a4>
80214c70:	01401004 	movi	r5,64
80214c74:	2909c83a 	sub	r4,r5,r4
80214c78:	4108983a 	sll	r4,r8,r4
80214c7c:	2448b03a 	or	r4,r4,r17
80214c80:	2008c03a 	cmpne	r4,r4,zero
80214c84:	3922b03a 	or	r17,r7,r4
80214c88:	0009883a 	mov	r4,zero
80214c8c:	003f8d06 	br	80214ac4 <__reset+0xfa1f4ac4>
80214c90:	0007883a 	mov	r3,zero
80214c94:	003fdd06 	br	80214c0c <__reset+0xfa1f4c0c>
80214c98:	0009883a 	mov	r4,zero
80214c9c:	003ff706 	br	80214c7c <__reset+0xfa1f4c7c>

80214ca0 <__divdf3>:
80214ca0:	defff204 	addi	sp,sp,-56
80214ca4:	dd400915 	stw	r21,36(sp)
80214ca8:	282ad53a 	srli	r21,r5,20
80214cac:	dd000815 	stw	r20,32(sp)
80214cb0:	2828d7fa 	srli	r20,r5,31
80214cb4:	dc000415 	stw	r16,16(sp)
80214cb8:	04000434 	movhi	r16,16
80214cbc:	df000c15 	stw	fp,48(sp)
80214cc0:	843fffc4 	addi	r16,r16,-1
80214cc4:	dfc00d15 	stw	ra,52(sp)
80214cc8:	ddc00b15 	stw	r23,44(sp)
80214ccc:	dd800a15 	stw	r22,40(sp)
80214cd0:	dcc00715 	stw	r19,28(sp)
80214cd4:	dc800615 	stw	r18,24(sp)
80214cd8:	dc400515 	stw	r17,20(sp)
80214cdc:	ad41ffcc 	andi	r21,r21,2047
80214ce0:	2c20703a 	and	r16,r5,r16
80214ce4:	a7003fcc 	andi	fp,r20,255
80214ce8:	a8006126 	beq	r21,zero,80214e70 <__divdf3+0x1d0>
80214cec:	0081ffc4 	movi	r2,2047
80214cf0:	2025883a 	mov	r18,r4
80214cf4:	a8803726 	beq	r21,r2,80214dd4 <__divdf3+0x134>
80214cf8:	80800434 	orhi	r2,r16,16
80214cfc:	100490fa 	slli	r2,r2,3
80214d00:	2020d77a 	srli	r16,r4,29
80214d04:	202490fa 	slli	r18,r4,3
80214d08:	ad7f0044 	addi	r21,r21,-1023
80214d0c:	80a0b03a 	or	r16,r16,r2
80214d10:	0027883a 	mov	r19,zero
80214d14:	0013883a 	mov	r9,zero
80214d18:	3804d53a 	srli	r2,r7,20
80214d1c:	382cd7fa 	srli	r22,r7,31
80214d20:	04400434 	movhi	r17,16
80214d24:	8c7fffc4 	addi	r17,r17,-1
80214d28:	1081ffcc 	andi	r2,r2,2047
80214d2c:	3011883a 	mov	r8,r6
80214d30:	3c62703a 	and	r17,r7,r17
80214d34:	b5c03fcc 	andi	r23,r22,255
80214d38:	10006c26 	beq	r2,zero,80214eec <__divdf3+0x24c>
80214d3c:	00c1ffc4 	movi	r3,2047
80214d40:	10c06426 	beq	r2,r3,80214ed4 <__divdf3+0x234>
80214d44:	88c00434 	orhi	r3,r17,16
80214d48:	180690fa 	slli	r3,r3,3
80214d4c:	3022d77a 	srli	r17,r6,29
80214d50:	301090fa 	slli	r8,r6,3
80214d54:	10bf0044 	addi	r2,r2,-1023
80214d58:	88e2b03a 	or	r17,r17,r3
80214d5c:	000f883a 	mov	r7,zero
80214d60:	a58cf03a 	xor	r6,r20,r22
80214d64:	3cc8b03a 	or	r4,r7,r19
80214d68:	a8abc83a 	sub	r21,r21,r2
80214d6c:	008003c4 	movi	r2,15
80214d70:	3007883a 	mov	r3,r6
80214d74:	34c03fcc 	andi	r19,r6,255
80214d78:	11009036 	bltu	r2,r4,80214fbc <__divdf3+0x31c>
80214d7c:	200890ba 	slli	r4,r4,2
80214d80:	00a00874 	movhi	r2,32801
80214d84:	10936504 	addi	r2,r2,19860
80214d88:	2089883a 	add	r4,r4,r2
80214d8c:	20800017 	ldw	r2,0(r4)
80214d90:	1000683a 	jmp	r2
80214d94:	80214fbc 	xorhi	zero,r16,34110
80214d98:	80214e0c 	andi	zero,r16,34104
80214d9c:	80214fac 	andhi	zero,r16,34110
80214da0:	80214e00 	call	880214e0 <__reset+0x20014e0>
80214da4:	80214fac 	andhi	zero,r16,34110
80214da8:	80214f80 	call	880214f8 <__reset+0x20014f8>
80214dac:	80214fac 	andhi	zero,r16,34110
80214db0:	80214e00 	call	880214e0 <__reset+0x20014e0>
80214db4:	80214e0c 	andi	zero,r16,34104
80214db8:	80214e0c 	andi	zero,r16,34104
80214dbc:	80214f80 	call	880214f8 <__reset+0x20014f8>
80214dc0:	80214e00 	call	880214e0 <__reset+0x20014e0>
80214dc4:	80214df0 	cmpltui	zero,r16,34103
80214dc8:	80214df0 	cmpltui	zero,r16,34103
80214dcc:	80214df0 	cmpltui	zero,r16,34103
80214dd0:	802152a0 	cmpeqi	zero,r16,-31414
80214dd4:	2404b03a 	or	r2,r4,r16
80214dd8:	1000661e 	bne	r2,zero,80214f74 <__divdf3+0x2d4>
80214ddc:	04c00204 	movi	r19,8
80214de0:	0021883a 	mov	r16,zero
80214de4:	0025883a 	mov	r18,zero
80214de8:	02400084 	movi	r9,2
80214dec:	003fca06 	br	80214d18 <__reset+0xfa1f4d18>
80214df0:	8023883a 	mov	r17,r16
80214df4:	9011883a 	mov	r8,r18
80214df8:	e02f883a 	mov	r23,fp
80214dfc:	480f883a 	mov	r7,r9
80214e00:	00800084 	movi	r2,2
80214e04:	3881311e 	bne	r7,r2,802152cc <__divdf3+0x62c>
80214e08:	b827883a 	mov	r19,r23
80214e0c:	98c0004c 	andi	r3,r19,1
80214e10:	0081ffc4 	movi	r2,2047
80214e14:	000b883a 	mov	r5,zero
80214e18:	0025883a 	mov	r18,zero
80214e1c:	1004953a 	slli	r2,r2,20
80214e20:	18c03fcc 	andi	r3,r3,255
80214e24:	04400434 	movhi	r17,16
80214e28:	8c7fffc4 	addi	r17,r17,-1
80214e2c:	180697fa 	slli	r3,r3,31
80214e30:	2c4a703a 	and	r5,r5,r17
80214e34:	288ab03a 	or	r5,r5,r2
80214e38:	28c6b03a 	or	r3,r5,r3
80214e3c:	9005883a 	mov	r2,r18
80214e40:	dfc00d17 	ldw	ra,52(sp)
80214e44:	df000c17 	ldw	fp,48(sp)
80214e48:	ddc00b17 	ldw	r23,44(sp)
80214e4c:	dd800a17 	ldw	r22,40(sp)
80214e50:	dd400917 	ldw	r21,36(sp)
80214e54:	dd000817 	ldw	r20,32(sp)
80214e58:	dcc00717 	ldw	r19,28(sp)
80214e5c:	dc800617 	ldw	r18,24(sp)
80214e60:	dc400517 	ldw	r17,20(sp)
80214e64:	dc000417 	ldw	r16,16(sp)
80214e68:	dec00e04 	addi	sp,sp,56
80214e6c:	f800283a 	ret
80214e70:	2404b03a 	or	r2,r4,r16
80214e74:	2027883a 	mov	r19,r4
80214e78:	10003926 	beq	r2,zero,80214f60 <__divdf3+0x2c0>
80214e7c:	80012e26 	beq	r16,zero,80215338 <__divdf3+0x698>
80214e80:	8009883a 	mov	r4,r16
80214e84:	d9800315 	stw	r6,12(sp)
80214e88:	d9c00215 	stw	r7,8(sp)
80214e8c:	02069300 	call	80206930 <__clzsi2>
80214e90:	d9800317 	ldw	r6,12(sp)
80214e94:	d9c00217 	ldw	r7,8(sp)
80214e98:	113ffd44 	addi	r4,r2,-11
80214e9c:	00c00704 	movi	r3,28
80214ea0:	19012116 	blt	r3,r4,80215328 <__divdf3+0x688>
80214ea4:	00c00744 	movi	r3,29
80214ea8:	147ffe04 	addi	r17,r2,-8
80214eac:	1907c83a 	sub	r3,r3,r4
80214eb0:	8460983a 	sll	r16,r16,r17
80214eb4:	98c6d83a 	srl	r3,r19,r3
80214eb8:	9c64983a 	sll	r18,r19,r17
80214ebc:	1c20b03a 	or	r16,r3,r16
80214ec0:	1080fcc4 	addi	r2,r2,1011
80214ec4:	00abc83a 	sub	r21,zero,r2
80214ec8:	0027883a 	mov	r19,zero
80214ecc:	0013883a 	mov	r9,zero
80214ed0:	003f9106 	br	80214d18 <__reset+0xfa1f4d18>
80214ed4:	3446b03a 	or	r3,r6,r17
80214ed8:	18001f1e 	bne	r3,zero,80214f58 <__divdf3+0x2b8>
80214edc:	0023883a 	mov	r17,zero
80214ee0:	0011883a 	mov	r8,zero
80214ee4:	01c00084 	movi	r7,2
80214ee8:	003f9d06 	br	80214d60 <__reset+0xfa1f4d60>
80214eec:	3446b03a 	or	r3,r6,r17
80214ef0:	18001526 	beq	r3,zero,80214f48 <__divdf3+0x2a8>
80214ef4:	88011b26 	beq	r17,zero,80215364 <__divdf3+0x6c4>
80214ef8:	8809883a 	mov	r4,r17
80214efc:	d9800315 	stw	r6,12(sp)
80214f00:	da400115 	stw	r9,4(sp)
80214f04:	02069300 	call	80206930 <__clzsi2>
80214f08:	d9800317 	ldw	r6,12(sp)
80214f0c:	da400117 	ldw	r9,4(sp)
80214f10:	113ffd44 	addi	r4,r2,-11
80214f14:	00c00704 	movi	r3,28
80214f18:	19010e16 	blt	r3,r4,80215354 <__divdf3+0x6b4>
80214f1c:	00c00744 	movi	r3,29
80214f20:	123ffe04 	addi	r8,r2,-8
80214f24:	1907c83a 	sub	r3,r3,r4
80214f28:	8a22983a 	sll	r17,r17,r8
80214f2c:	30c6d83a 	srl	r3,r6,r3
80214f30:	3210983a 	sll	r8,r6,r8
80214f34:	1c62b03a 	or	r17,r3,r17
80214f38:	1080fcc4 	addi	r2,r2,1011
80214f3c:	0085c83a 	sub	r2,zero,r2
80214f40:	000f883a 	mov	r7,zero
80214f44:	003f8606 	br	80214d60 <__reset+0xfa1f4d60>
80214f48:	0023883a 	mov	r17,zero
80214f4c:	0011883a 	mov	r8,zero
80214f50:	01c00044 	movi	r7,1
80214f54:	003f8206 	br	80214d60 <__reset+0xfa1f4d60>
80214f58:	01c000c4 	movi	r7,3
80214f5c:	003f8006 	br	80214d60 <__reset+0xfa1f4d60>
80214f60:	04c00104 	movi	r19,4
80214f64:	0021883a 	mov	r16,zero
80214f68:	0025883a 	mov	r18,zero
80214f6c:	02400044 	movi	r9,1
80214f70:	003f6906 	br	80214d18 <__reset+0xfa1f4d18>
80214f74:	04c00304 	movi	r19,12
80214f78:	024000c4 	movi	r9,3
80214f7c:	003f6606 	br	80214d18 <__reset+0xfa1f4d18>
80214f80:	01400434 	movhi	r5,16
80214f84:	0007883a 	mov	r3,zero
80214f88:	297fffc4 	addi	r5,r5,-1
80214f8c:	04bfffc4 	movi	r18,-1
80214f90:	0081ffc4 	movi	r2,2047
80214f94:	003fa106 	br	80214e1c <__reset+0xfa1f4e1c>
80214f98:	00c00044 	movi	r3,1
80214f9c:	1887c83a 	sub	r3,r3,r2
80214fa0:	01000e04 	movi	r4,56
80214fa4:	20c1210e 	bge	r4,r3,8021542c <__divdf3+0x78c>
80214fa8:	98c0004c 	andi	r3,r19,1
80214fac:	0005883a 	mov	r2,zero
80214fb0:	000b883a 	mov	r5,zero
80214fb4:	0025883a 	mov	r18,zero
80214fb8:	003f9806 	br	80214e1c <__reset+0xfa1f4e1c>
80214fbc:	8c00fd36 	bltu	r17,r16,802153b4 <__divdf3+0x714>
80214fc0:	8440fb26 	beq	r16,r17,802153b0 <__divdf3+0x710>
80214fc4:	8007883a 	mov	r3,r16
80214fc8:	ad7fffc4 	addi	r21,r21,-1
80214fcc:	0021883a 	mov	r16,zero
80214fd0:	4004d63a 	srli	r2,r8,24
80214fd4:	8822923a 	slli	r17,r17,8
80214fd8:	1809883a 	mov	r4,r3
80214fdc:	402c923a 	slli	r22,r8,8
80214fe0:	88b8b03a 	or	fp,r17,r2
80214fe4:	e028d43a 	srli	r20,fp,16
80214fe8:	d8c00015 	stw	r3,0(sp)
80214fec:	e5ffffcc 	andi	r23,fp,65535
80214ff0:	a00b883a 	mov	r5,r20
80214ff4:	02143380 	call	80214338 <__udivsi3>
80214ff8:	d8c00017 	ldw	r3,0(sp)
80214ffc:	a00b883a 	mov	r5,r20
80215000:	d8800315 	stw	r2,12(sp)
80215004:	1809883a 	mov	r4,r3
80215008:	021439c0 	call	8021439c <__umodsi3>
8021500c:	d9800317 	ldw	r6,12(sp)
80215010:	1006943a 	slli	r3,r2,16
80215014:	9004d43a 	srli	r2,r18,16
80215018:	b9a3383a 	mul	r17,r23,r6
8021501c:	10c4b03a 	or	r2,r2,r3
80215020:	1440062e 	bgeu	r2,r17,8021503c <__divdf3+0x39c>
80215024:	1705883a 	add	r2,r2,fp
80215028:	30ffffc4 	addi	r3,r6,-1
8021502c:	1700ee36 	bltu	r2,fp,802153e8 <__divdf3+0x748>
80215030:	1440ed2e 	bgeu	r2,r17,802153e8 <__divdf3+0x748>
80215034:	31bfff84 	addi	r6,r6,-2
80215038:	1705883a 	add	r2,r2,fp
8021503c:	1463c83a 	sub	r17,r2,r17
80215040:	a00b883a 	mov	r5,r20
80215044:	8809883a 	mov	r4,r17
80215048:	d9800315 	stw	r6,12(sp)
8021504c:	02143380 	call	80214338 <__udivsi3>
80215050:	a00b883a 	mov	r5,r20
80215054:	8809883a 	mov	r4,r17
80215058:	d8800215 	stw	r2,8(sp)
8021505c:	021439c0 	call	8021439c <__umodsi3>
80215060:	d9c00217 	ldw	r7,8(sp)
80215064:	1004943a 	slli	r2,r2,16
80215068:	94bfffcc 	andi	r18,r18,65535
8021506c:	b9d1383a 	mul	r8,r23,r7
80215070:	90a4b03a 	or	r18,r18,r2
80215074:	d9800317 	ldw	r6,12(sp)
80215078:	9200062e 	bgeu	r18,r8,80215094 <__divdf3+0x3f4>
8021507c:	9725883a 	add	r18,r18,fp
80215080:	38bfffc4 	addi	r2,r7,-1
80215084:	9700d636 	bltu	r18,fp,802153e0 <__divdf3+0x740>
80215088:	9200d52e 	bgeu	r18,r8,802153e0 <__divdf3+0x740>
8021508c:	39ffff84 	addi	r7,r7,-2
80215090:	9725883a 	add	r18,r18,fp
80215094:	3004943a 	slli	r2,r6,16
80215098:	b012d43a 	srli	r9,r22,16
8021509c:	b1bfffcc 	andi	r6,r22,65535
802150a0:	11e2b03a 	or	r17,r2,r7
802150a4:	8806d43a 	srli	r3,r17,16
802150a8:	893fffcc 	andi	r4,r17,65535
802150ac:	218b383a 	mul	r5,r4,r6
802150b0:	30c5383a 	mul	r2,r6,r3
802150b4:	2249383a 	mul	r4,r4,r9
802150b8:	280ed43a 	srli	r7,r5,16
802150bc:	9225c83a 	sub	r18,r18,r8
802150c0:	2089883a 	add	r4,r4,r2
802150c4:	3909883a 	add	r4,r7,r4
802150c8:	1a47383a 	mul	r3,r3,r9
802150cc:	2080022e 	bgeu	r4,r2,802150d8 <__divdf3+0x438>
802150d0:	00800074 	movhi	r2,1
802150d4:	1887883a 	add	r3,r3,r2
802150d8:	2004d43a 	srli	r2,r4,16
802150dc:	2008943a 	slli	r4,r4,16
802150e0:	297fffcc 	andi	r5,r5,65535
802150e4:	10c7883a 	add	r3,r2,r3
802150e8:	2149883a 	add	r4,r4,r5
802150ec:	90c0a536 	bltu	r18,r3,80215384 <__divdf3+0x6e4>
802150f0:	90c0bf26 	beq	r18,r3,802153f0 <__divdf3+0x750>
802150f4:	90c7c83a 	sub	r3,r18,r3
802150f8:	810fc83a 	sub	r7,r16,r4
802150fc:	81e5803a 	cmpltu	r18,r16,r7
80215100:	1ca5c83a 	sub	r18,r3,r18
80215104:	e480c126 	beq	fp,r18,8021540c <__divdf3+0x76c>
80215108:	a00b883a 	mov	r5,r20
8021510c:	9009883a 	mov	r4,r18
80215110:	d9800315 	stw	r6,12(sp)
80215114:	d9c00215 	stw	r7,8(sp)
80215118:	da400115 	stw	r9,4(sp)
8021511c:	02143380 	call	80214338 <__udivsi3>
80215120:	a00b883a 	mov	r5,r20
80215124:	9009883a 	mov	r4,r18
80215128:	d8800015 	stw	r2,0(sp)
8021512c:	021439c0 	call	8021439c <__umodsi3>
80215130:	d9c00217 	ldw	r7,8(sp)
80215134:	da000017 	ldw	r8,0(sp)
80215138:	1006943a 	slli	r3,r2,16
8021513c:	3804d43a 	srli	r2,r7,16
80215140:	ba21383a 	mul	r16,r23,r8
80215144:	d9800317 	ldw	r6,12(sp)
80215148:	10c4b03a 	or	r2,r2,r3
8021514c:	da400117 	ldw	r9,4(sp)
80215150:	1400062e 	bgeu	r2,r16,8021516c <__divdf3+0x4cc>
80215154:	1705883a 	add	r2,r2,fp
80215158:	40ffffc4 	addi	r3,r8,-1
8021515c:	1700ad36 	bltu	r2,fp,80215414 <__divdf3+0x774>
80215160:	1400ac2e 	bgeu	r2,r16,80215414 <__divdf3+0x774>
80215164:	423fff84 	addi	r8,r8,-2
80215168:	1705883a 	add	r2,r2,fp
8021516c:	1421c83a 	sub	r16,r2,r16
80215170:	a00b883a 	mov	r5,r20
80215174:	8009883a 	mov	r4,r16
80215178:	d9800315 	stw	r6,12(sp)
8021517c:	d9c00215 	stw	r7,8(sp)
80215180:	da000015 	stw	r8,0(sp)
80215184:	da400115 	stw	r9,4(sp)
80215188:	02143380 	call	80214338 <__udivsi3>
8021518c:	8009883a 	mov	r4,r16
80215190:	a00b883a 	mov	r5,r20
80215194:	1025883a 	mov	r18,r2
80215198:	021439c0 	call	8021439c <__umodsi3>
8021519c:	d9c00217 	ldw	r7,8(sp)
802151a0:	1004943a 	slli	r2,r2,16
802151a4:	bcaf383a 	mul	r23,r23,r18
802151a8:	393fffcc 	andi	r4,r7,65535
802151ac:	2088b03a 	or	r4,r4,r2
802151b0:	d9800317 	ldw	r6,12(sp)
802151b4:	da000017 	ldw	r8,0(sp)
802151b8:	da400117 	ldw	r9,4(sp)
802151bc:	25c0062e 	bgeu	r4,r23,802151d8 <__divdf3+0x538>
802151c0:	2709883a 	add	r4,r4,fp
802151c4:	90bfffc4 	addi	r2,r18,-1
802151c8:	27009436 	bltu	r4,fp,8021541c <__divdf3+0x77c>
802151cc:	25c0932e 	bgeu	r4,r23,8021541c <__divdf3+0x77c>
802151d0:	94bfff84 	addi	r18,r18,-2
802151d4:	2709883a 	add	r4,r4,fp
802151d8:	4004943a 	slli	r2,r8,16
802151dc:	25efc83a 	sub	r23,r4,r23
802151e0:	1490b03a 	or	r8,r2,r18
802151e4:	4008d43a 	srli	r4,r8,16
802151e8:	40ffffcc 	andi	r3,r8,65535
802151ec:	30c5383a 	mul	r2,r6,r3
802151f0:	1a47383a 	mul	r3,r3,r9
802151f4:	310d383a 	mul	r6,r6,r4
802151f8:	100ad43a 	srli	r5,r2,16
802151fc:	4913383a 	mul	r9,r9,r4
80215200:	1987883a 	add	r3,r3,r6
80215204:	28c7883a 	add	r3,r5,r3
80215208:	1980022e 	bgeu	r3,r6,80215214 <__divdf3+0x574>
8021520c:	01000074 	movhi	r4,1
80215210:	4913883a 	add	r9,r9,r4
80215214:	1808d43a 	srli	r4,r3,16
80215218:	1806943a 	slli	r3,r3,16
8021521c:	10bfffcc 	andi	r2,r2,65535
80215220:	2253883a 	add	r9,r4,r9
80215224:	1887883a 	add	r3,r3,r2
80215228:	ba403836 	bltu	r23,r9,8021530c <__divdf3+0x66c>
8021522c:	ba403626 	beq	r23,r9,80215308 <__divdf3+0x668>
80215230:	42000054 	ori	r8,r8,1
80215234:	a880ffc4 	addi	r2,r21,1023
80215238:	00bf570e 	bge	zero,r2,80214f98 <__reset+0xfa1f4f98>
8021523c:	40c001cc 	andi	r3,r8,7
80215240:	18000726 	beq	r3,zero,80215260 <__divdf3+0x5c0>
80215244:	40c003cc 	andi	r3,r8,15
80215248:	01000104 	movi	r4,4
8021524c:	19000426 	beq	r3,r4,80215260 <__divdf3+0x5c0>
80215250:	4107883a 	add	r3,r8,r4
80215254:	1a11803a 	cmpltu	r8,r3,r8
80215258:	8a23883a 	add	r17,r17,r8
8021525c:	1811883a 	mov	r8,r3
80215260:	88c0402c 	andhi	r3,r17,256
80215264:	18000426 	beq	r3,zero,80215278 <__divdf3+0x5d8>
80215268:	00ffc034 	movhi	r3,65280
8021526c:	18ffffc4 	addi	r3,r3,-1
80215270:	a8810004 	addi	r2,r21,1024
80215274:	88e2703a 	and	r17,r17,r3
80215278:	00c1ff84 	movi	r3,2046
8021527c:	18bee316 	blt	r3,r2,80214e0c <__reset+0xfa1f4e0c>
80215280:	8824977a 	slli	r18,r17,29
80215284:	4010d0fa 	srli	r8,r8,3
80215288:	8822927a 	slli	r17,r17,9
8021528c:	1081ffcc 	andi	r2,r2,2047
80215290:	9224b03a 	or	r18,r18,r8
80215294:	880ad33a 	srli	r5,r17,12
80215298:	98c0004c 	andi	r3,r19,1
8021529c:	003edf06 	br	80214e1c <__reset+0xfa1f4e1c>
802152a0:	8080022c 	andhi	r2,r16,8
802152a4:	10001226 	beq	r2,zero,802152f0 <__divdf3+0x650>
802152a8:	8880022c 	andhi	r2,r17,8
802152ac:	1000101e 	bne	r2,zero,802152f0 <__divdf3+0x650>
802152b0:	00800434 	movhi	r2,16
802152b4:	89400234 	orhi	r5,r17,8
802152b8:	10bfffc4 	addi	r2,r2,-1
802152bc:	b007883a 	mov	r3,r22
802152c0:	288a703a 	and	r5,r5,r2
802152c4:	4025883a 	mov	r18,r8
802152c8:	003f3106 	br	80214f90 <__reset+0xfa1f4f90>
802152cc:	008000c4 	movi	r2,3
802152d0:	3880a626 	beq	r7,r2,8021556c <__divdf3+0x8cc>
802152d4:	00800044 	movi	r2,1
802152d8:	3880521e 	bne	r7,r2,80215424 <__divdf3+0x784>
802152dc:	b807883a 	mov	r3,r23
802152e0:	0005883a 	mov	r2,zero
802152e4:	000b883a 	mov	r5,zero
802152e8:	0025883a 	mov	r18,zero
802152ec:	003ecb06 	br	80214e1c <__reset+0xfa1f4e1c>
802152f0:	00800434 	movhi	r2,16
802152f4:	81400234 	orhi	r5,r16,8
802152f8:	10bfffc4 	addi	r2,r2,-1
802152fc:	a007883a 	mov	r3,r20
80215300:	288a703a 	and	r5,r5,r2
80215304:	003f2206 	br	80214f90 <__reset+0xfa1f4f90>
80215308:	183fca26 	beq	r3,zero,80215234 <__reset+0xfa1f5234>
8021530c:	e5ef883a 	add	r23,fp,r23
80215310:	40bfffc4 	addi	r2,r8,-1
80215314:	bf00392e 	bgeu	r23,fp,802153fc <__divdf3+0x75c>
80215318:	1011883a 	mov	r8,r2
8021531c:	ba7fc41e 	bne	r23,r9,80215230 <__reset+0xfa1f5230>
80215320:	b0ffc31e 	bne	r22,r3,80215230 <__reset+0xfa1f5230>
80215324:	003fc306 	br	80215234 <__reset+0xfa1f5234>
80215328:	143ff604 	addi	r16,r2,-40
8021532c:	9c20983a 	sll	r16,r19,r16
80215330:	0025883a 	mov	r18,zero
80215334:	003ee206 	br	80214ec0 <__reset+0xfa1f4ec0>
80215338:	d9800315 	stw	r6,12(sp)
8021533c:	d9c00215 	stw	r7,8(sp)
80215340:	02069300 	call	80206930 <__clzsi2>
80215344:	10800804 	addi	r2,r2,32
80215348:	d9c00217 	ldw	r7,8(sp)
8021534c:	d9800317 	ldw	r6,12(sp)
80215350:	003ed106 	br	80214e98 <__reset+0xfa1f4e98>
80215354:	147ff604 	addi	r17,r2,-40
80215358:	3462983a 	sll	r17,r6,r17
8021535c:	0011883a 	mov	r8,zero
80215360:	003ef506 	br	80214f38 <__reset+0xfa1f4f38>
80215364:	3009883a 	mov	r4,r6
80215368:	d9800315 	stw	r6,12(sp)
8021536c:	da400115 	stw	r9,4(sp)
80215370:	02069300 	call	80206930 <__clzsi2>
80215374:	10800804 	addi	r2,r2,32
80215378:	da400117 	ldw	r9,4(sp)
8021537c:	d9800317 	ldw	r6,12(sp)
80215380:	003ee306 	br	80214f10 <__reset+0xfa1f4f10>
80215384:	85a1883a 	add	r16,r16,r22
80215388:	8585803a 	cmpltu	r2,r16,r22
8021538c:	1705883a 	add	r2,r2,fp
80215390:	14a5883a 	add	r18,r2,r18
80215394:	88bfffc4 	addi	r2,r17,-1
80215398:	e4800c2e 	bgeu	fp,r18,802153cc <__divdf3+0x72c>
8021539c:	90c03e36 	bltu	r18,r3,80215498 <__divdf3+0x7f8>
802153a0:	1c806926 	beq	r3,r18,80215548 <__divdf3+0x8a8>
802153a4:	90c7c83a 	sub	r3,r18,r3
802153a8:	1023883a 	mov	r17,r2
802153ac:	003f5206 	br	802150f8 <__reset+0xfa1f50f8>
802153b0:	923f0436 	bltu	r18,r8,80214fc4 <__reset+0xfa1f4fc4>
802153b4:	800897fa 	slli	r4,r16,31
802153b8:	9004d07a 	srli	r2,r18,1
802153bc:	8006d07a 	srli	r3,r16,1
802153c0:	902097fa 	slli	r16,r18,31
802153c4:	20a4b03a 	or	r18,r4,r2
802153c8:	003f0106 	br	80214fd0 <__reset+0xfa1f4fd0>
802153cc:	e4bff51e 	bne	fp,r18,802153a4 <__reset+0xfa1f53a4>
802153d0:	85bff22e 	bgeu	r16,r22,8021539c <__reset+0xfa1f539c>
802153d4:	e0c7c83a 	sub	r3,fp,r3
802153d8:	1023883a 	mov	r17,r2
802153dc:	003f4606 	br	802150f8 <__reset+0xfa1f50f8>
802153e0:	100f883a 	mov	r7,r2
802153e4:	003f2b06 	br	80215094 <__reset+0xfa1f5094>
802153e8:	180d883a 	mov	r6,r3
802153ec:	003f1306 	br	8021503c <__reset+0xfa1f503c>
802153f0:	813fe436 	bltu	r16,r4,80215384 <__reset+0xfa1f5384>
802153f4:	0007883a 	mov	r3,zero
802153f8:	003f3f06 	br	802150f8 <__reset+0xfa1f50f8>
802153fc:	ba402c36 	bltu	r23,r9,802154b0 <__divdf3+0x810>
80215400:	4dc05426 	beq	r9,r23,80215554 <__divdf3+0x8b4>
80215404:	1011883a 	mov	r8,r2
80215408:	003f8906 	br	80215230 <__reset+0xfa1f5230>
8021540c:	023fffc4 	movi	r8,-1
80215410:	003f8806 	br	80215234 <__reset+0xfa1f5234>
80215414:	1811883a 	mov	r8,r3
80215418:	003f5406 	br	8021516c <__reset+0xfa1f516c>
8021541c:	1025883a 	mov	r18,r2
80215420:	003f6d06 	br	802151d8 <__reset+0xfa1f51d8>
80215424:	b827883a 	mov	r19,r23
80215428:	003f8206 	br	80215234 <__reset+0xfa1f5234>
8021542c:	010007c4 	movi	r4,31
80215430:	20c02616 	blt	r4,r3,802154cc <__divdf3+0x82c>
80215434:	00800804 	movi	r2,32
80215438:	10c5c83a 	sub	r2,r2,r3
8021543c:	888a983a 	sll	r5,r17,r2
80215440:	40c8d83a 	srl	r4,r8,r3
80215444:	4084983a 	sll	r2,r8,r2
80215448:	88e2d83a 	srl	r17,r17,r3
8021544c:	2906b03a 	or	r3,r5,r4
80215450:	1004c03a 	cmpne	r2,r2,zero
80215454:	1886b03a 	or	r3,r3,r2
80215458:	188001cc 	andi	r2,r3,7
8021545c:	10000726 	beq	r2,zero,8021547c <__divdf3+0x7dc>
80215460:	188003cc 	andi	r2,r3,15
80215464:	01000104 	movi	r4,4
80215468:	11000426 	beq	r2,r4,8021547c <__divdf3+0x7dc>
8021546c:	1805883a 	mov	r2,r3
80215470:	10c00104 	addi	r3,r2,4
80215474:	1885803a 	cmpltu	r2,r3,r2
80215478:	88a3883a 	add	r17,r17,r2
8021547c:	8880202c 	andhi	r2,r17,128
80215480:	10002726 	beq	r2,zero,80215520 <__divdf3+0x880>
80215484:	98c0004c 	andi	r3,r19,1
80215488:	00800044 	movi	r2,1
8021548c:	000b883a 	mov	r5,zero
80215490:	0025883a 	mov	r18,zero
80215494:	003e6106 	br	80214e1c <__reset+0xfa1f4e1c>
80215498:	85a1883a 	add	r16,r16,r22
8021549c:	8585803a 	cmpltu	r2,r16,r22
802154a0:	1705883a 	add	r2,r2,fp
802154a4:	14a5883a 	add	r18,r2,r18
802154a8:	8c7fff84 	addi	r17,r17,-2
802154ac:	003f1106 	br	802150f4 <__reset+0xfa1f50f4>
802154b0:	b589883a 	add	r4,r22,r22
802154b4:	25ad803a 	cmpltu	r22,r4,r22
802154b8:	b739883a 	add	fp,r22,fp
802154bc:	40bfff84 	addi	r2,r8,-2
802154c0:	bf2f883a 	add	r23,r23,fp
802154c4:	202d883a 	mov	r22,r4
802154c8:	003f9306 	br	80215318 <__reset+0xfa1f5318>
802154cc:	013ff844 	movi	r4,-31
802154d0:	2085c83a 	sub	r2,r4,r2
802154d4:	8888d83a 	srl	r4,r17,r2
802154d8:	00800804 	movi	r2,32
802154dc:	18802126 	beq	r3,r2,80215564 <__divdf3+0x8c4>
802154e0:	00801004 	movi	r2,64
802154e4:	10c5c83a 	sub	r2,r2,r3
802154e8:	8884983a 	sll	r2,r17,r2
802154ec:	1204b03a 	or	r2,r2,r8
802154f0:	1004c03a 	cmpne	r2,r2,zero
802154f4:	2084b03a 	or	r2,r4,r2
802154f8:	144001cc 	andi	r17,r2,7
802154fc:	88000d1e 	bne	r17,zero,80215534 <__divdf3+0x894>
80215500:	000b883a 	mov	r5,zero
80215504:	1024d0fa 	srli	r18,r2,3
80215508:	98c0004c 	andi	r3,r19,1
8021550c:	0005883a 	mov	r2,zero
80215510:	9464b03a 	or	r18,r18,r17
80215514:	003e4106 	br	80214e1c <__reset+0xfa1f4e1c>
80215518:	1007883a 	mov	r3,r2
8021551c:	0023883a 	mov	r17,zero
80215520:	880a927a 	slli	r5,r17,9
80215524:	1805883a 	mov	r2,r3
80215528:	8822977a 	slli	r17,r17,29
8021552c:	280ad33a 	srli	r5,r5,12
80215530:	003ff406 	br	80215504 <__reset+0xfa1f5504>
80215534:	10c003cc 	andi	r3,r2,15
80215538:	01000104 	movi	r4,4
8021553c:	193ff626 	beq	r3,r4,80215518 <__reset+0xfa1f5518>
80215540:	0023883a 	mov	r17,zero
80215544:	003fca06 	br	80215470 <__reset+0xfa1f5470>
80215548:	813fd336 	bltu	r16,r4,80215498 <__reset+0xfa1f5498>
8021554c:	1023883a 	mov	r17,r2
80215550:	003fa806 	br	802153f4 <__reset+0xfa1f53f4>
80215554:	b0ffd636 	bltu	r22,r3,802154b0 <__reset+0xfa1f54b0>
80215558:	1011883a 	mov	r8,r2
8021555c:	b0ff341e 	bne	r22,r3,80215230 <__reset+0xfa1f5230>
80215560:	003f3406 	br	80215234 <__reset+0xfa1f5234>
80215564:	0005883a 	mov	r2,zero
80215568:	003fe006 	br	802154ec <__reset+0xfa1f54ec>
8021556c:	00800434 	movhi	r2,16
80215570:	89400234 	orhi	r5,r17,8
80215574:	10bfffc4 	addi	r2,r2,-1
80215578:	b807883a 	mov	r3,r23
8021557c:	288a703a 	and	r5,r5,r2
80215580:	4025883a 	mov	r18,r8
80215584:	003e8206 	br	80214f90 <__reset+0xfa1f4f90>

80215588 <__eqdf2>:
80215588:	2804d53a 	srli	r2,r5,20
8021558c:	3806d53a 	srli	r3,r7,20
80215590:	02000434 	movhi	r8,16
80215594:	423fffc4 	addi	r8,r8,-1
80215598:	1081ffcc 	andi	r2,r2,2047
8021559c:	0281ffc4 	movi	r10,2047
802155a0:	2a12703a 	and	r9,r5,r8
802155a4:	18c1ffcc 	andi	r3,r3,2047
802155a8:	3a10703a 	and	r8,r7,r8
802155ac:	280ad7fa 	srli	r5,r5,31
802155b0:	380ed7fa 	srli	r7,r7,31
802155b4:	12801026 	beq	r2,r10,802155f8 <__eqdf2+0x70>
802155b8:	0281ffc4 	movi	r10,2047
802155bc:	1a800a26 	beq	r3,r10,802155e8 <__eqdf2+0x60>
802155c0:	10c00226 	beq	r2,r3,802155cc <__eqdf2+0x44>
802155c4:	00800044 	movi	r2,1
802155c8:	f800283a 	ret
802155cc:	4a3ffd1e 	bne	r9,r8,802155c4 <__reset+0xfa1f55c4>
802155d0:	21bffc1e 	bne	r4,r6,802155c4 <__reset+0xfa1f55c4>
802155d4:	29c00c26 	beq	r5,r7,80215608 <__eqdf2+0x80>
802155d8:	103ffa1e 	bne	r2,zero,802155c4 <__reset+0xfa1f55c4>
802155dc:	2244b03a 	or	r2,r4,r9
802155e0:	1004c03a 	cmpne	r2,r2,zero
802155e4:	f800283a 	ret
802155e8:	3214b03a 	or	r10,r6,r8
802155ec:	503ff426 	beq	r10,zero,802155c0 <__reset+0xfa1f55c0>
802155f0:	00800044 	movi	r2,1
802155f4:	f800283a 	ret
802155f8:	2254b03a 	or	r10,r4,r9
802155fc:	503fee26 	beq	r10,zero,802155b8 <__reset+0xfa1f55b8>
80215600:	00800044 	movi	r2,1
80215604:	f800283a 	ret
80215608:	0005883a 	mov	r2,zero
8021560c:	f800283a 	ret

80215610 <__gedf2>:
80215610:	2804d53a 	srli	r2,r5,20
80215614:	3806d53a 	srli	r3,r7,20
80215618:	02000434 	movhi	r8,16
8021561c:	423fffc4 	addi	r8,r8,-1
80215620:	1081ffcc 	andi	r2,r2,2047
80215624:	0241ffc4 	movi	r9,2047
80215628:	2a14703a 	and	r10,r5,r8
8021562c:	18c1ffcc 	andi	r3,r3,2047
80215630:	3a10703a 	and	r8,r7,r8
80215634:	280ad7fa 	srli	r5,r5,31
80215638:	380ed7fa 	srli	r7,r7,31
8021563c:	12401d26 	beq	r2,r9,802156b4 <__gedf2+0xa4>
80215640:	0241ffc4 	movi	r9,2047
80215644:	1a401226 	beq	r3,r9,80215690 <__gedf2+0x80>
80215648:	1000081e 	bne	r2,zero,8021566c <__gedf2+0x5c>
8021564c:	2296b03a 	or	r11,r4,r10
80215650:	5813003a 	cmpeq	r9,r11,zero
80215654:	1800091e 	bne	r3,zero,8021567c <__gedf2+0x6c>
80215658:	3218b03a 	or	r12,r6,r8
8021565c:	6000071e 	bne	r12,zero,8021567c <__gedf2+0x6c>
80215660:	0005883a 	mov	r2,zero
80215664:	5800101e 	bne	r11,zero,802156a8 <__gedf2+0x98>
80215668:	f800283a 	ret
8021566c:	18000c1e 	bne	r3,zero,802156a0 <__gedf2+0x90>
80215670:	3212b03a 	or	r9,r6,r8
80215674:	48000c26 	beq	r9,zero,802156a8 <__gedf2+0x98>
80215678:	0013883a 	mov	r9,zero
8021567c:	39c03fcc 	andi	r7,r7,255
80215680:	48000826 	beq	r9,zero,802156a4 <__gedf2+0x94>
80215684:	38000926 	beq	r7,zero,802156ac <__gedf2+0x9c>
80215688:	00800044 	movi	r2,1
8021568c:	f800283a 	ret
80215690:	3212b03a 	or	r9,r6,r8
80215694:	483fec26 	beq	r9,zero,80215648 <__reset+0xfa1f5648>
80215698:	00bfff84 	movi	r2,-2
8021569c:	f800283a 	ret
802156a0:	39c03fcc 	andi	r7,r7,255
802156a4:	29c00626 	beq	r5,r7,802156c0 <__gedf2+0xb0>
802156a8:	283ff726 	beq	r5,zero,80215688 <__reset+0xfa1f5688>
802156ac:	00bfffc4 	movi	r2,-1
802156b0:	f800283a 	ret
802156b4:	2292b03a 	or	r9,r4,r10
802156b8:	483fe126 	beq	r9,zero,80215640 <__reset+0xfa1f5640>
802156bc:	003ff606 	br	80215698 <__reset+0xfa1f5698>
802156c0:	18bff916 	blt	r3,r2,802156a8 <__reset+0xfa1f56a8>
802156c4:	10c00316 	blt	r2,r3,802156d4 <__gedf2+0xc4>
802156c8:	42bff736 	bltu	r8,r10,802156a8 <__reset+0xfa1f56a8>
802156cc:	52000326 	beq	r10,r8,802156dc <__gedf2+0xcc>
802156d0:	5200042e 	bgeu	r10,r8,802156e4 <__gedf2+0xd4>
802156d4:	283fec1e 	bne	r5,zero,80215688 <__reset+0xfa1f5688>
802156d8:	003ff406 	br	802156ac <__reset+0xfa1f56ac>
802156dc:	313ff236 	bltu	r6,r4,802156a8 <__reset+0xfa1f56a8>
802156e0:	21bffc36 	bltu	r4,r6,802156d4 <__reset+0xfa1f56d4>
802156e4:	0005883a 	mov	r2,zero
802156e8:	f800283a 	ret

802156ec <__ledf2>:
802156ec:	2804d53a 	srli	r2,r5,20
802156f0:	3810d53a 	srli	r8,r7,20
802156f4:	00c00434 	movhi	r3,16
802156f8:	18ffffc4 	addi	r3,r3,-1
802156fc:	1081ffcc 	andi	r2,r2,2047
80215700:	0241ffc4 	movi	r9,2047
80215704:	28d4703a 	and	r10,r5,r3
80215708:	4201ffcc 	andi	r8,r8,2047
8021570c:	38c6703a 	and	r3,r7,r3
80215710:	280ad7fa 	srli	r5,r5,31
80215714:	380ed7fa 	srli	r7,r7,31
80215718:	12401f26 	beq	r2,r9,80215798 <__ledf2+0xac>
8021571c:	0241ffc4 	movi	r9,2047
80215720:	42401426 	beq	r8,r9,80215774 <__ledf2+0x88>
80215724:	1000091e 	bne	r2,zero,8021574c <__ledf2+0x60>
80215728:	2296b03a 	or	r11,r4,r10
8021572c:	5813003a 	cmpeq	r9,r11,zero
80215730:	29403fcc 	andi	r5,r5,255
80215734:	40000a1e 	bne	r8,zero,80215760 <__ledf2+0x74>
80215738:	30d8b03a 	or	r12,r6,r3
8021573c:	6000081e 	bne	r12,zero,80215760 <__ledf2+0x74>
80215740:	0005883a 	mov	r2,zero
80215744:	5800111e 	bne	r11,zero,8021578c <__ledf2+0xa0>
80215748:	f800283a 	ret
8021574c:	29403fcc 	andi	r5,r5,255
80215750:	40000c1e 	bne	r8,zero,80215784 <__ledf2+0x98>
80215754:	30d2b03a 	or	r9,r6,r3
80215758:	48000c26 	beq	r9,zero,8021578c <__ledf2+0xa0>
8021575c:	0013883a 	mov	r9,zero
80215760:	39c03fcc 	andi	r7,r7,255
80215764:	48000826 	beq	r9,zero,80215788 <__ledf2+0x9c>
80215768:	38001126 	beq	r7,zero,802157b0 <__ledf2+0xc4>
8021576c:	00800044 	movi	r2,1
80215770:	f800283a 	ret
80215774:	30d2b03a 	or	r9,r6,r3
80215778:	483fea26 	beq	r9,zero,80215724 <__reset+0xfa1f5724>
8021577c:	00800084 	movi	r2,2
80215780:	f800283a 	ret
80215784:	39c03fcc 	andi	r7,r7,255
80215788:	39400726 	beq	r7,r5,802157a8 <__ledf2+0xbc>
8021578c:	2800081e 	bne	r5,zero,802157b0 <__ledf2+0xc4>
80215790:	00800044 	movi	r2,1
80215794:	f800283a 	ret
80215798:	2292b03a 	or	r9,r4,r10
8021579c:	483fdf26 	beq	r9,zero,8021571c <__reset+0xfa1f571c>
802157a0:	00800084 	movi	r2,2
802157a4:	f800283a 	ret
802157a8:	4080030e 	bge	r8,r2,802157b8 <__ledf2+0xcc>
802157ac:	383fef26 	beq	r7,zero,8021576c <__reset+0xfa1f576c>
802157b0:	00bfffc4 	movi	r2,-1
802157b4:	f800283a 	ret
802157b8:	123feb16 	blt	r2,r8,80215768 <__reset+0xfa1f5768>
802157bc:	1abff336 	bltu	r3,r10,8021578c <__reset+0xfa1f578c>
802157c0:	50c00326 	beq	r10,r3,802157d0 <__ledf2+0xe4>
802157c4:	50c0042e 	bgeu	r10,r3,802157d8 <__ledf2+0xec>
802157c8:	283fe81e 	bne	r5,zero,8021576c <__reset+0xfa1f576c>
802157cc:	003ff806 	br	802157b0 <__reset+0xfa1f57b0>
802157d0:	313fee36 	bltu	r6,r4,8021578c <__reset+0xfa1f578c>
802157d4:	21bffc36 	bltu	r4,r6,802157c8 <__reset+0xfa1f57c8>
802157d8:	0005883a 	mov	r2,zero
802157dc:	f800283a 	ret

802157e0 <__muldf3>:
802157e0:	defff304 	addi	sp,sp,-52
802157e4:	2804d53a 	srli	r2,r5,20
802157e8:	dd800915 	stw	r22,36(sp)
802157ec:	282cd7fa 	srli	r22,r5,31
802157f0:	dc000315 	stw	r16,12(sp)
802157f4:	04000434 	movhi	r16,16
802157f8:	dd400815 	stw	r21,32(sp)
802157fc:	dc800515 	stw	r18,20(sp)
80215800:	843fffc4 	addi	r16,r16,-1
80215804:	dfc00c15 	stw	ra,48(sp)
80215808:	df000b15 	stw	fp,44(sp)
8021580c:	ddc00a15 	stw	r23,40(sp)
80215810:	dd000715 	stw	r20,28(sp)
80215814:	dcc00615 	stw	r19,24(sp)
80215818:	dc400415 	stw	r17,16(sp)
8021581c:	1481ffcc 	andi	r18,r2,2047
80215820:	2c20703a 	and	r16,r5,r16
80215824:	b02b883a 	mov	r21,r22
80215828:	b2403fcc 	andi	r9,r22,255
8021582c:	90006026 	beq	r18,zero,802159b0 <__muldf3+0x1d0>
80215830:	0081ffc4 	movi	r2,2047
80215834:	2029883a 	mov	r20,r4
80215838:	90803626 	beq	r18,r2,80215914 <__muldf3+0x134>
8021583c:	80800434 	orhi	r2,r16,16
80215840:	100490fa 	slli	r2,r2,3
80215844:	2020d77a 	srli	r16,r4,29
80215848:	202890fa 	slli	r20,r4,3
8021584c:	94bf0044 	addi	r18,r18,-1023
80215850:	80a0b03a 	or	r16,r16,r2
80215854:	0027883a 	mov	r19,zero
80215858:	0039883a 	mov	fp,zero
8021585c:	3804d53a 	srli	r2,r7,20
80215860:	382ed7fa 	srli	r23,r7,31
80215864:	04400434 	movhi	r17,16
80215868:	8c7fffc4 	addi	r17,r17,-1
8021586c:	1081ffcc 	andi	r2,r2,2047
80215870:	3011883a 	mov	r8,r6
80215874:	3c62703a 	and	r17,r7,r17
80215878:	ba803fcc 	andi	r10,r23,255
8021587c:	10006d26 	beq	r2,zero,80215a34 <__muldf3+0x254>
80215880:	00c1ffc4 	movi	r3,2047
80215884:	10c06526 	beq	r2,r3,80215a1c <__muldf3+0x23c>
80215888:	88c00434 	orhi	r3,r17,16
8021588c:	180690fa 	slli	r3,r3,3
80215890:	3022d77a 	srli	r17,r6,29
80215894:	301090fa 	slli	r8,r6,3
80215898:	10bf0044 	addi	r2,r2,-1023
8021589c:	88e2b03a 	or	r17,r17,r3
802158a0:	000b883a 	mov	r5,zero
802158a4:	9085883a 	add	r2,r18,r2
802158a8:	2cc8b03a 	or	r4,r5,r19
802158ac:	00c003c4 	movi	r3,15
802158b0:	bdacf03a 	xor	r22,r23,r22
802158b4:	12c00044 	addi	r11,r2,1
802158b8:	19009936 	bltu	r3,r4,80215b20 <__muldf3+0x340>
802158bc:	200890ba 	slli	r4,r4,2
802158c0:	00e00874 	movhi	r3,32801
802158c4:	18d63504 	addi	r3,r3,22740
802158c8:	20c9883a 	add	r4,r4,r3
802158cc:	20c00017 	ldw	r3,0(r4)
802158d0:	1800683a 	jmp	r3
802158d4:	80215b20 	cmpeqi	zero,r16,-31380
802158d8:	80215934 	orhi	zero,r16,34148
802158dc:	80215934 	orhi	zero,r16,34148
802158e0:	80215930 	cmpltui	zero,r16,34148
802158e4:	80215afc 	xorhi	zero,r16,34155
802158e8:	80215afc 	xorhi	zero,r16,34155
802158ec:	80215ae4 	muli	zero,r16,-31381
802158f0:	80215930 	cmpltui	zero,r16,34148
802158f4:	80215afc 	xorhi	zero,r16,34155
802158f8:	80215ae4 	muli	zero,r16,-31381
802158fc:	80215afc 	xorhi	zero,r16,34155
80215900:	80215930 	cmpltui	zero,r16,34148
80215904:	80215b0c 	andi	zero,r16,34156
80215908:	80215b0c 	andi	zero,r16,34156
8021590c:	80215b0c 	andi	zero,r16,34156
80215910:	80215d28 	cmpgeui	zero,r16,34164
80215914:	2404b03a 	or	r2,r4,r16
80215918:	10006f1e 	bne	r2,zero,80215ad8 <__muldf3+0x2f8>
8021591c:	04c00204 	movi	r19,8
80215920:	0021883a 	mov	r16,zero
80215924:	0029883a 	mov	r20,zero
80215928:	07000084 	movi	fp,2
8021592c:	003fcb06 	br	8021585c <__reset+0xfa1f585c>
80215930:	502d883a 	mov	r22,r10
80215934:	00800084 	movi	r2,2
80215938:	28805726 	beq	r5,r2,80215a98 <__muldf3+0x2b8>
8021593c:	008000c4 	movi	r2,3
80215940:	28816626 	beq	r5,r2,80215edc <__muldf3+0x6fc>
80215944:	00800044 	movi	r2,1
80215948:	2881411e 	bne	r5,r2,80215e50 <__muldf3+0x670>
8021594c:	b02b883a 	mov	r21,r22
80215950:	0005883a 	mov	r2,zero
80215954:	000b883a 	mov	r5,zero
80215958:	0029883a 	mov	r20,zero
8021595c:	1004953a 	slli	r2,r2,20
80215960:	a8c03fcc 	andi	r3,r21,255
80215964:	04400434 	movhi	r17,16
80215968:	8c7fffc4 	addi	r17,r17,-1
8021596c:	180697fa 	slli	r3,r3,31
80215970:	2c4a703a 	and	r5,r5,r17
80215974:	288ab03a 	or	r5,r5,r2
80215978:	28c6b03a 	or	r3,r5,r3
8021597c:	a005883a 	mov	r2,r20
80215980:	dfc00c17 	ldw	ra,48(sp)
80215984:	df000b17 	ldw	fp,44(sp)
80215988:	ddc00a17 	ldw	r23,40(sp)
8021598c:	dd800917 	ldw	r22,36(sp)
80215990:	dd400817 	ldw	r21,32(sp)
80215994:	dd000717 	ldw	r20,28(sp)
80215998:	dcc00617 	ldw	r19,24(sp)
8021599c:	dc800517 	ldw	r18,20(sp)
802159a0:	dc400417 	ldw	r17,16(sp)
802159a4:	dc000317 	ldw	r16,12(sp)
802159a8:	dec00d04 	addi	sp,sp,52
802159ac:	f800283a 	ret
802159b0:	2404b03a 	or	r2,r4,r16
802159b4:	2027883a 	mov	r19,r4
802159b8:	10004226 	beq	r2,zero,80215ac4 <__muldf3+0x2e4>
802159bc:	8000fc26 	beq	r16,zero,80215db0 <__muldf3+0x5d0>
802159c0:	8009883a 	mov	r4,r16
802159c4:	d9800215 	stw	r6,8(sp)
802159c8:	d9c00015 	stw	r7,0(sp)
802159cc:	da400115 	stw	r9,4(sp)
802159d0:	02069300 	call	80206930 <__clzsi2>
802159d4:	d9800217 	ldw	r6,8(sp)
802159d8:	d9c00017 	ldw	r7,0(sp)
802159dc:	da400117 	ldw	r9,4(sp)
802159e0:	113ffd44 	addi	r4,r2,-11
802159e4:	00c00704 	movi	r3,28
802159e8:	1900ed16 	blt	r3,r4,80215da0 <__muldf3+0x5c0>
802159ec:	00c00744 	movi	r3,29
802159f0:	147ffe04 	addi	r17,r2,-8
802159f4:	1907c83a 	sub	r3,r3,r4
802159f8:	8460983a 	sll	r16,r16,r17
802159fc:	98c6d83a 	srl	r3,r19,r3
80215a00:	9c68983a 	sll	r20,r19,r17
80215a04:	1c20b03a 	or	r16,r3,r16
80215a08:	1080fcc4 	addi	r2,r2,1011
80215a0c:	00a5c83a 	sub	r18,zero,r2
80215a10:	0027883a 	mov	r19,zero
80215a14:	0039883a 	mov	fp,zero
80215a18:	003f9006 	br	8021585c <__reset+0xfa1f585c>
80215a1c:	3446b03a 	or	r3,r6,r17
80215a20:	1800261e 	bne	r3,zero,80215abc <__muldf3+0x2dc>
80215a24:	0023883a 	mov	r17,zero
80215a28:	0011883a 	mov	r8,zero
80215a2c:	01400084 	movi	r5,2
80215a30:	003f9c06 	br	802158a4 <__reset+0xfa1f58a4>
80215a34:	3446b03a 	or	r3,r6,r17
80215a38:	18001c26 	beq	r3,zero,80215aac <__muldf3+0x2cc>
80215a3c:	8800ce26 	beq	r17,zero,80215d78 <__muldf3+0x598>
80215a40:	8809883a 	mov	r4,r17
80215a44:	d9800215 	stw	r6,8(sp)
80215a48:	da400115 	stw	r9,4(sp)
80215a4c:	da800015 	stw	r10,0(sp)
80215a50:	02069300 	call	80206930 <__clzsi2>
80215a54:	d9800217 	ldw	r6,8(sp)
80215a58:	da400117 	ldw	r9,4(sp)
80215a5c:	da800017 	ldw	r10,0(sp)
80215a60:	113ffd44 	addi	r4,r2,-11
80215a64:	00c00704 	movi	r3,28
80215a68:	1900bf16 	blt	r3,r4,80215d68 <__muldf3+0x588>
80215a6c:	00c00744 	movi	r3,29
80215a70:	123ffe04 	addi	r8,r2,-8
80215a74:	1907c83a 	sub	r3,r3,r4
80215a78:	8a22983a 	sll	r17,r17,r8
80215a7c:	30c6d83a 	srl	r3,r6,r3
80215a80:	3210983a 	sll	r8,r6,r8
80215a84:	1c62b03a 	or	r17,r3,r17
80215a88:	1080fcc4 	addi	r2,r2,1011
80215a8c:	0085c83a 	sub	r2,zero,r2
80215a90:	000b883a 	mov	r5,zero
80215a94:	003f8306 	br	802158a4 <__reset+0xfa1f58a4>
80215a98:	b02b883a 	mov	r21,r22
80215a9c:	0081ffc4 	movi	r2,2047
80215aa0:	000b883a 	mov	r5,zero
80215aa4:	0029883a 	mov	r20,zero
80215aa8:	003fac06 	br	8021595c <__reset+0xfa1f595c>
80215aac:	0023883a 	mov	r17,zero
80215ab0:	0011883a 	mov	r8,zero
80215ab4:	01400044 	movi	r5,1
80215ab8:	003f7a06 	br	802158a4 <__reset+0xfa1f58a4>
80215abc:	014000c4 	movi	r5,3
80215ac0:	003f7806 	br	802158a4 <__reset+0xfa1f58a4>
80215ac4:	04c00104 	movi	r19,4
80215ac8:	0021883a 	mov	r16,zero
80215acc:	0029883a 	mov	r20,zero
80215ad0:	07000044 	movi	fp,1
80215ad4:	003f6106 	br	8021585c <__reset+0xfa1f585c>
80215ad8:	04c00304 	movi	r19,12
80215adc:	070000c4 	movi	fp,3
80215ae0:	003f5e06 	br	8021585c <__reset+0xfa1f585c>
80215ae4:	01400434 	movhi	r5,16
80215ae8:	002b883a 	mov	r21,zero
80215aec:	297fffc4 	addi	r5,r5,-1
80215af0:	053fffc4 	movi	r20,-1
80215af4:	0081ffc4 	movi	r2,2047
80215af8:	003f9806 	br	8021595c <__reset+0xfa1f595c>
80215afc:	8023883a 	mov	r17,r16
80215b00:	a011883a 	mov	r8,r20
80215b04:	e00b883a 	mov	r5,fp
80215b08:	003f8a06 	br	80215934 <__reset+0xfa1f5934>
80215b0c:	8023883a 	mov	r17,r16
80215b10:	a011883a 	mov	r8,r20
80215b14:	482d883a 	mov	r22,r9
80215b18:	e00b883a 	mov	r5,fp
80215b1c:	003f8506 	br	80215934 <__reset+0xfa1f5934>
80215b20:	a00ad43a 	srli	r5,r20,16
80215b24:	401ad43a 	srli	r13,r8,16
80215b28:	a53fffcc 	andi	r20,r20,65535
80215b2c:	423fffcc 	andi	r8,r8,65535
80215b30:	4519383a 	mul	r12,r8,r20
80215b34:	4147383a 	mul	r3,r8,r5
80215b38:	6d09383a 	mul	r4,r13,r20
80215b3c:	600cd43a 	srli	r6,r12,16
80215b40:	2b5d383a 	mul	r14,r5,r13
80215b44:	20c9883a 	add	r4,r4,r3
80215b48:	310d883a 	add	r6,r6,r4
80215b4c:	30c0022e 	bgeu	r6,r3,80215b58 <__muldf3+0x378>
80215b50:	00c00074 	movhi	r3,1
80215b54:	70dd883a 	add	r14,r14,r3
80215b58:	8826d43a 	srli	r19,r17,16
80215b5c:	8bffffcc 	andi	r15,r17,65535
80215b60:	7d23383a 	mul	r17,r15,r20
80215b64:	7949383a 	mul	r4,r15,r5
80215b68:	9d29383a 	mul	r20,r19,r20
80215b6c:	8814d43a 	srli	r10,r17,16
80215b70:	3012943a 	slli	r9,r6,16
80215b74:	a129883a 	add	r20,r20,r4
80215b78:	633fffcc 	andi	r12,r12,65535
80215b7c:	5515883a 	add	r10,r10,r20
80215b80:	3006d43a 	srli	r3,r6,16
80215b84:	4b13883a 	add	r9,r9,r12
80215b88:	2ccb383a 	mul	r5,r5,r19
80215b8c:	5100022e 	bgeu	r10,r4,80215b98 <__muldf3+0x3b8>
80215b90:	01000074 	movhi	r4,1
80215b94:	290b883a 	add	r5,r5,r4
80215b98:	802ad43a 	srli	r21,r16,16
80215b9c:	843fffcc 	andi	r16,r16,65535
80215ba0:	440d383a 	mul	r6,r8,r16
80215ba4:	4565383a 	mul	r18,r8,r21
80215ba8:	8349383a 	mul	r4,r16,r13
80215bac:	500e943a 	slli	r7,r10,16
80215bb0:	3010d43a 	srli	r8,r6,16
80215bb4:	5028d43a 	srli	r20,r10,16
80215bb8:	2489883a 	add	r4,r4,r18
80215bbc:	8abfffcc 	andi	r10,r17,65535
80215bc0:	3a95883a 	add	r10,r7,r10
80215bc4:	4119883a 	add	r12,r8,r4
80215bc8:	a169883a 	add	r20,r20,r5
80215bcc:	1a87883a 	add	r3,r3,r10
80215bd0:	6d5b383a 	mul	r13,r13,r21
80215bd4:	6480022e 	bgeu	r12,r18,80215be0 <__muldf3+0x400>
80215bd8:	01000074 	movhi	r4,1
80215bdc:	691b883a 	add	r13,r13,r4
80215be0:	7c25383a 	mul	r18,r15,r16
80215be4:	7d4b383a 	mul	r5,r15,r21
80215be8:	84cf383a 	mul	r7,r16,r19
80215bec:	901ed43a 	srli	r15,r18,16
80215bf0:	6008d43a 	srli	r4,r12,16
80215bf4:	6010943a 	slli	r8,r12,16
80215bf8:	394f883a 	add	r7,r7,r5
80215bfc:	333fffcc 	andi	r12,r6,65535
80215c00:	79df883a 	add	r15,r15,r7
80215c04:	235b883a 	add	r13,r4,r13
80215c08:	9d63383a 	mul	r17,r19,r21
80215c0c:	4309883a 	add	r4,r8,r12
80215c10:	7940022e 	bgeu	r15,r5,80215c1c <__muldf3+0x43c>
80215c14:	01400074 	movhi	r5,1
80215c18:	8963883a 	add	r17,r17,r5
80215c1c:	780a943a 	slli	r5,r15,16
80215c20:	91bfffcc 	andi	r6,r18,65535
80215c24:	70c7883a 	add	r3,r14,r3
80215c28:	298d883a 	add	r6,r5,r6
80215c2c:	1a8f803a 	cmpltu	r7,r3,r10
80215c30:	350b883a 	add	r5,r6,r20
80215c34:	20c7883a 	add	r3,r4,r3
80215c38:	3955883a 	add	r10,r7,r5
80215c3c:	1909803a 	cmpltu	r4,r3,r4
80215c40:	6a91883a 	add	r8,r13,r10
80215c44:	780cd43a 	srli	r6,r15,16
80215c48:	2219883a 	add	r12,r4,r8
80215c4c:	2d0b803a 	cmpltu	r5,r5,r20
80215c50:	51cf803a 	cmpltu	r7,r10,r7
80215c54:	29ceb03a 	or	r7,r5,r7
80215c58:	4351803a 	cmpltu	r8,r8,r13
80215c5c:	610b803a 	cmpltu	r5,r12,r4
80215c60:	4148b03a 	or	r4,r8,r5
80215c64:	398f883a 	add	r7,r7,r6
80215c68:	3909883a 	add	r4,r7,r4
80215c6c:	1810927a 	slli	r8,r3,9
80215c70:	2449883a 	add	r4,r4,r17
80215c74:	2008927a 	slli	r4,r4,9
80215c78:	6022d5fa 	srli	r17,r12,23
80215c7c:	1806d5fa 	srli	r3,r3,23
80215c80:	4252b03a 	or	r9,r8,r9
80215c84:	600a927a 	slli	r5,r12,9
80215c88:	4810c03a 	cmpne	r8,r9,zero
80215c8c:	2462b03a 	or	r17,r4,r17
80215c90:	40c6b03a 	or	r3,r8,r3
80215c94:	8900402c 	andhi	r4,r17,256
80215c98:	1950b03a 	or	r8,r3,r5
80215c9c:	20000726 	beq	r4,zero,80215cbc <__muldf3+0x4dc>
80215ca0:	4006d07a 	srli	r3,r8,1
80215ca4:	880497fa 	slli	r2,r17,31
80215ca8:	4200004c 	andi	r8,r8,1
80215cac:	8822d07a 	srli	r17,r17,1
80215cb0:	1a10b03a 	or	r8,r3,r8
80215cb4:	1210b03a 	or	r8,r2,r8
80215cb8:	5805883a 	mov	r2,r11
80215cbc:	1140ffc4 	addi	r5,r2,1023
80215cc0:	0140440e 	bge	zero,r5,80215dd4 <__muldf3+0x5f4>
80215cc4:	40c001cc 	andi	r3,r8,7
80215cc8:	18000726 	beq	r3,zero,80215ce8 <__muldf3+0x508>
80215ccc:	40c003cc 	andi	r3,r8,15
80215cd0:	01000104 	movi	r4,4
80215cd4:	19000426 	beq	r3,r4,80215ce8 <__muldf3+0x508>
80215cd8:	4107883a 	add	r3,r8,r4
80215cdc:	1a11803a 	cmpltu	r8,r3,r8
80215ce0:	8a23883a 	add	r17,r17,r8
80215ce4:	1811883a 	mov	r8,r3
80215ce8:	88c0402c 	andhi	r3,r17,256
80215cec:	18000426 	beq	r3,zero,80215d00 <__muldf3+0x520>
80215cf0:	11410004 	addi	r5,r2,1024
80215cf4:	00bfc034 	movhi	r2,65280
80215cf8:	10bfffc4 	addi	r2,r2,-1
80215cfc:	88a2703a 	and	r17,r17,r2
80215d00:	0081ff84 	movi	r2,2046
80215d04:	117f6416 	blt	r2,r5,80215a98 <__reset+0xfa1f5a98>
80215d08:	8828977a 	slli	r20,r17,29
80215d0c:	4010d0fa 	srli	r8,r8,3
80215d10:	8822927a 	slli	r17,r17,9
80215d14:	2881ffcc 	andi	r2,r5,2047
80215d18:	a228b03a 	or	r20,r20,r8
80215d1c:	880ad33a 	srli	r5,r17,12
80215d20:	b02b883a 	mov	r21,r22
80215d24:	003f0d06 	br	8021595c <__reset+0xfa1f595c>
80215d28:	8080022c 	andhi	r2,r16,8
80215d2c:	10000926 	beq	r2,zero,80215d54 <__muldf3+0x574>
80215d30:	8880022c 	andhi	r2,r17,8
80215d34:	1000071e 	bne	r2,zero,80215d54 <__muldf3+0x574>
80215d38:	00800434 	movhi	r2,16
80215d3c:	89400234 	orhi	r5,r17,8
80215d40:	10bfffc4 	addi	r2,r2,-1
80215d44:	b82b883a 	mov	r21,r23
80215d48:	288a703a 	and	r5,r5,r2
80215d4c:	4029883a 	mov	r20,r8
80215d50:	003f6806 	br	80215af4 <__reset+0xfa1f5af4>
80215d54:	00800434 	movhi	r2,16
80215d58:	81400234 	orhi	r5,r16,8
80215d5c:	10bfffc4 	addi	r2,r2,-1
80215d60:	288a703a 	and	r5,r5,r2
80215d64:	003f6306 	br	80215af4 <__reset+0xfa1f5af4>
80215d68:	147ff604 	addi	r17,r2,-40
80215d6c:	3462983a 	sll	r17,r6,r17
80215d70:	0011883a 	mov	r8,zero
80215d74:	003f4406 	br	80215a88 <__reset+0xfa1f5a88>
80215d78:	3009883a 	mov	r4,r6
80215d7c:	d9800215 	stw	r6,8(sp)
80215d80:	da400115 	stw	r9,4(sp)
80215d84:	da800015 	stw	r10,0(sp)
80215d88:	02069300 	call	80206930 <__clzsi2>
80215d8c:	10800804 	addi	r2,r2,32
80215d90:	da800017 	ldw	r10,0(sp)
80215d94:	da400117 	ldw	r9,4(sp)
80215d98:	d9800217 	ldw	r6,8(sp)
80215d9c:	003f3006 	br	80215a60 <__reset+0xfa1f5a60>
80215da0:	143ff604 	addi	r16,r2,-40
80215da4:	9c20983a 	sll	r16,r19,r16
80215da8:	0029883a 	mov	r20,zero
80215dac:	003f1606 	br	80215a08 <__reset+0xfa1f5a08>
80215db0:	d9800215 	stw	r6,8(sp)
80215db4:	d9c00015 	stw	r7,0(sp)
80215db8:	da400115 	stw	r9,4(sp)
80215dbc:	02069300 	call	80206930 <__clzsi2>
80215dc0:	10800804 	addi	r2,r2,32
80215dc4:	da400117 	ldw	r9,4(sp)
80215dc8:	d9c00017 	ldw	r7,0(sp)
80215dcc:	d9800217 	ldw	r6,8(sp)
80215dd0:	003f0306 	br	802159e0 <__reset+0xfa1f59e0>
80215dd4:	00c00044 	movi	r3,1
80215dd8:	1947c83a 	sub	r3,r3,r5
80215ddc:	00800e04 	movi	r2,56
80215de0:	10feda16 	blt	r2,r3,8021594c <__reset+0xfa1f594c>
80215de4:	008007c4 	movi	r2,31
80215de8:	10c01b16 	blt	r2,r3,80215e58 <__muldf3+0x678>
80215dec:	00800804 	movi	r2,32
80215df0:	10c5c83a 	sub	r2,r2,r3
80215df4:	888a983a 	sll	r5,r17,r2
80215df8:	40c8d83a 	srl	r4,r8,r3
80215dfc:	4084983a 	sll	r2,r8,r2
80215e00:	88e2d83a 	srl	r17,r17,r3
80215e04:	2906b03a 	or	r3,r5,r4
80215e08:	1004c03a 	cmpne	r2,r2,zero
80215e0c:	1886b03a 	or	r3,r3,r2
80215e10:	188001cc 	andi	r2,r3,7
80215e14:	10000726 	beq	r2,zero,80215e34 <__muldf3+0x654>
80215e18:	188003cc 	andi	r2,r3,15
80215e1c:	01000104 	movi	r4,4
80215e20:	11000426 	beq	r2,r4,80215e34 <__muldf3+0x654>
80215e24:	1805883a 	mov	r2,r3
80215e28:	10c00104 	addi	r3,r2,4
80215e2c:	1885803a 	cmpltu	r2,r3,r2
80215e30:	88a3883a 	add	r17,r17,r2
80215e34:	8880202c 	andhi	r2,r17,128
80215e38:	10001c26 	beq	r2,zero,80215eac <__muldf3+0x6cc>
80215e3c:	b02b883a 	mov	r21,r22
80215e40:	00800044 	movi	r2,1
80215e44:	000b883a 	mov	r5,zero
80215e48:	0029883a 	mov	r20,zero
80215e4c:	003ec306 	br	8021595c <__reset+0xfa1f595c>
80215e50:	5805883a 	mov	r2,r11
80215e54:	003f9906 	br	80215cbc <__reset+0xfa1f5cbc>
80215e58:	00bff844 	movi	r2,-31
80215e5c:	1145c83a 	sub	r2,r2,r5
80215e60:	8888d83a 	srl	r4,r17,r2
80215e64:	00800804 	movi	r2,32
80215e68:	18801a26 	beq	r3,r2,80215ed4 <__muldf3+0x6f4>
80215e6c:	00801004 	movi	r2,64
80215e70:	10c5c83a 	sub	r2,r2,r3
80215e74:	8884983a 	sll	r2,r17,r2
80215e78:	1204b03a 	or	r2,r2,r8
80215e7c:	1004c03a 	cmpne	r2,r2,zero
80215e80:	2084b03a 	or	r2,r4,r2
80215e84:	144001cc 	andi	r17,r2,7
80215e88:	88000d1e 	bne	r17,zero,80215ec0 <__muldf3+0x6e0>
80215e8c:	000b883a 	mov	r5,zero
80215e90:	1028d0fa 	srli	r20,r2,3
80215e94:	b02b883a 	mov	r21,r22
80215e98:	0005883a 	mov	r2,zero
80215e9c:	a468b03a 	or	r20,r20,r17
80215ea0:	003eae06 	br	8021595c <__reset+0xfa1f595c>
80215ea4:	1007883a 	mov	r3,r2
80215ea8:	0023883a 	mov	r17,zero
80215eac:	880a927a 	slli	r5,r17,9
80215eb0:	1805883a 	mov	r2,r3
80215eb4:	8822977a 	slli	r17,r17,29
80215eb8:	280ad33a 	srli	r5,r5,12
80215ebc:	003ff406 	br	80215e90 <__reset+0xfa1f5e90>
80215ec0:	10c003cc 	andi	r3,r2,15
80215ec4:	01000104 	movi	r4,4
80215ec8:	193ff626 	beq	r3,r4,80215ea4 <__reset+0xfa1f5ea4>
80215ecc:	0023883a 	mov	r17,zero
80215ed0:	003fd506 	br	80215e28 <__reset+0xfa1f5e28>
80215ed4:	0005883a 	mov	r2,zero
80215ed8:	003fe706 	br	80215e78 <__reset+0xfa1f5e78>
80215edc:	00800434 	movhi	r2,16
80215ee0:	89400234 	orhi	r5,r17,8
80215ee4:	10bfffc4 	addi	r2,r2,-1
80215ee8:	b02b883a 	mov	r21,r22
80215eec:	288a703a 	and	r5,r5,r2
80215ef0:	4029883a 	mov	r20,r8
80215ef4:	003eff06 	br	80215af4 <__reset+0xfa1f5af4>

80215ef8 <__subdf3>:
80215ef8:	02000434 	movhi	r8,16
80215efc:	423fffc4 	addi	r8,r8,-1
80215f00:	defffb04 	addi	sp,sp,-20
80215f04:	2a14703a 	and	r10,r5,r8
80215f08:	3812d53a 	srli	r9,r7,20
80215f0c:	3a10703a 	and	r8,r7,r8
80215f10:	2006d77a 	srli	r3,r4,29
80215f14:	3004d77a 	srli	r2,r6,29
80215f18:	dc000015 	stw	r16,0(sp)
80215f1c:	501490fa 	slli	r10,r10,3
80215f20:	2820d53a 	srli	r16,r5,20
80215f24:	401090fa 	slli	r8,r8,3
80215f28:	dc800215 	stw	r18,8(sp)
80215f2c:	dc400115 	stw	r17,4(sp)
80215f30:	dfc00415 	stw	ra,16(sp)
80215f34:	202290fa 	slli	r17,r4,3
80215f38:	dcc00315 	stw	r19,12(sp)
80215f3c:	4a41ffcc 	andi	r9,r9,2047
80215f40:	0101ffc4 	movi	r4,2047
80215f44:	2824d7fa 	srli	r18,r5,31
80215f48:	8401ffcc 	andi	r16,r16,2047
80215f4c:	50c6b03a 	or	r3,r10,r3
80215f50:	380ed7fa 	srli	r7,r7,31
80215f54:	408ab03a 	or	r5,r8,r2
80215f58:	300c90fa 	slli	r6,r6,3
80215f5c:	49009626 	beq	r9,r4,802161b8 <__subdf3+0x2c0>
80215f60:	39c0005c 	xori	r7,r7,1
80215f64:	8245c83a 	sub	r2,r16,r9
80215f68:	3c807426 	beq	r7,r18,8021613c <__subdf3+0x244>
80215f6c:	0080af0e 	bge	zero,r2,8021622c <__subdf3+0x334>
80215f70:	48002a1e 	bne	r9,zero,8021601c <__subdf3+0x124>
80215f74:	2988b03a 	or	r4,r5,r6
80215f78:	20009a1e 	bne	r4,zero,802161e4 <__subdf3+0x2ec>
80215f7c:	888001cc 	andi	r2,r17,7
80215f80:	10000726 	beq	r2,zero,80215fa0 <__subdf3+0xa8>
80215f84:	888003cc 	andi	r2,r17,15
80215f88:	01000104 	movi	r4,4
80215f8c:	11000426 	beq	r2,r4,80215fa0 <__subdf3+0xa8>
80215f90:	890b883a 	add	r5,r17,r4
80215f94:	2c63803a 	cmpltu	r17,r5,r17
80215f98:	1c47883a 	add	r3,r3,r17
80215f9c:	2823883a 	mov	r17,r5
80215fa0:	1880202c 	andhi	r2,r3,128
80215fa4:	10005926 	beq	r2,zero,8021610c <__subdf3+0x214>
80215fa8:	84000044 	addi	r16,r16,1
80215fac:	0081ffc4 	movi	r2,2047
80215fb0:	8080be26 	beq	r16,r2,802162ac <__subdf3+0x3b4>
80215fb4:	017fe034 	movhi	r5,65408
80215fb8:	297fffc4 	addi	r5,r5,-1
80215fbc:	1946703a 	and	r3,r3,r5
80215fc0:	1804977a 	slli	r2,r3,29
80215fc4:	1806927a 	slli	r3,r3,9
80215fc8:	8822d0fa 	srli	r17,r17,3
80215fcc:	8401ffcc 	andi	r16,r16,2047
80215fd0:	180ad33a 	srli	r5,r3,12
80215fd4:	9100004c 	andi	r4,r18,1
80215fd8:	1444b03a 	or	r2,r2,r17
80215fdc:	80c1ffcc 	andi	r3,r16,2047
80215fe0:	1820953a 	slli	r16,r3,20
80215fe4:	20c03fcc 	andi	r3,r4,255
80215fe8:	180897fa 	slli	r4,r3,31
80215fec:	00c00434 	movhi	r3,16
80215ff0:	18ffffc4 	addi	r3,r3,-1
80215ff4:	28c6703a 	and	r3,r5,r3
80215ff8:	1c06b03a 	or	r3,r3,r16
80215ffc:	1906b03a 	or	r3,r3,r4
80216000:	dfc00417 	ldw	ra,16(sp)
80216004:	dcc00317 	ldw	r19,12(sp)
80216008:	dc800217 	ldw	r18,8(sp)
8021600c:	dc400117 	ldw	r17,4(sp)
80216010:	dc000017 	ldw	r16,0(sp)
80216014:	dec00504 	addi	sp,sp,20
80216018:	f800283a 	ret
8021601c:	0101ffc4 	movi	r4,2047
80216020:	813fd626 	beq	r16,r4,80215f7c <__reset+0xfa1f5f7c>
80216024:	29402034 	orhi	r5,r5,128
80216028:	01000e04 	movi	r4,56
8021602c:	2080a316 	blt	r4,r2,802162bc <__subdf3+0x3c4>
80216030:	010007c4 	movi	r4,31
80216034:	2080c616 	blt	r4,r2,80216350 <__subdf3+0x458>
80216038:	01000804 	movi	r4,32
8021603c:	2089c83a 	sub	r4,r4,r2
80216040:	2910983a 	sll	r8,r5,r4
80216044:	308ed83a 	srl	r7,r6,r2
80216048:	3108983a 	sll	r4,r6,r4
8021604c:	2884d83a 	srl	r2,r5,r2
80216050:	41ccb03a 	or	r6,r8,r7
80216054:	2008c03a 	cmpne	r4,r4,zero
80216058:	310cb03a 	or	r6,r6,r4
8021605c:	898dc83a 	sub	r6,r17,r6
80216060:	89a3803a 	cmpltu	r17,r17,r6
80216064:	1887c83a 	sub	r3,r3,r2
80216068:	1c47c83a 	sub	r3,r3,r17
8021606c:	3023883a 	mov	r17,r6
80216070:	1880202c 	andhi	r2,r3,128
80216074:	10002326 	beq	r2,zero,80216104 <__subdf3+0x20c>
80216078:	04c02034 	movhi	r19,128
8021607c:	9cffffc4 	addi	r19,r19,-1
80216080:	1ce6703a 	and	r19,r3,r19
80216084:	98007a26 	beq	r19,zero,80216270 <__subdf3+0x378>
80216088:	9809883a 	mov	r4,r19
8021608c:	02069300 	call	80206930 <__clzsi2>
80216090:	113ffe04 	addi	r4,r2,-8
80216094:	00c007c4 	movi	r3,31
80216098:	19007b16 	blt	r3,r4,80216288 <__subdf3+0x390>
8021609c:	00800804 	movi	r2,32
802160a0:	1105c83a 	sub	r2,r2,r4
802160a4:	8884d83a 	srl	r2,r17,r2
802160a8:	9906983a 	sll	r3,r19,r4
802160ac:	8922983a 	sll	r17,r17,r4
802160b0:	10c4b03a 	or	r2,r2,r3
802160b4:	24007816 	blt	r4,r16,80216298 <__subdf3+0x3a0>
802160b8:	2421c83a 	sub	r16,r4,r16
802160bc:	80c00044 	addi	r3,r16,1
802160c0:	010007c4 	movi	r4,31
802160c4:	20c09516 	blt	r4,r3,8021631c <__subdf3+0x424>
802160c8:	01400804 	movi	r5,32
802160cc:	28cbc83a 	sub	r5,r5,r3
802160d0:	88c8d83a 	srl	r4,r17,r3
802160d4:	8962983a 	sll	r17,r17,r5
802160d8:	114a983a 	sll	r5,r2,r5
802160dc:	10c6d83a 	srl	r3,r2,r3
802160e0:	8804c03a 	cmpne	r2,r17,zero
802160e4:	290ab03a 	or	r5,r5,r4
802160e8:	28a2b03a 	or	r17,r5,r2
802160ec:	0021883a 	mov	r16,zero
802160f0:	003fa206 	br	80215f7c <__reset+0xfa1f5f7c>
802160f4:	2090b03a 	or	r8,r4,r2
802160f8:	40018e26 	beq	r8,zero,80216734 <__subdf3+0x83c>
802160fc:	1007883a 	mov	r3,r2
80216100:	2023883a 	mov	r17,r4
80216104:	888001cc 	andi	r2,r17,7
80216108:	103f9e1e 	bne	r2,zero,80215f84 <__reset+0xfa1f5f84>
8021610c:	1804977a 	slli	r2,r3,29
80216110:	8822d0fa 	srli	r17,r17,3
80216114:	1810d0fa 	srli	r8,r3,3
80216118:	9100004c 	andi	r4,r18,1
8021611c:	1444b03a 	or	r2,r2,r17
80216120:	00c1ffc4 	movi	r3,2047
80216124:	80c02826 	beq	r16,r3,802161c8 <__subdf3+0x2d0>
80216128:	01400434 	movhi	r5,16
8021612c:	297fffc4 	addi	r5,r5,-1
80216130:	80e0703a 	and	r16,r16,r3
80216134:	414a703a 	and	r5,r8,r5
80216138:	003fa806 	br	80215fdc <__reset+0xfa1f5fdc>
8021613c:	0080630e 	bge	zero,r2,802162cc <__subdf3+0x3d4>
80216140:	48003026 	beq	r9,zero,80216204 <__subdf3+0x30c>
80216144:	0101ffc4 	movi	r4,2047
80216148:	813f8c26 	beq	r16,r4,80215f7c <__reset+0xfa1f5f7c>
8021614c:	29402034 	orhi	r5,r5,128
80216150:	01000e04 	movi	r4,56
80216154:	2080a90e 	bge	r4,r2,802163fc <__subdf3+0x504>
80216158:	298cb03a 	or	r6,r5,r6
8021615c:	3012c03a 	cmpne	r9,r6,zero
80216160:	0005883a 	mov	r2,zero
80216164:	4c53883a 	add	r9,r9,r17
80216168:	4c63803a 	cmpltu	r17,r9,r17
8021616c:	10c7883a 	add	r3,r2,r3
80216170:	88c7883a 	add	r3,r17,r3
80216174:	4823883a 	mov	r17,r9
80216178:	1880202c 	andhi	r2,r3,128
8021617c:	1000d026 	beq	r2,zero,802164c0 <__subdf3+0x5c8>
80216180:	84000044 	addi	r16,r16,1
80216184:	0081ffc4 	movi	r2,2047
80216188:	8080fe26 	beq	r16,r2,80216584 <__subdf3+0x68c>
8021618c:	00bfe034 	movhi	r2,65408
80216190:	10bfffc4 	addi	r2,r2,-1
80216194:	1886703a 	and	r3,r3,r2
80216198:	880ad07a 	srli	r5,r17,1
8021619c:	180497fa 	slli	r2,r3,31
802161a0:	8900004c 	andi	r4,r17,1
802161a4:	2922b03a 	or	r17,r5,r4
802161a8:	1806d07a 	srli	r3,r3,1
802161ac:	1462b03a 	or	r17,r2,r17
802161b0:	3825883a 	mov	r18,r7
802161b4:	003f7106 	br	80215f7c <__reset+0xfa1f5f7c>
802161b8:	2984b03a 	or	r2,r5,r6
802161bc:	103f6826 	beq	r2,zero,80215f60 <__reset+0xfa1f5f60>
802161c0:	39c03fcc 	andi	r7,r7,255
802161c4:	003f6706 	br	80215f64 <__reset+0xfa1f5f64>
802161c8:	4086b03a 	or	r3,r8,r2
802161cc:	18015226 	beq	r3,zero,80216718 <__subdf3+0x820>
802161d0:	00c00434 	movhi	r3,16
802161d4:	41400234 	orhi	r5,r8,8
802161d8:	18ffffc4 	addi	r3,r3,-1
802161dc:	28ca703a 	and	r5,r5,r3
802161e0:	003f7e06 	br	80215fdc <__reset+0xfa1f5fdc>
802161e4:	10bfffc4 	addi	r2,r2,-1
802161e8:	1000491e 	bne	r2,zero,80216310 <__subdf3+0x418>
802161ec:	898fc83a 	sub	r7,r17,r6
802161f0:	89e3803a 	cmpltu	r17,r17,r7
802161f4:	1947c83a 	sub	r3,r3,r5
802161f8:	1c47c83a 	sub	r3,r3,r17
802161fc:	3823883a 	mov	r17,r7
80216200:	003f9b06 	br	80216070 <__reset+0xfa1f6070>
80216204:	2988b03a 	or	r4,r5,r6
80216208:	203f5c26 	beq	r4,zero,80215f7c <__reset+0xfa1f5f7c>
8021620c:	10bfffc4 	addi	r2,r2,-1
80216210:	1000931e 	bne	r2,zero,80216460 <__subdf3+0x568>
80216214:	898d883a 	add	r6,r17,r6
80216218:	3463803a 	cmpltu	r17,r6,r17
8021621c:	1947883a 	add	r3,r3,r5
80216220:	88c7883a 	add	r3,r17,r3
80216224:	3023883a 	mov	r17,r6
80216228:	003fd306 	br	80216178 <__reset+0xfa1f6178>
8021622c:	1000541e 	bne	r2,zero,80216380 <__subdf3+0x488>
80216230:	80800044 	addi	r2,r16,1
80216234:	1081ffcc 	andi	r2,r2,2047
80216238:	01000044 	movi	r4,1
8021623c:	2080a20e 	bge	r4,r2,802164c8 <__subdf3+0x5d0>
80216240:	8989c83a 	sub	r4,r17,r6
80216244:	8905803a 	cmpltu	r2,r17,r4
80216248:	1967c83a 	sub	r19,r3,r5
8021624c:	98a7c83a 	sub	r19,r19,r2
80216250:	9880202c 	andhi	r2,r19,128
80216254:	10006326 	beq	r2,zero,802163e4 <__subdf3+0x4ec>
80216258:	3463c83a 	sub	r17,r6,r17
8021625c:	28c7c83a 	sub	r3,r5,r3
80216260:	344d803a 	cmpltu	r6,r6,r17
80216264:	19a7c83a 	sub	r19,r3,r6
80216268:	3825883a 	mov	r18,r7
8021626c:	983f861e 	bne	r19,zero,80216088 <__reset+0xfa1f6088>
80216270:	8809883a 	mov	r4,r17
80216274:	02069300 	call	80206930 <__clzsi2>
80216278:	10800804 	addi	r2,r2,32
8021627c:	113ffe04 	addi	r4,r2,-8
80216280:	00c007c4 	movi	r3,31
80216284:	193f850e 	bge	r3,r4,8021609c <__reset+0xfa1f609c>
80216288:	10bff604 	addi	r2,r2,-40
8021628c:	8884983a 	sll	r2,r17,r2
80216290:	0023883a 	mov	r17,zero
80216294:	243f880e 	bge	r4,r16,802160b8 <__reset+0xfa1f60b8>
80216298:	00ffe034 	movhi	r3,65408
8021629c:	18ffffc4 	addi	r3,r3,-1
802162a0:	8121c83a 	sub	r16,r16,r4
802162a4:	10c6703a 	and	r3,r2,r3
802162a8:	003f3406 	br	80215f7c <__reset+0xfa1f5f7c>
802162ac:	9100004c 	andi	r4,r18,1
802162b0:	000b883a 	mov	r5,zero
802162b4:	0005883a 	mov	r2,zero
802162b8:	003f4806 	br	80215fdc <__reset+0xfa1f5fdc>
802162bc:	298cb03a 	or	r6,r5,r6
802162c0:	300cc03a 	cmpne	r6,r6,zero
802162c4:	0005883a 	mov	r2,zero
802162c8:	003f6406 	br	8021605c <__reset+0xfa1f605c>
802162cc:	10009a1e 	bne	r2,zero,80216538 <__subdf3+0x640>
802162d0:	82400044 	addi	r9,r16,1
802162d4:	4881ffcc 	andi	r2,r9,2047
802162d8:	02800044 	movi	r10,1
802162dc:	5080670e 	bge	r10,r2,8021647c <__subdf3+0x584>
802162e0:	0081ffc4 	movi	r2,2047
802162e4:	4880af26 	beq	r9,r2,802165a4 <__subdf3+0x6ac>
802162e8:	898d883a 	add	r6,r17,r6
802162ec:	1945883a 	add	r2,r3,r5
802162f0:	3447803a 	cmpltu	r3,r6,r17
802162f4:	1887883a 	add	r3,r3,r2
802162f8:	182297fa 	slli	r17,r3,31
802162fc:	300cd07a 	srli	r6,r6,1
80216300:	1806d07a 	srli	r3,r3,1
80216304:	4821883a 	mov	r16,r9
80216308:	89a2b03a 	or	r17,r17,r6
8021630c:	003f1b06 	br	80215f7c <__reset+0xfa1f5f7c>
80216310:	0101ffc4 	movi	r4,2047
80216314:	813f441e 	bne	r16,r4,80216028 <__reset+0xfa1f6028>
80216318:	003f1806 	br	80215f7c <__reset+0xfa1f5f7c>
8021631c:	843ff844 	addi	r16,r16,-31
80216320:	01400804 	movi	r5,32
80216324:	1408d83a 	srl	r4,r2,r16
80216328:	19405026 	beq	r3,r5,8021646c <__subdf3+0x574>
8021632c:	01401004 	movi	r5,64
80216330:	28c7c83a 	sub	r3,r5,r3
80216334:	10c4983a 	sll	r2,r2,r3
80216338:	88a2b03a 	or	r17,r17,r2
8021633c:	8822c03a 	cmpne	r17,r17,zero
80216340:	2462b03a 	or	r17,r4,r17
80216344:	0007883a 	mov	r3,zero
80216348:	0021883a 	mov	r16,zero
8021634c:	003f6d06 	br	80216104 <__reset+0xfa1f6104>
80216350:	11fff804 	addi	r7,r2,-32
80216354:	01000804 	movi	r4,32
80216358:	29ced83a 	srl	r7,r5,r7
8021635c:	11004526 	beq	r2,r4,80216474 <__subdf3+0x57c>
80216360:	01001004 	movi	r4,64
80216364:	2089c83a 	sub	r4,r4,r2
80216368:	2904983a 	sll	r2,r5,r4
8021636c:	118cb03a 	or	r6,r2,r6
80216370:	300cc03a 	cmpne	r6,r6,zero
80216374:	398cb03a 	or	r6,r7,r6
80216378:	0005883a 	mov	r2,zero
8021637c:	003f3706 	br	8021605c <__reset+0xfa1f605c>
80216380:	80002a26 	beq	r16,zero,8021642c <__subdf3+0x534>
80216384:	0101ffc4 	movi	r4,2047
80216388:	49006626 	beq	r9,r4,80216524 <__subdf3+0x62c>
8021638c:	0085c83a 	sub	r2,zero,r2
80216390:	18c02034 	orhi	r3,r3,128
80216394:	01000e04 	movi	r4,56
80216398:	20807e16 	blt	r4,r2,80216594 <__subdf3+0x69c>
8021639c:	010007c4 	movi	r4,31
802163a0:	2080e716 	blt	r4,r2,80216740 <__subdf3+0x848>
802163a4:	01000804 	movi	r4,32
802163a8:	2089c83a 	sub	r4,r4,r2
802163ac:	1914983a 	sll	r10,r3,r4
802163b0:	8890d83a 	srl	r8,r17,r2
802163b4:	8908983a 	sll	r4,r17,r4
802163b8:	1884d83a 	srl	r2,r3,r2
802163bc:	5222b03a 	or	r17,r10,r8
802163c0:	2006c03a 	cmpne	r3,r4,zero
802163c4:	88e2b03a 	or	r17,r17,r3
802163c8:	3463c83a 	sub	r17,r6,r17
802163cc:	2885c83a 	sub	r2,r5,r2
802163d0:	344d803a 	cmpltu	r6,r6,r17
802163d4:	1187c83a 	sub	r3,r2,r6
802163d8:	4821883a 	mov	r16,r9
802163dc:	3825883a 	mov	r18,r7
802163e0:	003f2306 	br	80216070 <__reset+0xfa1f6070>
802163e4:	24d0b03a 	or	r8,r4,r19
802163e8:	40001b1e 	bne	r8,zero,80216458 <__subdf3+0x560>
802163ec:	0005883a 	mov	r2,zero
802163f0:	0009883a 	mov	r4,zero
802163f4:	0021883a 	mov	r16,zero
802163f8:	003f4906 	br	80216120 <__reset+0xfa1f6120>
802163fc:	010007c4 	movi	r4,31
80216400:	20803a16 	blt	r4,r2,802164ec <__subdf3+0x5f4>
80216404:	01000804 	movi	r4,32
80216408:	2089c83a 	sub	r4,r4,r2
8021640c:	2912983a 	sll	r9,r5,r4
80216410:	3090d83a 	srl	r8,r6,r2
80216414:	3108983a 	sll	r4,r6,r4
80216418:	2884d83a 	srl	r2,r5,r2
8021641c:	4a12b03a 	or	r9,r9,r8
80216420:	2008c03a 	cmpne	r4,r4,zero
80216424:	4912b03a 	or	r9,r9,r4
80216428:	003f4e06 	br	80216164 <__reset+0xfa1f6164>
8021642c:	1c48b03a 	or	r4,r3,r17
80216430:	20003c26 	beq	r4,zero,80216524 <__subdf3+0x62c>
80216434:	0084303a 	nor	r2,zero,r2
80216438:	1000381e 	bne	r2,zero,8021651c <__subdf3+0x624>
8021643c:	3463c83a 	sub	r17,r6,r17
80216440:	28c5c83a 	sub	r2,r5,r3
80216444:	344d803a 	cmpltu	r6,r6,r17
80216448:	1187c83a 	sub	r3,r2,r6
8021644c:	4821883a 	mov	r16,r9
80216450:	3825883a 	mov	r18,r7
80216454:	003f0606 	br	80216070 <__reset+0xfa1f6070>
80216458:	2023883a 	mov	r17,r4
8021645c:	003f0906 	br	80216084 <__reset+0xfa1f6084>
80216460:	0101ffc4 	movi	r4,2047
80216464:	813f3a1e 	bne	r16,r4,80216150 <__reset+0xfa1f6150>
80216468:	003ec406 	br	80215f7c <__reset+0xfa1f5f7c>
8021646c:	0005883a 	mov	r2,zero
80216470:	003fb106 	br	80216338 <__reset+0xfa1f6338>
80216474:	0005883a 	mov	r2,zero
80216478:	003fbc06 	br	8021636c <__reset+0xfa1f636c>
8021647c:	1c44b03a 	or	r2,r3,r17
80216480:	80008e1e 	bne	r16,zero,802166bc <__subdf3+0x7c4>
80216484:	1000c826 	beq	r2,zero,802167a8 <__subdf3+0x8b0>
80216488:	2984b03a 	or	r2,r5,r6
8021648c:	103ebb26 	beq	r2,zero,80215f7c <__reset+0xfa1f5f7c>
80216490:	8989883a 	add	r4,r17,r6
80216494:	1945883a 	add	r2,r3,r5
80216498:	2447803a 	cmpltu	r3,r4,r17
8021649c:	1887883a 	add	r3,r3,r2
802164a0:	1880202c 	andhi	r2,r3,128
802164a4:	2023883a 	mov	r17,r4
802164a8:	103f1626 	beq	r2,zero,80216104 <__reset+0xfa1f6104>
802164ac:	00bfe034 	movhi	r2,65408
802164b0:	10bfffc4 	addi	r2,r2,-1
802164b4:	5021883a 	mov	r16,r10
802164b8:	1886703a 	and	r3,r3,r2
802164bc:	003eaf06 	br	80215f7c <__reset+0xfa1f5f7c>
802164c0:	3825883a 	mov	r18,r7
802164c4:	003f0f06 	br	80216104 <__reset+0xfa1f6104>
802164c8:	1c44b03a 	or	r2,r3,r17
802164cc:	8000251e 	bne	r16,zero,80216564 <__subdf3+0x66c>
802164d0:	1000661e 	bne	r2,zero,8021666c <__subdf3+0x774>
802164d4:	2990b03a 	or	r8,r5,r6
802164d8:	40009626 	beq	r8,zero,80216734 <__subdf3+0x83c>
802164dc:	2807883a 	mov	r3,r5
802164e0:	3023883a 	mov	r17,r6
802164e4:	3825883a 	mov	r18,r7
802164e8:	003ea406 	br	80215f7c <__reset+0xfa1f5f7c>
802164ec:	127ff804 	addi	r9,r2,-32
802164f0:	01000804 	movi	r4,32
802164f4:	2a52d83a 	srl	r9,r5,r9
802164f8:	11008c26 	beq	r2,r4,8021672c <__subdf3+0x834>
802164fc:	01001004 	movi	r4,64
80216500:	2085c83a 	sub	r2,r4,r2
80216504:	2884983a 	sll	r2,r5,r2
80216508:	118cb03a 	or	r6,r2,r6
8021650c:	300cc03a 	cmpne	r6,r6,zero
80216510:	4992b03a 	or	r9,r9,r6
80216514:	0005883a 	mov	r2,zero
80216518:	003f1206 	br	80216164 <__reset+0xfa1f6164>
8021651c:	0101ffc4 	movi	r4,2047
80216520:	493f9c1e 	bne	r9,r4,80216394 <__reset+0xfa1f6394>
80216524:	2807883a 	mov	r3,r5
80216528:	3023883a 	mov	r17,r6
8021652c:	4821883a 	mov	r16,r9
80216530:	3825883a 	mov	r18,r7
80216534:	003e9106 	br	80215f7c <__reset+0xfa1f5f7c>
80216538:	80001f1e 	bne	r16,zero,802165b8 <__subdf3+0x6c0>
8021653c:	1c48b03a 	or	r4,r3,r17
80216540:	20005a26 	beq	r4,zero,802166ac <__subdf3+0x7b4>
80216544:	0084303a 	nor	r2,zero,r2
80216548:	1000561e 	bne	r2,zero,802166a4 <__subdf3+0x7ac>
8021654c:	89a3883a 	add	r17,r17,r6
80216550:	1945883a 	add	r2,r3,r5
80216554:	898d803a 	cmpltu	r6,r17,r6
80216558:	3087883a 	add	r3,r6,r2
8021655c:	4821883a 	mov	r16,r9
80216560:	003f0506 	br	80216178 <__reset+0xfa1f6178>
80216564:	10002b1e 	bne	r2,zero,80216614 <__subdf3+0x71c>
80216568:	2984b03a 	or	r2,r5,r6
8021656c:	10008026 	beq	r2,zero,80216770 <__subdf3+0x878>
80216570:	2807883a 	mov	r3,r5
80216574:	3023883a 	mov	r17,r6
80216578:	3825883a 	mov	r18,r7
8021657c:	0401ffc4 	movi	r16,2047
80216580:	003e7e06 	br	80215f7c <__reset+0xfa1f5f7c>
80216584:	3809883a 	mov	r4,r7
80216588:	0011883a 	mov	r8,zero
8021658c:	0005883a 	mov	r2,zero
80216590:	003ee306 	br	80216120 <__reset+0xfa1f6120>
80216594:	1c62b03a 	or	r17,r3,r17
80216598:	8822c03a 	cmpne	r17,r17,zero
8021659c:	0005883a 	mov	r2,zero
802165a0:	003f8906 	br	802163c8 <__reset+0xfa1f63c8>
802165a4:	3809883a 	mov	r4,r7
802165a8:	4821883a 	mov	r16,r9
802165ac:	0011883a 	mov	r8,zero
802165b0:	0005883a 	mov	r2,zero
802165b4:	003eda06 	br	80216120 <__reset+0xfa1f6120>
802165b8:	0101ffc4 	movi	r4,2047
802165bc:	49003b26 	beq	r9,r4,802166ac <__subdf3+0x7b4>
802165c0:	0085c83a 	sub	r2,zero,r2
802165c4:	18c02034 	orhi	r3,r3,128
802165c8:	01000e04 	movi	r4,56
802165cc:	20806e16 	blt	r4,r2,80216788 <__subdf3+0x890>
802165d0:	010007c4 	movi	r4,31
802165d4:	20807716 	blt	r4,r2,802167b4 <__subdf3+0x8bc>
802165d8:	01000804 	movi	r4,32
802165dc:	2089c83a 	sub	r4,r4,r2
802165e0:	1914983a 	sll	r10,r3,r4
802165e4:	8890d83a 	srl	r8,r17,r2
802165e8:	8908983a 	sll	r4,r17,r4
802165ec:	1884d83a 	srl	r2,r3,r2
802165f0:	5222b03a 	or	r17,r10,r8
802165f4:	2006c03a 	cmpne	r3,r4,zero
802165f8:	88e2b03a 	or	r17,r17,r3
802165fc:	89a3883a 	add	r17,r17,r6
80216600:	1145883a 	add	r2,r2,r5
80216604:	898d803a 	cmpltu	r6,r17,r6
80216608:	3087883a 	add	r3,r6,r2
8021660c:	4821883a 	mov	r16,r9
80216610:	003ed906 	br	80216178 <__reset+0xfa1f6178>
80216614:	2984b03a 	or	r2,r5,r6
80216618:	10004226 	beq	r2,zero,80216724 <__subdf3+0x82c>
8021661c:	1808d0fa 	srli	r4,r3,3
80216620:	8822d0fa 	srli	r17,r17,3
80216624:	1806977a 	slli	r3,r3,29
80216628:	2080022c 	andhi	r2,r4,8
8021662c:	1c62b03a 	or	r17,r3,r17
80216630:	10000826 	beq	r2,zero,80216654 <__subdf3+0x75c>
80216634:	2812d0fa 	srli	r9,r5,3
80216638:	4880022c 	andhi	r2,r9,8
8021663c:	1000051e 	bne	r2,zero,80216654 <__subdf3+0x75c>
80216640:	300cd0fa 	srli	r6,r6,3
80216644:	2804977a 	slli	r2,r5,29
80216648:	4809883a 	mov	r4,r9
8021664c:	3825883a 	mov	r18,r7
80216650:	11a2b03a 	or	r17,r2,r6
80216654:	8806d77a 	srli	r3,r17,29
80216658:	200890fa 	slli	r4,r4,3
8021665c:	882290fa 	slli	r17,r17,3
80216660:	0401ffc4 	movi	r16,2047
80216664:	1906b03a 	or	r3,r3,r4
80216668:	003e4406 	br	80215f7c <__reset+0xfa1f5f7c>
8021666c:	2984b03a 	or	r2,r5,r6
80216670:	103e4226 	beq	r2,zero,80215f7c <__reset+0xfa1f5f7c>
80216674:	8989c83a 	sub	r4,r17,r6
80216678:	8911803a 	cmpltu	r8,r17,r4
8021667c:	1945c83a 	sub	r2,r3,r5
80216680:	1205c83a 	sub	r2,r2,r8
80216684:	1200202c 	andhi	r8,r2,128
80216688:	403e9a26 	beq	r8,zero,802160f4 <__reset+0xfa1f60f4>
8021668c:	3463c83a 	sub	r17,r6,r17
80216690:	28c5c83a 	sub	r2,r5,r3
80216694:	344d803a 	cmpltu	r6,r6,r17
80216698:	1187c83a 	sub	r3,r2,r6
8021669c:	3825883a 	mov	r18,r7
802166a0:	003e3606 	br	80215f7c <__reset+0xfa1f5f7c>
802166a4:	0101ffc4 	movi	r4,2047
802166a8:	493fc71e 	bne	r9,r4,802165c8 <__reset+0xfa1f65c8>
802166ac:	2807883a 	mov	r3,r5
802166b0:	3023883a 	mov	r17,r6
802166b4:	4821883a 	mov	r16,r9
802166b8:	003e3006 	br	80215f7c <__reset+0xfa1f5f7c>
802166bc:	10003626 	beq	r2,zero,80216798 <__subdf3+0x8a0>
802166c0:	2984b03a 	or	r2,r5,r6
802166c4:	10001726 	beq	r2,zero,80216724 <__subdf3+0x82c>
802166c8:	1808d0fa 	srli	r4,r3,3
802166cc:	8822d0fa 	srli	r17,r17,3
802166d0:	1806977a 	slli	r3,r3,29
802166d4:	2080022c 	andhi	r2,r4,8
802166d8:	1c62b03a 	or	r17,r3,r17
802166dc:	10000726 	beq	r2,zero,802166fc <__subdf3+0x804>
802166e0:	2812d0fa 	srli	r9,r5,3
802166e4:	4880022c 	andhi	r2,r9,8
802166e8:	1000041e 	bne	r2,zero,802166fc <__subdf3+0x804>
802166ec:	300cd0fa 	srli	r6,r6,3
802166f0:	2804977a 	slli	r2,r5,29
802166f4:	4809883a 	mov	r4,r9
802166f8:	11a2b03a 	or	r17,r2,r6
802166fc:	8806d77a 	srli	r3,r17,29
80216700:	200890fa 	slli	r4,r4,3
80216704:	882290fa 	slli	r17,r17,3
80216708:	3825883a 	mov	r18,r7
8021670c:	1906b03a 	or	r3,r3,r4
80216710:	0401ffc4 	movi	r16,2047
80216714:	003e1906 	br	80215f7c <__reset+0xfa1f5f7c>
80216718:	000b883a 	mov	r5,zero
8021671c:	0005883a 	mov	r2,zero
80216720:	003e2e06 	br	80215fdc <__reset+0xfa1f5fdc>
80216724:	0401ffc4 	movi	r16,2047
80216728:	003e1406 	br	80215f7c <__reset+0xfa1f5f7c>
8021672c:	0005883a 	mov	r2,zero
80216730:	003f7506 	br	80216508 <__reset+0xfa1f6508>
80216734:	0005883a 	mov	r2,zero
80216738:	0009883a 	mov	r4,zero
8021673c:	003e7806 	br	80216120 <__reset+0xfa1f6120>
80216740:	123ff804 	addi	r8,r2,-32
80216744:	01000804 	movi	r4,32
80216748:	1a10d83a 	srl	r8,r3,r8
8021674c:	11002526 	beq	r2,r4,802167e4 <__subdf3+0x8ec>
80216750:	01001004 	movi	r4,64
80216754:	2085c83a 	sub	r2,r4,r2
80216758:	1884983a 	sll	r2,r3,r2
8021675c:	1444b03a 	or	r2,r2,r17
80216760:	1004c03a 	cmpne	r2,r2,zero
80216764:	40a2b03a 	or	r17,r8,r2
80216768:	0005883a 	mov	r2,zero
8021676c:	003f1606 	br	802163c8 <__reset+0xfa1f63c8>
80216770:	02000434 	movhi	r8,16
80216774:	0009883a 	mov	r4,zero
80216778:	423fffc4 	addi	r8,r8,-1
8021677c:	00bfffc4 	movi	r2,-1
80216780:	0401ffc4 	movi	r16,2047
80216784:	003e6606 	br	80216120 <__reset+0xfa1f6120>
80216788:	1c62b03a 	or	r17,r3,r17
8021678c:	8822c03a 	cmpne	r17,r17,zero
80216790:	0005883a 	mov	r2,zero
80216794:	003f9906 	br	802165fc <__reset+0xfa1f65fc>
80216798:	2807883a 	mov	r3,r5
8021679c:	3023883a 	mov	r17,r6
802167a0:	0401ffc4 	movi	r16,2047
802167a4:	003df506 	br	80215f7c <__reset+0xfa1f5f7c>
802167a8:	2807883a 	mov	r3,r5
802167ac:	3023883a 	mov	r17,r6
802167b0:	003df206 	br	80215f7c <__reset+0xfa1f5f7c>
802167b4:	123ff804 	addi	r8,r2,-32
802167b8:	01000804 	movi	r4,32
802167bc:	1a10d83a 	srl	r8,r3,r8
802167c0:	11000a26 	beq	r2,r4,802167ec <__subdf3+0x8f4>
802167c4:	01001004 	movi	r4,64
802167c8:	2085c83a 	sub	r2,r4,r2
802167cc:	1884983a 	sll	r2,r3,r2
802167d0:	1444b03a 	or	r2,r2,r17
802167d4:	1004c03a 	cmpne	r2,r2,zero
802167d8:	40a2b03a 	or	r17,r8,r2
802167dc:	0005883a 	mov	r2,zero
802167e0:	003f8606 	br	802165fc <__reset+0xfa1f65fc>
802167e4:	0005883a 	mov	r2,zero
802167e8:	003fdc06 	br	8021675c <__reset+0xfa1f675c>
802167ec:	0005883a 	mov	r2,zero
802167f0:	003ff706 	br	802167d0 <__reset+0xfa1f67d0>

802167f4 <__fixdfsi>:
802167f4:	280cd53a 	srli	r6,r5,20
802167f8:	00c00434 	movhi	r3,16
802167fc:	18ffffc4 	addi	r3,r3,-1
80216800:	3181ffcc 	andi	r6,r6,2047
80216804:	01c0ff84 	movi	r7,1022
80216808:	28c6703a 	and	r3,r5,r3
8021680c:	280ad7fa 	srli	r5,r5,31
80216810:	3980120e 	bge	r7,r6,8021685c <__fixdfsi+0x68>
80216814:	00810744 	movi	r2,1053
80216818:	11800c16 	blt	r2,r6,8021684c <__fixdfsi+0x58>
8021681c:	00810cc4 	movi	r2,1075
80216820:	1185c83a 	sub	r2,r2,r6
80216824:	01c007c4 	movi	r7,31
80216828:	18c00434 	orhi	r3,r3,16
8021682c:	38800d16 	blt	r7,r2,80216864 <__fixdfsi+0x70>
80216830:	31befb44 	addi	r6,r6,-1043
80216834:	2084d83a 	srl	r2,r4,r2
80216838:	1986983a 	sll	r3,r3,r6
8021683c:	1884b03a 	or	r2,r3,r2
80216840:	28000726 	beq	r5,zero,80216860 <__fixdfsi+0x6c>
80216844:	0085c83a 	sub	r2,zero,r2
80216848:	f800283a 	ret
8021684c:	00a00034 	movhi	r2,32768
80216850:	10bfffc4 	addi	r2,r2,-1
80216854:	2885883a 	add	r2,r5,r2
80216858:	f800283a 	ret
8021685c:	0005883a 	mov	r2,zero
80216860:	f800283a 	ret
80216864:	008104c4 	movi	r2,1043
80216868:	1185c83a 	sub	r2,r2,r6
8021686c:	1884d83a 	srl	r2,r3,r2
80216870:	003ff306 	br	80216840 <__reset+0xfa1f6840>

80216874 <__floatsidf>:
80216874:	defffd04 	addi	sp,sp,-12
80216878:	dfc00215 	stw	ra,8(sp)
8021687c:	dc400115 	stw	r17,4(sp)
80216880:	dc000015 	stw	r16,0(sp)
80216884:	20002b26 	beq	r4,zero,80216934 <__floatsidf+0xc0>
80216888:	2023883a 	mov	r17,r4
8021688c:	2020d7fa 	srli	r16,r4,31
80216890:	20002d16 	blt	r4,zero,80216948 <__floatsidf+0xd4>
80216894:	8809883a 	mov	r4,r17
80216898:	02069300 	call	80206930 <__clzsi2>
8021689c:	01410784 	movi	r5,1054
802168a0:	288bc83a 	sub	r5,r5,r2
802168a4:	01010cc4 	movi	r4,1075
802168a8:	2149c83a 	sub	r4,r4,r5
802168ac:	00c007c4 	movi	r3,31
802168b0:	1900160e 	bge	r3,r4,8021690c <__floatsidf+0x98>
802168b4:	00c104c4 	movi	r3,1043
802168b8:	1947c83a 	sub	r3,r3,r5
802168bc:	88c6983a 	sll	r3,r17,r3
802168c0:	00800434 	movhi	r2,16
802168c4:	10bfffc4 	addi	r2,r2,-1
802168c8:	1886703a 	and	r3,r3,r2
802168cc:	2941ffcc 	andi	r5,r5,2047
802168d0:	800d883a 	mov	r6,r16
802168d4:	0005883a 	mov	r2,zero
802168d8:	280a953a 	slli	r5,r5,20
802168dc:	31803fcc 	andi	r6,r6,255
802168e0:	01000434 	movhi	r4,16
802168e4:	300c97fa 	slli	r6,r6,31
802168e8:	213fffc4 	addi	r4,r4,-1
802168ec:	1906703a 	and	r3,r3,r4
802168f0:	1946b03a 	or	r3,r3,r5
802168f4:	1986b03a 	or	r3,r3,r6
802168f8:	dfc00217 	ldw	ra,8(sp)
802168fc:	dc400117 	ldw	r17,4(sp)
80216900:	dc000017 	ldw	r16,0(sp)
80216904:	dec00304 	addi	sp,sp,12
80216908:	f800283a 	ret
8021690c:	00c002c4 	movi	r3,11
80216910:	1887c83a 	sub	r3,r3,r2
80216914:	88c6d83a 	srl	r3,r17,r3
80216918:	8904983a 	sll	r2,r17,r4
8021691c:	01000434 	movhi	r4,16
80216920:	213fffc4 	addi	r4,r4,-1
80216924:	2941ffcc 	andi	r5,r5,2047
80216928:	1906703a 	and	r3,r3,r4
8021692c:	800d883a 	mov	r6,r16
80216930:	003fe906 	br	802168d8 <__reset+0xfa1f68d8>
80216934:	000d883a 	mov	r6,zero
80216938:	000b883a 	mov	r5,zero
8021693c:	0007883a 	mov	r3,zero
80216940:	0005883a 	mov	r2,zero
80216944:	003fe406 	br	802168d8 <__reset+0xfa1f68d8>
80216948:	0123c83a 	sub	r17,zero,r4
8021694c:	003fd106 	br	80216894 <__reset+0xfa1f6894>

80216950 <__floatunsidf>:
80216950:	defffe04 	addi	sp,sp,-8
80216954:	dc000015 	stw	r16,0(sp)
80216958:	dfc00115 	stw	ra,4(sp)
8021695c:	2021883a 	mov	r16,r4
80216960:	20002226 	beq	r4,zero,802169ec <__floatunsidf+0x9c>
80216964:	02069300 	call	80206930 <__clzsi2>
80216968:	01010784 	movi	r4,1054
8021696c:	2089c83a 	sub	r4,r4,r2
80216970:	01810cc4 	movi	r6,1075
80216974:	310dc83a 	sub	r6,r6,r4
80216978:	00c007c4 	movi	r3,31
8021697c:	1980120e 	bge	r3,r6,802169c8 <__floatunsidf+0x78>
80216980:	00c104c4 	movi	r3,1043
80216984:	1907c83a 	sub	r3,r3,r4
80216988:	80ca983a 	sll	r5,r16,r3
8021698c:	00800434 	movhi	r2,16
80216990:	10bfffc4 	addi	r2,r2,-1
80216994:	2101ffcc 	andi	r4,r4,2047
80216998:	0021883a 	mov	r16,zero
8021699c:	288a703a 	and	r5,r5,r2
802169a0:	2008953a 	slli	r4,r4,20
802169a4:	00c00434 	movhi	r3,16
802169a8:	18ffffc4 	addi	r3,r3,-1
802169ac:	28c6703a 	and	r3,r5,r3
802169b0:	8005883a 	mov	r2,r16
802169b4:	1906b03a 	or	r3,r3,r4
802169b8:	dfc00117 	ldw	ra,4(sp)
802169bc:	dc000017 	ldw	r16,0(sp)
802169c0:	dec00204 	addi	sp,sp,8
802169c4:	f800283a 	ret
802169c8:	00c002c4 	movi	r3,11
802169cc:	188bc83a 	sub	r5,r3,r2
802169d0:	814ad83a 	srl	r5,r16,r5
802169d4:	00c00434 	movhi	r3,16
802169d8:	18ffffc4 	addi	r3,r3,-1
802169dc:	81a0983a 	sll	r16,r16,r6
802169e0:	2101ffcc 	andi	r4,r4,2047
802169e4:	28ca703a 	and	r5,r5,r3
802169e8:	003fed06 	br	802169a0 <__reset+0xfa1f69a0>
802169ec:	0009883a 	mov	r4,zero
802169f0:	000b883a 	mov	r5,zero
802169f4:	003fea06 	br	802169a0 <__reset+0xfa1f69a0>

802169f8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
802169f8:	defffb04 	addi	sp,sp,-20
802169fc:	df000415 	stw	fp,16(sp)
80216a00:	df000404 	addi	fp,sp,16
80216a04:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
80216a08:	008000c4 	movi	r2,3
80216a0c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
80216a10:	e0fffd17 	ldw	r3,-12(fp)
80216a14:	008003f4 	movhi	r2,15
80216a18:	10909004 	addi	r2,r2,16960
80216a1c:	1887383a 	mul	r3,r3,r2
80216a20:	00817db4 	movhi	r2,1526
80216a24:	10b84004 	addi	r2,r2,-7936
80216a28:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
80216a2c:	00a00034 	movhi	r2,32768
80216a30:	10bfffc4 	addi	r2,r2,-1
80216a34:	10c5203a 	divu	r2,r2,r3
80216a38:	e0ffff17 	ldw	r3,-4(fp)
80216a3c:	1885203a 	divu	r2,r3,r2
80216a40:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
80216a44:	e0bffe17 	ldw	r2,-8(fp)
80216a48:	10002526 	beq	r2,zero,80216ae0 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
80216a4c:	e03ffc15 	stw	zero,-16(fp)
80216a50:	00001406 	br	80216aa4 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
80216a54:	00a00034 	movhi	r2,32768
80216a58:	10bfffc4 	addi	r2,r2,-1
80216a5c:	10bfffc4 	addi	r2,r2,-1
80216a60:	103ffe1e 	bne	r2,zero,80216a5c <__reset+0xfa1f6a5c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
80216a64:	e0fffd17 	ldw	r3,-12(fp)
80216a68:	008003f4 	movhi	r2,15
80216a6c:	10909004 	addi	r2,r2,16960
80216a70:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
80216a74:	00817db4 	movhi	r2,1526
80216a78:	10b84004 	addi	r2,r2,-7936
80216a7c:	10c7203a 	divu	r3,r2,r3
80216a80:	00a00034 	movhi	r2,32768
80216a84:	10bfffc4 	addi	r2,r2,-1
80216a88:	10c5203a 	divu	r2,r2,r3
80216a8c:	e0ffff17 	ldw	r3,-4(fp)
80216a90:	1885c83a 	sub	r2,r3,r2
80216a94:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
80216a98:	e0bffc17 	ldw	r2,-16(fp)
80216a9c:	10800044 	addi	r2,r2,1
80216aa0:	e0bffc15 	stw	r2,-16(fp)
80216aa4:	e0fffc17 	ldw	r3,-16(fp)
80216aa8:	e0bffe17 	ldw	r2,-8(fp)
80216aac:	18bfe916 	blt	r3,r2,80216a54 <__reset+0xfa1f6a54>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
80216ab0:	e0fffd17 	ldw	r3,-12(fp)
80216ab4:	008003f4 	movhi	r2,15
80216ab8:	10909004 	addi	r2,r2,16960
80216abc:	1887383a 	mul	r3,r3,r2
80216ac0:	00817db4 	movhi	r2,1526
80216ac4:	10b84004 	addi	r2,r2,-7936
80216ac8:	10c7203a 	divu	r3,r2,r3
80216acc:	e0bfff17 	ldw	r2,-4(fp)
80216ad0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80216ad4:	10bfffc4 	addi	r2,r2,-1
80216ad8:	103ffe1e 	bne	r2,zero,80216ad4 <__reset+0xfa1f6ad4>
80216adc:	00000b06 	br	80216b0c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
80216ae0:	e0fffd17 	ldw	r3,-12(fp)
80216ae4:	008003f4 	movhi	r2,15
80216ae8:	10909004 	addi	r2,r2,16960
80216aec:	1887383a 	mul	r3,r3,r2
80216af0:	00817db4 	movhi	r2,1526
80216af4:	10b84004 	addi	r2,r2,-7936
80216af8:	10c7203a 	divu	r3,r2,r3
80216afc:	e0bfff17 	ldw	r2,-4(fp)
80216b00:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80216b04:	10bfffc4 	addi	r2,r2,-1
80216b08:	00bffe16 	blt	zero,r2,80216b04 <__reset+0xfa1f6b04>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
80216b0c:	0005883a 	mov	r2,zero
}
80216b10:	e037883a 	mov	sp,fp
80216b14:	df000017 	ldw	fp,0(sp)
80216b18:	dec00104 	addi	sp,sp,4
80216b1c:	f800283a 	ret

80216b20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216b20:	defffe04 	addi	sp,sp,-8
80216b24:	dfc00115 	stw	ra,4(sp)
80216b28:	df000015 	stw	fp,0(sp)
80216b2c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216b30:	d0a00c17 	ldw	r2,-32720(gp)
80216b34:	10000326 	beq	r2,zero,80216b44 <alt_get_errno+0x24>
80216b38:	d0a00c17 	ldw	r2,-32720(gp)
80216b3c:	103ee83a 	callr	r2
80216b40:	00000106 	br	80216b48 <alt_get_errno+0x28>
80216b44:	d0a02704 	addi	r2,gp,-32612
}
80216b48:	e037883a 	mov	sp,fp
80216b4c:	dfc00117 	ldw	ra,4(sp)
80216b50:	df000017 	ldw	fp,0(sp)
80216b54:	dec00204 	addi	sp,sp,8
80216b58:	f800283a 	ret

80216b5c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
80216b5c:	defffb04 	addi	sp,sp,-20
80216b60:	dfc00415 	stw	ra,16(sp)
80216b64:	df000315 	stw	fp,12(sp)
80216b68:	df000304 	addi	fp,sp,12
80216b6c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
80216b70:	e0bfff17 	ldw	r2,-4(fp)
80216b74:	10000616 	blt	r2,zero,80216b90 <close+0x34>
80216b78:	e0bfff17 	ldw	r2,-4(fp)
80216b7c:	10c00324 	muli	r3,r2,12
80216b80:	00a008b4 	movhi	r2,32802
80216b84:	10b99704 	addi	r2,r2,-6564
80216b88:	1885883a 	add	r2,r3,r2
80216b8c:	00000106 	br	80216b94 <close+0x38>
80216b90:	0005883a 	mov	r2,zero
80216b94:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
80216b98:	e0bffd17 	ldw	r2,-12(fp)
80216b9c:	10001926 	beq	r2,zero,80216c04 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
80216ba0:	e0bffd17 	ldw	r2,-12(fp)
80216ba4:	10800017 	ldw	r2,0(r2)
80216ba8:	10800417 	ldw	r2,16(r2)
80216bac:	10000626 	beq	r2,zero,80216bc8 <close+0x6c>
80216bb0:	e0bffd17 	ldw	r2,-12(fp)
80216bb4:	10800017 	ldw	r2,0(r2)
80216bb8:	10800417 	ldw	r2,16(r2)
80216bbc:	e13ffd17 	ldw	r4,-12(fp)
80216bc0:	103ee83a 	callr	r2
80216bc4:	00000106 	br	80216bcc <close+0x70>
80216bc8:	0005883a 	mov	r2,zero
80216bcc:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
80216bd0:	e13fff17 	ldw	r4,-4(fp)
80216bd4:	02172d00 	call	802172d0 <alt_release_fd>
    if (rval < 0)
80216bd8:	e0bffe17 	ldw	r2,-8(fp)
80216bdc:	1000070e 	bge	r2,zero,80216bfc <close+0xa0>
    {
      ALT_ERRNO = -rval;
80216be0:	0216b200 	call	80216b20 <alt_get_errno>
80216be4:	1007883a 	mov	r3,r2
80216be8:	e0bffe17 	ldw	r2,-8(fp)
80216bec:	0085c83a 	sub	r2,zero,r2
80216bf0:	18800015 	stw	r2,0(r3)
      return -1;
80216bf4:	00bfffc4 	movi	r2,-1
80216bf8:	00000706 	br	80216c18 <close+0xbc>
    }
    return 0;
80216bfc:	0005883a 	mov	r2,zero
80216c00:	00000506 	br	80216c18 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216c04:	0216b200 	call	80216b20 <alt_get_errno>
80216c08:	1007883a 	mov	r3,r2
80216c0c:	00801444 	movi	r2,81
80216c10:	18800015 	stw	r2,0(r3)
    return -1;
80216c14:	00bfffc4 	movi	r2,-1
  }
}
80216c18:	e037883a 	mov	sp,fp
80216c1c:	dfc00117 	ldw	ra,4(sp)
80216c20:	df000017 	ldw	fp,0(sp)
80216c24:	dec00204 	addi	sp,sp,8
80216c28:	f800283a 	ret

80216c2c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
80216c2c:	deffff04 	addi	sp,sp,-4
80216c30:	df000015 	stw	fp,0(sp)
80216c34:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80216c38:	0001883a 	nop
80216c3c:	e037883a 	mov	sp,fp
80216c40:	df000017 	ldw	fp,0(sp)
80216c44:	dec00104 	addi	sp,sp,4
80216c48:	f800283a 	ret

80216c4c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
80216c4c:	defffc04 	addi	sp,sp,-16
80216c50:	df000315 	stw	fp,12(sp)
80216c54:	df000304 	addi	fp,sp,12
80216c58:	e13ffd15 	stw	r4,-12(fp)
80216c5c:	e17ffe15 	stw	r5,-8(fp)
80216c60:	e1bfff15 	stw	r6,-4(fp)
  return len;
80216c64:	e0bfff17 	ldw	r2,-4(fp)
}
80216c68:	e037883a 	mov	sp,fp
80216c6c:	df000017 	ldw	fp,0(sp)
80216c70:	dec00104 	addi	sp,sp,4
80216c74:	f800283a 	ret

80216c78 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216c78:	defffe04 	addi	sp,sp,-8
80216c7c:	dfc00115 	stw	ra,4(sp)
80216c80:	df000015 	stw	fp,0(sp)
80216c84:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216c88:	d0a00c17 	ldw	r2,-32720(gp)
80216c8c:	10000326 	beq	r2,zero,80216c9c <alt_get_errno+0x24>
80216c90:	d0a00c17 	ldw	r2,-32720(gp)
80216c94:	103ee83a 	callr	r2
80216c98:	00000106 	br	80216ca0 <alt_get_errno+0x28>
80216c9c:	d0a02704 	addi	r2,gp,-32612
}
80216ca0:	e037883a 	mov	sp,fp
80216ca4:	dfc00117 	ldw	ra,4(sp)
80216ca8:	df000017 	ldw	fp,0(sp)
80216cac:	dec00204 	addi	sp,sp,8
80216cb0:	f800283a 	ret

80216cb4 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
80216cb4:	defffb04 	addi	sp,sp,-20
80216cb8:	dfc00415 	stw	ra,16(sp)
80216cbc:	df000315 	stw	fp,12(sp)
80216cc0:	df000304 	addi	fp,sp,12
80216cc4:	e13ffe15 	stw	r4,-8(fp)
80216cc8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216ccc:	e0bffe17 	ldw	r2,-8(fp)
80216cd0:	10000616 	blt	r2,zero,80216cec <fstat+0x38>
80216cd4:	e0bffe17 	ldw	r2,-8(fp)
80216cd8:	10c00324 	muli	r3,r2,12
80216cdc:	00a008b4 	movhi	r2,32802
80216ce0:	10b99704 	addi	r2,r2,-6564
80216ce4:	1885883a 	add	r2,r3,r2
80216ce8:	00000106 	br	80216cf0 <fstat+0x3c>
80216cec:	0005883a 	mov	r2,zero
80216cf0:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
80216cf4:	e0bffd17 	ldw	r2,-12(fp)
80216cf8:	10001026 	beq	r2,zero,80216d3c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
80216cfc:	e0bffd17 	ldw	r2,-12(fp)
80216d00:	10800017 	ldw	r2,0(r2)
80216d04:	10800817 	ldw	r2,32(r2)
80216d08:	10000726 	beq	r2,zero,80216d28 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
80216d0c:	e0bffd17 	ldw	r2,-12(fp)
80216d10:	10800017 	ldw	r2,0(r2)
80216d14:	10800817 	ldw	r2,32(r2)
80216d18:	e17fff17 	ldw	r5,-4(fp)
80216d1c:	e13ffd17 	ldw	r4,-12(fp)
80216d20:	103ee83a 	callr	r2
80216d24:	00000a06 	br	80216d50 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
80216d28:	e0bfff17 	ldw	r2,-4(fp)
80216d2c:	00c80004 	movi	r3,8192
80216d30:	10c00115 	stw	r3,4(r2)
      return 0;
80216d34:	0005883a 	mov	r2,zero
80216d38:	00000506 	br	80216d50 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216d3c:	0216c780 	call	80216c78 <alt_get_errno>
80216d40:	1007883a 	mov	r3,r2
80216d44:	00801444 	movi	r2,81
80216d48:	18800015 	stw	r2,0(r3)
    return -1;
80216d4c:	00bfffc4 	movi	r2,-1
  }
}
80216d50:	e037883a 	mov	sp,fp
80216d54:	dfc00117 	ldw	ra,4(sp)
80216d58:	df000017 	ldw	fp,0(sp)
80216d5c:	dec00204 	addi	sp,sp,8
80216d60:	f800283a 	ret

80216d64 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
80216d64:	defff004 	addi	sp,sp,-64
80216d68:	df000f15 	stw	fp,60(sp)
80216d6c:	df000f04 	addi	fp,sp,60
80216d70:	e13ffd15 	stw	r4,-12(fp)
80216d74:	e17ffe15 	stw	r5,-8(fp)
80216d78:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
80216d7c:	00bffa84 	movi	r2,-22
80216d80:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
80216d84:	e0bffd17 	ldw	r2,-12(fp)
80216d88:	10800828 	cmpgeui	r2,r2,32
80216d8c:	1000501e 	bne	r2,zero,80216ed0 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216d90:	0005303a 	rdctl	r2,status
80216d94:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216d98:	e0fff617 	ldw	r3,-40(fp)
80216d9c:	00bfff84 	movi	r2,-2
80216da0:	1884703a 	and	r2,r3,r2
80216da4:	1001703a 	wrctl	status,r2
  
  return context;
80216da8:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
80216dac:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
80216db0:	00a008b4 	movhi	r2,32802
80216db4:	10bff804 	addi	r2,r2,-32
80216db8:	e0fffd17 	ldw	r3,-12(fp)
80216dbc:	180690fa 	slli	r3,r3,3
80216dc0:	10c5883a 	add	r2,r2,r3
80216dc4:	e0ffff17 	ldw	r3,-4(fp)
80216dc8:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
80216dcc:	00a008b4 	movhi	r2,32802
80216dd0:	10bff804 	addi	r2,r2,-32
80216dd4:	e0fffd17 	ldw	r3,-12(fp)
80216dd8:	180690fa 	slli	r3,r3,3
80216ddc:	10c5883a 	add	r2,r2,r3
80216de0:	10800104 	addi	r2,r2,4
80216de4:	e0fffe17 	ldw	r3,-8(fp)
80216de8:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
80216dec:	e0bfff17 	ldw	r2,-4(fp)
80216df0:	10001926 	beq	r2,zero,80216e58 <alt_irq_register+0xf4>
80216df4:	e0bffd17 	ldw	r2,-12(fp)
80216df8:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216dfc:	0005303a 	rdctl	r2,status
80216e00:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216e04:	e0fff717 	ldw	r3,-36(fp)
80216e08:	00bfff84 	movi	r2,-2
80216e0c:	1884703a 	and	r2,r3,r2
80216e10:	1001703a 	wrctl	status,r2
  
  return context;
80216e14:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80216e18:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
80216e1c:	00c00044 	movi	r3,1
80216e20:	e0bff217 	ldw	r2,-56(fp)
80216e24:	1884983a 	sll	r2,r3,r2
80216e28:	1007883a 	mov	r3,r2
80216e2c:	d0a02817 	ldw	r2,-32608(gp)
80216e30:	1884b03a 	or	r2,r3,r2
80216e34:	d0a02815 	stw	r2,-32608(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80216e38:	d0a02817 	ldw	r2,-32608(gp)
80216e3c:	100170fa 	wrctl	ienable,r2
80216e40:	e0bff817 	ldw	r2,-32(fp)
80216e44:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216e48:	e0bff917 	ldw	r2,-28(fp)
80216e4c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80216e50:	0005883a 	mov	r2,zero
80216e54:	00001906 	br	80216ebc <alt_irq_register+0x158>
80216e58:	e0bffd17 	ldw	r2,-12(fp)
80216e5c:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216e60:	0005303a 	rdctl	r2,status
80216e64:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216e68:	e0fffa17 	ldw	r3,-24(fp)
80216e6c:	00bfff84 	movi	r2,-2
80216e70:	1884703a 	and	r2,r3,r2
80216e74:	1001703a 	wrctl	status,r2
  
  return context;
80216e78:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80216e7c:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
80216e80:	00c00044 	movi	r3,1
80216e84:	e0bff417 	ldw	r2,-48(fp)
80216e88:	1884983a 	sll	r2,r3,r2
80216e8c:	0084303a 	nor	r2,zero,r2
80216e90:	1007883a 	mov	r3,r2
80216e94:	d0a02817 	ldw	r2,-32608(gp)
80216e98:	1884703a 	and	r2,r3,r2
80216e9c:	d0a02815 	stw	r2,-32608(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80216ea0:	d0a02817 	ldw	r2,-32608(gp)
80216ea4:	100170fa 	wrctl	ienable,r2
80216ea8:	e0bffb17 	ldw	r2,-20(fp)
80216eac:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216eb0:	e0bffc17 	ldw	r2,-16(fp)
80216eb4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80216eb8:	0005883a 	mov	r2,zero
80216ebc:	e0bff115 	stw	r2,-60(fp)
80216ec0:	e0bff317 	ldw	r2,-52(fp)
80216ec4:	e0bff515 	stw	r2,-44(fp)
80216ec8:	e0bff517 	ldw	r2,-44(fp)
80216ecc:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
80216ed0:	e0bff117 	ldw	r2,-60(fp)
}
80216ed4:	e037883a 	mov	sp,fp
80216ed8:	df000017 	ldw	fp,0(sp)
80216edc:	dec00104 	addi	sp,sp,4
80216ee0:	f800283a 	ret

80216ee4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216ee4:	defffe04 	addi	sp,sp,-8
80216ee8:	dfc00115 	stw	ra,4(sp)
80216eec:	df000015 	stw	fp,0(sp)
80216ef0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216ef4:	d0a00c17 	ldw	r2,-32720(gp)
80216ef8:	10000326 	beq	r2,zero,80216f08 <alt_get_errno+0x24>
80216efc:	d0a00c17 	ldw	r2,-32720(gp)
80216f00:	103ee83a 	callr	r2
80216f04:	00000106 	br	80216f0c <alt_get_errno+0x28>
80216f08:	d0a02704 	addi	r2,gp,-32612
}
80216f0c:	e037883a 	mov	sp,fp
80216f10:	dfc00117 	ldw	ra,4(sp)
80216f14:	df000017 	ldw	fp,0(sp)
80216f18:	dec00204 	addi	sp,sp,8
80216f1c:	f800283a 	ret

80216f20 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
80216f20:	deffed04 	addi	sp,sp,-76
80216f24:	dfc01215 	stw	ra,72(sp)
80216f28:	df001115 	stw	fp,68(sp)
80216f2c:	df001104 	addi	fp,sp,68
80216f30:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216f34:	e0bfff17 	ldw	r2,-4(fp)
80216f38:	10000616 	blt	r2,zero,80216f54 <isatty+0x34>
80216f3c:	e0bfff17 	ldw	r2,-4(fp)
80216f40:	10c00324 	muli	r3,r2,12
80216f44:	00a008b4 	movhi	r2,32802
80216f48:	10b99704 	addi	r2,r2,-6564
80216f4c:	1885883a 	add	r2,r3,r2
80216f50:	00000106 	br	80216f58 <isatty+0x38>
80216f54:	0005883a 	mov	r2,zero
80216f58:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
80216f5c:	e0bfef17 	ldw	r2,-68(fp)
80216f60:	10000e26 	beq	r2,zero,80216f9c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
80216f64:	e0bfef17 	ldw	r2,-68(fp)
80216f68:	10800017 	ldw	r2,0(r2)
80216f6c:	10800817 	ldw	r2,32(r2)
80216f70:	1000021e 	bne	r2,zero,80216f7c <isatty+0x5c>
    {
      return 1;
80216f74:	00800044 	movi	r2,1
80216f78:	00000d06 	br	80216fb0 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
80216f7c:	e0bff004 	addi	r2,fp,-64
80216f80:	100b883a 	mov	r5,r2
80216f84:	e13fff17 	ldw	r4,-4(fp)
80216f88:	0216cb40 	call	80216cb4 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
80216f8c:	e0bff117 	ldw	r2,-60(fp)
80216f90:	10880020 	cmpeqi	r2,r2,8192
80216f94:	10803fcc 	andi	r2,r2,255
80216f98:	00000506 	br	80216fb0 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216f9c:	0216ee40 	call	80216ee4 <alt_get_errno>
80216fa0:	1007883a 	mov	r3,r2
80216fa4:	00801444 	movi	r2,81
80216fa8:	18800015 	stw	r2,0(r3)
    return 0;
80216fac:	0005883a 	mov	r2,zero
  }
}
80216fb0:	e037883a 	mov	sp,fp
80216fb4:	dfc00117 	ldw	ra,4(sp)
80216fb8:	df000017 	ldw	fp,0(sp)
80216fbc:	dec00204 	addi	sp,sp,8
80216fc0:	f800283a 	ret

80216fc4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216fc4:	defffe04 	addi	sp,sp,-8
80216fc8:	dfc00115 	stw	ra,4(sp)
80216fcc:	df000015 	stw	fp,0(sp)
80216fd0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216fd4:	d0a00c17 	ldw	r2,-32720(gp)
80216fd8:	10000326 	beq	r2,zero,80216fe8 <alt_get_errno+0x24>
80216fdc:	d0a00c17 	ldw	r2,-32720(gp)
80216fe0:	103ee83a 	callr	r2
80216fe4:	00000106 	br	80216fec <alt_get_errno+0x28>
80216fe8:	d0a02704 	addi	r2,gp,-32612
}
80216fec:	e037883a 	mov	sp,fp
80216ff0:	dfc00117 	ldw	ra,4(sp)
80216ff4:	df000017 	ldw	fp,0(sp)
80216ff8:	dec00204 	addi	sp,sp,8
80216ffc:	f800283a 	ret

80217000 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
80217000:	defff904 	addi	sp,sp,-28
80217004:	dfc00615 	stw	ra,24(sp)
80217008:	df000515 	stw	fp,20(sp)
8021700c:	df000504 	addi	fp,sp,20
80217010:	e13ffd15 	stw	r4,-12(fp)
80217014:	e17ffe15 	stw	r5,-8(fp)
80217018:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8021701c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80217020:	e0bffd17 	ldw	r2,-12(fp)
80217024:	10000616 	blt	r2,zero,80217040 <lseek+0x40>
80217028:	e0bffd17 	ldw	r2,-12(fp)
8021702c:	10c00324 	muli	r3,r2,12
80217030:	00a008b4 	movhi	r2,32802
80217034:	10b99704 	addi	r2,r2,-6564
80217038:	1885883a 	add	r2,r3,r2
8021703c:	00000106 	br	80217044 <lseek+0x44>
80217040:	0005883a 	mov	r2,zero
80217044:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
80217048:	e0bffc17 	ldw	r2,-16(fp)
8021704c:	10001026 	beq	r2,zero,80217090 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
80217050:	e0bffc17 	ldw	r2,-16(fp)
80217054:	10800017 	ldw	r2,0(r2)
80217058:	10800717 	ldw	r2,28(r2)
8021705c:	10000926 	beq	r2,zero,80217084 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
80217060:	e0bffc17 	ldw	r2,-16(fp)
80217064:	10800017 	ldw	r2,0(r2)
80217068:	10800717 	ldw	r2,28(r2)
8021706c:	e1bfff17 	ldw	r6,-4(fp)
80217070:	e17ffe17 	ldw	r5,-8(fp)
80217074:	e13ffc17 	ldw	r4,-16(fp)
80217078:	103ee83a 	callr	r2
8021707c:	e0bffb15 	stw	r2,-20(fp)
80217080:	00000506 	br	80217098 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
80217084:	00bfde84 	movi	r2,-134
80217088:	e0bffb15 	stw	r2,-20(fp)
8021708c:	00000206 	br	80217098 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
80217090:	00bfebc4 	movi	r2,-81
80217094:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
80217098:	e0bffb17 	ldw	r2,-20(fp)
8021709c:	1000070e 	bge	r2,zero,802170bc <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
802170a0:	0216fc40 	call	80216fc4 <alt_get_errno>
802170a4:	1007883a 	mov	r3,r2
802170a8:	e0bffb17 	ldw	r2,-20(fp)
802170ac:	0085c83a 	sub	r2,zero,r2
802170b0:	18800015 	stw	r2,0(r3)
    rc = -1;
802170b4:	00bfffc4 	movi	r2,-1
802170b8:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
802170bc:	e0bffb17 	ldw	r2,-20(fp)
}
802170c0:	e037883a 	mov	sp,fp
802170c4:	dfc00117 	ldw	ra,4(sp)
802170c8:	df000017 	ldw	fp,0(sp)
802170cc:	dec00204 	addi	sp,sp,8
802170d0:	f800283a 	ret

802170d4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
802170d4:	defffd04 	addi	sp,sp,-12
802170d8:	dfc00215 	stw	ra,8(sp)
802170dc:	df000115 	stw	fp,4(sp)
802170e0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
802170e4:	0009883a 	mov	r4,zero
802170e8:	02177200 	call	80217720 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
802170ec:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
802170f0:	02177580 	call	80217758 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
802170f4:	01a008b4 	movhi	r6,32802
802170f8:	31b6bf04 	addi	r6,r6,-9476
802170fc:	016008b4 	movhi	r5,32802
80217100:	2976bf04 	addi	r5,r5,-9476
80217104:	012008b4 	movhi	r4,32802
80217108:	2136bf04 	addi	r4,r4,-9476
8021710c:	021b2fc0 	call	8021b2fc <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
80217110:	021ae480 	call	8021ae48 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
80217114:	012008b4 	movhi	r4,32802
80217118:	212baa04 	addi	r4,r4,-20824
8021711c:	021baa00 	call	8021baa0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
80217120:	d0a02917 	ldw	r2,-32604(gp)
80217124:	d0e02a17 	ldw	r3,-32600(gp)
80217128:	d1202b17 	ldw	r4,-32596(gp)
8021712c:	200d883a 	mov	r6,r4
80217130:	180b883a 	mov	r5,r3
80217134:	1009883a 	mov	r4,r2
80217138:	02057000 	call	80205700 <main>
8021713c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
80217140:	01000044 	movi	r4,1
80217144:	0216b5c0 	call	80216b5c <close>
  exit (result);
80217148:	e13fff17 	ldw	r4,-4(fp)
8021714c:	021bab40 	call	8021bab4 <exit>

80217150 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
80217150:	defffe04 	addi	sp,sp,-8
80217154:	df000115 	stw	fp,4(sp)
80217158:	df000104 	addi	fp,sp,4
8021715c:	e13fff15 	stw	r4,-4(fp)
}
80217160:	0001883a 	nop
80217164:	e037883a 	mov	sp,fp
80217168:	df000017 	ldw	fp,0(sp)
8021716c:	dec00104 	addi	sp,sp,4
80217170:	f800283a 	ret

80217174 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
80217174:	defffe04 	addi	sp,sp,-8
80217178:	df000115 	stw	fp,4(sp)
8021717c:	df000104 	addi	fp,sp,4
80217180:	e13fff15 	stw	r4,-4(fp)
}
80217184:	0001883a 	nop
80217188:	e037883a 	mov	sp,fp
8021718c:	df000017 	ldw	fp,0(sp)
80217190:	dec00104 	addi	sp,sp,4
80217194:	f800283a 	ret

80217198 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80217198:	defffe04 	addi	sp,sp,-8
8021719c:	dfc00115 	stw	ra,4(sp)
802171a0:	df000015 	stw	fp,0(sp)
802171a4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802171a8:	d0a00c17 	ldw	r2,-32720(gp)
802171ac:	10000326 	beq	r2,zero,802171bc <alt_get_errno+0x24>
802171b0:	d0a00c17 	ldw	r2,-32720(gp)
802171b4:	103ee83a 	callr	r2
802171b8:	00000106 	br	802171c0 <alt_get_errno+0x28>
802171bc:	d0a02704 	addi	r2,gp,-32612
}
802171c0:	e037883a 	mov	sp,fp
802171c4:	dfc00117 	ldw	ra,4(sp)
802171c8:	df000017 	ldw	fp,0(sp)
802171cc:	dec00204 	addi	sp,sp,8
802171d0:	f800283a 	ret

802171d4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
802171d4:	defff904 	addi	sp,sp,-28
802171d8:	dfc00615 	stw	ra,24(sp)
802171dc:	df000515 	stw	fp,20(sp)
802171e0:	df000504 	addi	fp,sp,20
802171e4:	e13ffd15 	stw	r4,-12(fp)
802171e8:	e17ffe15 	stw	r5,-8(fp)
802171ec:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802171f0:	e0bffd17 	ldw	r2,-12(fp)
802171f4:	10000616 	blt	r2,zero,80217210 <read+0x3c>
802171f8:	e0bffd17 	ldw	r2,-12(fp)
802171fc:	10c00324 	muli	r3,r2,12
80217200:	00a008b4 	movhi	r2,32802
80217204:	10b99704 	addi	r2,r2,-6564
80217208:	1885883a 	add	r2,r3,r2
8021720c:	00000106 	br	80217214 <read+0x40>
80217210:	0005883a 	mov	r2,zero
80217214:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
80217218:	e0bffb17 	ldw	r2,-20(fp)
8021721c:	10002226 	beq	r2,zero,802172a8 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
80217220:	e0bffb17 	ldw	r2,-20(fp)
80217224:	10800217 	ldw	r2,8(r2)
80217228:	108000cc 	andi	r2,r2,3
8021722c:	10800060 	cmpeqi	r2,r2,1
80217230:	1000181e 	bne	r2,zero,80217294 <read+0xc0>
        (fd->dev->read))
80217234:	e0bffb17 	ldw	r2,-20(fp)
80217238:	10800017 	ldw	r2,0(r2)
8021723c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
80217240:	10001426 	beq	r2,zero,80217294 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
80217244:	e0bffb17 	ldw	r2,-20(fp)
80217248:	10800017 	ldw	r2,0(r2)
8021724c:	10800517 	ldw	r2,20(r2)
80217250:	e0ffff17 	ldw	r3,-4(fp)
80217254:	180d883a 	mov	r6,r3
80217258:	e17ffe17 	ldw	r5,-8(fp)
8021725c:	e13ffb17 	ldw	r4,-20(fp)
80217260:	103ee83a 	callr	r2
80217264:	e0bffc15 	stw	r2,-16(fp)
80217268:	e0bffc17 	ldw	r2,-16(fp)
8021726c:	1000070e 	bge	r2,zero,8021728c <read+0xb8>
        {
          ALT_ERRNO = -rval;
80217270:	02171980 	call	80217198 <alt_get_errno>
80217274:	1007883a 	mov	r3,r2
80217278:	e0bffc17 	ldw	r2,-16(fp)
8021727c:	0085c83a 	sub	r2,zero,r2
80217280:	18800015 	stw	r2,0(r3)
          return -1;
80217284:	00bfffc4 	movi	r2,-1
80217288:	00000c06 	br	802172bc <read+0xe8>
        }
        return rval;
8021728c:	e0bffc17 	ldw	r2,-16(fp)
80217290:	00000a06 	br	802172bc <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
80217294:	02171980 	call	80217198 <alt_get_errno>
80217298:	1007883a 	mov	r3,r2
8021729c:	00800344 	movi	r2,13
802172a0:	18800015 	stw	r2,0(r3)
802172a4:	00000406 	br	802172b8 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
802172a8:	02171980 	call	80217198 <alt_get_errno>
802172ac:	1007883a 	mov	r3,r2
802172b0:	00801444 	movi	r2,81
802172b4:	18800015 	stw	r2,0(r3)
  }
  return -1;
802172b8:	00bfffc4 	movi	r2,-1
}
802172bc:	e037883a 	mov	sp,fp
802172c0:	dfc00117 	ldw	ra,4(sp)
802172c4:	df000017 	ldw	fp,0(sp)
802172c8:	dec00204 	addi	sp,sp,8
802172cc:	f800283a 	ret

802172d0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
802172d0:	defffe04 	addi	sp,sp,-8
802172d4:	df000115 	stw	fp,4(sp)
802172d8:	df000104 	addi	fp,sp,4
802172dc:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
802172e0:	e0bfff17 	ldw	r2,-4(fp)
802172e4:	108000d0 	cmplti	r2,r2,3
802172e8:	10000d1e 	bne	r2,zero,80217320 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
802172ec:	00a008b4 	movhi	r2,32802
802172f0:	10b99704 	addi	r2,r2,-6564
802172f4:	e0ffff17 	ldw	r3,-4(fp)
802172f8:	18c00324 	muli	r3,r3,12
802172fc:	10c5883a 	add	r2,r2,r3
80217300:	10800204 	addi	r2,r2,8
80217304:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
80217308:	00a008b4 	movhi	r2,32802
8021730c:	10b99704 	addi	r2,r2,-6564
80217310:	e0ffff17 	ldw	r3,-4(fp)
80217314:	18c00324 	muli	r3,r3,12
80217318:	10c5883a 	add	r2,r2,r3
8021731c:	10000015 	stw	zero,0(r2)
  }
}
80217320:	0001883a 	nop
80217324:	e037883a 	mov	sp,fp
80217328:	df000017 	ldw	fp,0(sp)
8021732c:	dec00104 	addi	sp,sp,4
80217330:	f800283a 	ret

80217334 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
80217334:	defff904 	addi	sp,sp,-28
80217338:	df000615 	stw	fp,24(sp)
8021733c:	df000604 	addi	fp,sp,24
80217340:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217344:	0005303a 	rdctl	r2,status
80217348:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021734c:	e0fffe17 	ldw	r3,-8(fp)
80217350:	00bfff84 	movi	r2,-2
80217354:	1884703a 	and	r2,r3,r2
80217358:	1001703a 	wrctl	status,r2
  
  return context;
8021735c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
80217360:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
80217364:	d0a00e17 	ldw	r2,-32712(gp)
80217368:	10c000c4 	addi	r3,r2,3
8021736c:	00bfff04 	movi	r2,-4
80217370:	1884703a 	and	r2,r3,r2
80217374:	d0a00e15 	stw	r2,-32712(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
80217378:	d0e00e17 	ldw	r3,-32712(gp)
8021737c:	e0bfff17 	ldw	r2,-4(fp)
80217380:	1887883a 	add	r3,r3,r2
80217384:	00a00934 	movhi	r2,32804
80217388:	10800004 	addi	r2,r2,0
8021738c:	10c0062e 	bgeu	r2,r3,802173a8 <sbrk+0x74>
80217390:	e0bffb17 	ldw	r2,-20(fp)
80217394:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217398:	e0bffa17 	ldw	r2,-24(fp)
8021739c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
802173a0:	00bfffc4 	movi	r2,-1
802173a4:	00000b06 	br	802173d4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
802173a8:	d0a00e17 	ldw	r2,-32712(gp)
802173ac:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
802173b0:	d0e00e17 	ldw	r3,-32712(gp)
802173b4:	e0bfff17 	ldw	r2,-4(fp)
802173b8:	1885883a 	add	r2,r3,r2
802173bc:	d0a00e15 	stw	r2,-32712(gp)
802173c0:	e0bffb17 	ldw	r2,-20(fp)
802173c4:	e0bffc15 	stw	r2,-16(fp)
802173c8:	e0bffc17 	ldw	r2,-16(fp)
802173cc:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
802173d0:	e0bffd17 	ldw	r2,-12(fp)
} 
802173d4:	e037883a 	mov	sp,fp
802173d8:	df000017 	ldw	fp,0(sp)
802173dc:	dec00104 	addi	sp,sp,4
802173e0:	f800283a 	ret

802173e4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
802173e4:	defffa04 	addi	sp,sp,-24
802173e8:	df000515 	stw	fp,20(sp)
802173ec:	df000504 	addi	fp,sp,20
802173f0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802173f4:	0005303a 	rdctl	r2,status
802173f8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802173fc:	e0fffc17 	ldw	r3,-16(fp)
80217400:	00bfff84 	movi	r2,-2
80217404:	1884703a 	and	r2,r3,r2
80217408:	1001703a 	wrctl	status,r2
  
  return context;
8021740c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
80217410:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
80217414:	e0bfff17 	ldw	r2,-4(fp)
80217418:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8021741c:	e0bffd17 	ldw	r2,-12(fp)
80217420:	10800017 	ldw	r2,0(r2)
80217424:	e0fffd17 	ldw	r3,-12(fp)
80217428:	18c00117 	ldw	r3,4(r3)
8021742c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
80217430:	e0bffd17 	ldw	r2,-12(fp)
80217434:	10800117 	ldw	r2,4(r2)
80217438:	e0fffd17 	ldw	r3,-12(fp)
8021743c:	18c00017 	ldw	r3,0(r3)
80217440:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
80217444:	e0bffd17 	ldw	r2,-12(fp)
80217448:	e0fffd17 	ldw	r3,-12(fp)
8021744c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
80217450:	e0bffd17 	ldw	r2,-12(fp)
80217454:	e0fffd17 	ldw	r3,-12(fp)
80217458:	10c00015 	stw	r3,0(r2)
8021745c:	e0bffb17 	ldw	r2,-20(fp)
80217460:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217464:	e0bffe17 	ldw	r2,-8(fp)
80217468:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
8021746c:	0001883a 	nop
80217470:	e037883a 	mov	sp,fp
80217474:	df000017 	ldw	fp,0(sp)
80217478:	dec00104 	addi	sp,sp,4
8021747c:	f800283a 	ret

80217480 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
80217480:	defffb04 	addi	sp,sp,-20
80217484:	dfc00415 	stw	ra,16(sp)
80217488:	df000315 	stw	fp,12(sp)
8021748c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
80217490:	d0a00f17 	ldw	r2,-32708(gp)
80217494:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
80217498:	d0a02d17 	ldw	r2,-32588(gp)
8021749c:	10800044 	addi	r2,r2,1
802174a0:	d0a02d15 	stw	r2,-32588(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
802174a4:	00002e06 	br	80217560 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
802174a8:	e0bffd17 	ldw	r2,-12(fp)
802174ac:	10800017 	ldw	r2,0(r2)
802174b0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
802174b4:	e0bffd17 	ldw	r2,-12(fp)
802174b8:	10800403 	ldbu	r2,16(r2)
802174bc:	10803fcc 	andi	r2,r2,255
802174c0:	10000426 	beq	r2,zero,802174d4 <alt_tick+0x54>
802174c4:	d0a02d17 	ldw	r2,-32588(gp)
802174c8:	1000021e 	bne	r2,zero,802174d4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
802174cc:	e0bffd17 	ldw	r2,-12(fp)
802174d0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
802174d4:	e0bffd17 	ldw	r2,-12(fp)
802174d8:	10800217 	ldw	r2,8(r2)
802174dc:	d0e02d17 	ldw	r3,-32588(gp)
802174e0:	18801d36 	bltu	r3,r2,80217558 <alt_tick+0xd8>
802174e4:	e0bffd17 	ldw	r2,-12(fp)
802174e8:	10800403 	ldbu	r2,16(r2)
802174ec:	10803fcc 	andi	r2,r2,255
802174f0:	1000191e 	bne	r2,zero,80217558 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
802174f4:	e0bffd17 	ldw	r2,-12(fp)
802174f8:	10800317 	ldw	r2,12(r2)
802174fc:	e0fffd17 	ldw	r3,-12(fp)
80217500:	18c00517 	ldw	r3,20(r3)
80217504:	1809883a 	mov	r4,r3
80217508:	103ee83a 	callr	r2
8021750c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
80217510:	e0bfff17 	ldw	r2,-4(fp)
80217514:	1000031e 	bne	r2,zero,80217524 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
80217518:	e13ffd17 	ldw	r4,-12(fp)
8021751c:	02173e40 	call	802173e4 <alt_alarm_stop>
80217520:	00000d06 	br	80217558 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
80217524:	e0bffd17 	ldw	r2,-12(fp)
80217528:	10c00217 	ldw	r3,8(r2)
8021752c:	e0bfff17 	ldw	r2,-4(fp)
80217530:	1887883a 	add	r3,r3,r2
80217534:	e0bffd17 	ldw	r2,-12(fp)
80217538:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
8021753c:	e0bffd17 	ldw	r2,-12(fp)
80217540:	10c00217 	ldw	r3,8(r2)
80217544:	d0a02d17 	ldw	r2,-32588(gp)
80217548:	1880032e 	bgeu	r3,r2,80217558 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
8021754c:	e0bffd17 	ldw	r2,-12(fp)
80217550:	00c00044 	movi	r3,1
80217554:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
80217558:	e0bffe17 	ldw	r2,-8(fp)
8021755c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
80217560:	e0fffd17 	ldw	r3,-12(fp)
80217564:	d0a00f04 	addi	r2,gp,-32708
80217568:	18bfcf1e 	bne	r3,r2,802174a8 <__reset+0xfa1f74a8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
8021756c:	0001883a 	nop
}
80217570:	0001883a 	nop
80217574:	e037883a 	mov	sp,fp
80217578:	dfc00117 	ldw	ra,4(sp)
8021757c:	df000017 	ldw	fp,0(sp)
80217580:	dec00204 	addi	sp,sp,8
80217584:	f800283a 	ret

80217588 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
80217588:	defffd04 	addi	sp,sp,-12
8021758c:	dfc00215 	stw	ra,8(sp)
80217590:	df000115 	stw	fp,4(sp)
80217594:	df000104 	addi	fp,sp,4
80217598:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
8021759c:	e13fff17 	ldw	r4,-4(fp)
802175a0:	02169f80 	call	802169f8 <alt_busy_sleep>
}
802175a4:	e037883a 	mov	sp,fp
802175a8:	dfc00117 	ldw	ra,4(sp)
802175ac:	df000017 	ldw	fp,0(sp)
802175b0:	dec00204 	addi	sp,sp,8
802175b4:	f800283a 	ret

802175b8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802175b8:	defffe04 	addi	sp,sp,-8
802175bc:	dfc00115 	stw	ra,4(sp)
802175c0:	df000015 	stw	fp,0(sp)
802175c4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802175c8:	d0a00c17 	ldw	r2,-32720(gp)
802175cc:	10000326 	beq	r2,zero,802175dc <alt_get_errno+0x24>
802175d0:	d0a00c17 	ldw	r2,-32720(gp)
802175d4:	103ee83a 	callr	r2
802175d8:	00000106 	br	802175e0 <alt_get_errno+0x28>
802175dc:	d0a02704 	addi	r2,gp,-32612
}
802175e0:	e037883a 	mov	sp,fp
802175e4:	dfc00117 	ldw	ra,4(sp)
802175e8:	df000017 	ldw	fp,0(sp)
802175ec:	dec00204 	addi	sp,sp,8
802175f0:	f800283a 	ret

802175f4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
802175f4:	defff904 	addi	sp,sp,-28
802175f8:	dfc00615 	stw	ra,24(sp)
802175fc:	df000515 	stw	fp,20(sp)
80217600:	df000504 	addi	fp,sp,20
80217604:	e13ffd15 	stw	r4,-12(fp)
80217608:	e17ffe15 	stw	r5,-8(fp)
8021760c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80217610:	e0bffd17 	ldw	r2,-12(fp)
80217614:	10000616 	blt	r2,zero,80217630 <write+0x3c>
80217618:	e0bffd17 	ldw	r2,-12(fp)
8021761c:	10c00324 	muli	r3,r2,12
80217620:	00a008b4 	movhi	r2,32802
80217624:	10b99704 	addi	r2,r2,-6564
80217628:	1885883a 	add	r2,r3,r2
8021762c:	00000106 	br	80217634 <write+0x40>
80217630:	0005883a 	mov	r2,zero
80217634:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
80217638:	e0bffb17 	ldw	r2,-20(fp)
8021763c:	10002126 	beq	r2,zero,802176c4 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
80217640:	e0bffb17 	ldw	r2,-20(fp)
80217644:	10800217 	ldw	r2,8(r2)
80217648:	108000cc 	andi	r2,r2,3
8021764c:	10001826 	beq	r2,zero,802176b0 <write+0xbc>
80217650:	e0bffb17 	ldw	r2,-20(fp)
80217654:	10800017 	ldw	r2,0(r2)
80217658:	10800617 	ldw	r2,24(r2)
8021765c:	10001426 	beq	r2,zero,802176b0 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
80217660:	e0bffb17 	ldw	r2,-20(fp)
80217664:	10800017 	ldw	r2,0(r2)
80217668:	10800617 	ldw	r2,24(r2)
8021766c:	e0ffff17 	ldw	r3,-4(fp)
80217670:	180d883a 	mov	r6,r3
80217674:	e17ffe17 	ldw	r5,-8(fp)
80217678:	e13ffb17 	ldw	r4,-20(fp)
8021767c:	103ee83a 	callr	r2
80217680:	e0bffc15 	stw	r2,-16(fp)
80217684:	e0bffc17 	ldw	r2,-16(fp)
80217688:	1000070e 	bge	r2,zero,802176a8 <write+0xb4>
      {
        ALT_ERRNO = -rval;
8021768c:	02175b80 	call	802175b8 <alt_get_errno>
80217690:	1007883a 	mov	r3,r2
80217694:	e0bffc17 	ldw	r2,-16(fp)
80217698:	0085c83a 	sub	r2,zero,r2
8021769c:	18800015 	stw	r2,0(r3)
        return -1;
802176a0:	00bfffc4 	movi	r2,-1
802176a4:	00000c06 	br	802176d8 <write+0xe4>
      }
      return rval;
802176a8:	e0bffc17 	ldw	r2,-16(fp)
802176ac:	00000a06 	br	802176d8 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
802176b0:	02175b80 	call	802175b8 <alt_get_errno>
802176b4:	1007883a 	mov	r3,r2
802176b8:	00800344 	movi	r2,13
802176bc:	18800015 	stw	r2,0(r3)
802176c0:	00000406 	br	802176d4 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
802176c4:	02175b80 	call	802175b8 <alt_get_errno>
802176c8:	1007883a 	mov	r3,r2
802176cc:	00801444 	movi	r2,81
802176d0:	18800015 	stw	r2,0(r3)
  }
  return -1;
802176d4:	00bfffc4 	movi	r2,-1
}
802176d8:	e037883a 	mov	sp,fp
802176dc:	dfc00117 	ldw	ra,4(sp)
802176e0:	df000017 	ldw	fp,0(sp)
802176e4:	dec00204 	addi	sp,sp,8
802176e8:	f800283a 	ret

802176ec <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
802176ec:	defffd04 	addi	sp,sp,-12
802176f0:	dfc00215 	stw	ra,8(sp)
802176f4:	df000115 	stw	fp,4(sp)
802176f8:	df000104 	addi	fp,sp,4
802176fc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
80217700:	d1600904 	addi	r5,gp,-32732
80217704:	e13fff17 	ldw	r4,-4(fp)
80217708:	021ada40 	call	8021ada4 <alt_dev_llist_insert>
}
8021770c:	e037883a 	mov	sp,fp
80217710:	dfc00117 	ldw	ra,4(sp)
80217714:	df000017 	ldw	fp,0(sp)
80217718:	dec00204 	addi	sp,sp,8
8021771c:	f800283a 	ret

80217720 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
80217720:	defffd04 	addi	sp,sp,-12
80217724:	dfc00215 	stw	ra,8(sp)
80217728:	df000115 	stw	fp,4(sp)
8021772c:	df000104 	addi	fp,sp,4
80217730:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
80217734:	021b8340 	call	8021b834 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
80217738:	00800044 	movi	r2,1
8021773c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
80217740:	0001883a 	nop
80217744:	e037883a 	mov	sp,fp
80217748:	dfc00117 	ldw	ra,4(sp)
8021774c:	df000017 	ldw	fp,0(sp)
80217750:	dec00204 	addi	sp,sp,8
80217754:	f800283a 	ret

80217758 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
80217758:	defffe04 	addi	sp,sp,-8
8021775c:	dfc00115 	stw	ra,4(sp)
80217760:	df000015 	stw	fp,0(sp)
80217764:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
80217768:	01c0fa04 	movi	r7,1000
8021776c:	01800144 	movi	r6,5
80217770:	000b883a 	mov	r5,zero
80217774:	01204034 	movhi	r4,33024
80217778:	21011004 	addi	r4,r4,1088
8021777c:	02183200 	call	80218320 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
80217780:	01800084 	movi	r6,2
80217784:	000b883a 	mov	r5,zero
80217788:	012008b4 	movhi	r4,32802
8021778c:	213a0204 	addi	r4,r4,-6136
80217790:	02179a40 	call	802179a4 <altera_avalon_jtag_uart_init>
80217794:	012008b4 	movhi	r4,32802
80217798:	2139f804 	addi	r4,r4,-6176
8021779c:	02176ec0 	call	802176ec <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
802177a0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
802177a4:	01800104 	movi	r6,4
802177a8:	000b883a 	mov	r5,zero
802177ac:	012008b4 	movhi	r4,32802
802177b0:	213e1a04 	addi	r4,r4,-1944
802177b4:	02184ac0 	call	802184ac <altera_avalon_uart_init>
802177b8:	012008b4 	movhi	r4,32802
802177bc:	213e1004 	addi	r4,r4,-1984
802177c0:	02176ec0 	call	802176ec <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
802177c4:	00a008b4 	movhi	r2,32802
802177c8:	10be4404 	addi	r2,r2,-1776
802177cc:	10c00717 	ldw	r3,28(r2)
802177d0:	00a008b4 	movhi	r2,32802
802177d4:	10be4404 	addi	r2,r2,-1776
802177d8:	10800817 	ldw	r2,32(r2)
802177dc:	100d883a 	mov	r6,r2
802177e0:	180b883a 	mov	r5,r3
802177e4:	012008b4 	movhi	r4,32802
802177e8:	213e4404 	addi	r4,r4,-1776
802177ec:	021a9640 	call	8021a964 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
802177f0:	00a008b4 	movhi	r2,32802
802177f4:	10be5c04 	addi	r2,r2,-1680
802177f8:	10c00717 	ldw	r3,28(r2)
802177fc:	00a008b4 	movhi	r2,32802
80217800:	10be5c04 	addi	r2,r2,-1680
80217804:	10800817 	ldw	r2,32(r2)
80217808:	100d883a 	mov	r6,r2
8021780c:	180b883a 	mov	r5,r3
80217810:	012008b4 	movhi	r4,32802
80217814:	213e5c04 	addi	r4,r4,-1680
80217818:	021a9640 	call	8021a964 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
8021781c:	012008b4 	movhi	r4,32802
80217820:	213e7404 	addi	r4,r4,-1584
80217824:	02176ec0 	call	802176ec <alt_dev_reg>
}
80217828:	0001883a 	nop
8021782c:	e037883a 	mov	sp,fp
80217830:	dfc00117 	ldw	ra,4(sp)
80217834:	df000017 	ldw	fp,0(sp)
80217838:	dec00204 	addi	sp,sp,8
8021783c:	f800283a 	ret

80217840 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
80217840:	defffa04 	addi	sp,sp,-24
80217844:	dfc00515 	stw	ra,20(sp)
80217848:	df000415 	stw	fp,16(sp)
8021784c:	df000404 	addi	fp,sp,16
80217850:	e13ffd15 	stw	r4,-12(fp)
80217854:	e17ffe15 	stw	r5,-8(fp)
80217858:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021785c:	e0bffd17 	ldw	r2,-12(fp)
80217860:	10800017 	ldw	r2,0(r2)
80217864:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
80217868:	e0bffc17 	ldw	r2,-16(fp)
8021786c:	10c00a04 	addi	r3,r2,40
80217870:	e0bffd17 	ldw	r2,-12(fp)
80217874:	10800217 	ldw	r2,8(r2)
80217878:	100f883a 	mov	r7,r2
8021787c:	e1bfff17 	ldw	r6,-4(fp)
80217880:	e17ffe17 	ldw	r5,-8(fp)
80217884:	1809883a 	mov	r4,r3
80217888:	0217e680 	call	80217e68 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
8021788c:	e037883a 	mov	sp,fp
80217890:	dfc00117 	ldw	ra,4(sp)
80217894:	df000017 	ldw	fp,0(sp)
80217898:	dec00204 	addi	sp,sp,8
8021789c:	f800283a 	ret

802178a0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
802178a0:	defffa04 	addi	sp,sp,-24
802178a4:	dfc00515 	stw	ra,20(sp)
802178a8:	df000415 	stw	fp,16(sp)
802178ac:	df000404 	addi	fp,sp,16
802178b0:	e13ffd15 	stw	r4,-12(fp)
802178b4:	e17ffe15 	stw	r5,-8(fp)
802178b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
802178bc:	e0bffd17 	ldw	r2,-12(fp)
802178c0:	10800017 	ldw	r2,0(r2)
802178c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
802178c8:	e0bffc17 	ldw	r2,-16(fp)
802178cc:	10c00a04 	addi	r3,r2,40
802178d0:	e0bffd17 	ldw	r2,-12(fp)
802178d4:	10800217 	ldw	r2,8(r2)
802178d8:	100f883a 	mov	r7,r2
802178dc:	e1bfff17 	ldw	r6,-4(fp)
802178e0:	e17ffe17 	ldw	r5,-8(fp)
802178e4:	1809883a 	mov	r4,r3
802178e8:	02180840 	call	80218084 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
802178ec:	e037883a 	mov	sp,fp
802178f0:	dfc00117 	ldw	ra,4(sp)
802178f4:	df000017 	ldw	fp,0(sp)
802178f8:	dec00204 	addi	sp,sp,8
802178fc:	f800283a 	ret

80217900 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
80217900:	defffc04 	addi	sp,sp,-16
80217904:	dfc00315 	stw	ra,12(sp)
80217908:	df000215 	stw	fp,8(sp)
8021790c:	df000204 	addi	fp,sp,8
80217910:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80217914:	e0bfff17 	ldw	r2,-4(fp)
80217918:	10800017 	ldw	r2,0(r2)
8021791c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
80217920:	e0bffe17 	ldw	r2,-8(fp)
80217924:	10c00a04 	addi	r3,r2,40
80217928:	e0bfff17 	ldw	r2,-4(fp)
8021792c:	10800217 	ldw	r2,8(r2)
80217930:	100b883a 	mov	r5,r2
80217934:	1809883a 	mov	r4,r3
80217938:	0217d100 	call	80217d10 <altera_avalon_jtag_uart_close>
}
8021793c:	e037883a 	mov	sp,fp
80217940:	dfc00117 	ldw	ra,4(sp)
80217944:	df000017 	ldw	fp,0(sp)
80217948:	dec00204 	addi	sp,sp,8
8021794c:	f800283a 	ret

80217950 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
80217950:	defffa04 	addi	sp,sp,-24
80217954:	dfc00515 	stw	ra,20(sp)
80217958:	df000415 	stw	fp,16(sp)
8021795c:	df000404 	addi	fp,sp,16
80217960:	e13ffd15 	stw	r4,-12(fp)
80217964:	e17ffe15 	stw	r5,-8(fp)
80217968:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
8021796c:	e0bffd17 	ldw	r2,-12(fp)
80217970:	10800017 	ldw	r2,0(r2)
80217974:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
80217978:	e0bffc17 	ldw	r2,-16(fp)
8021797c:	10800a04 	addi	r2,r2,40
80217980:	e1bfff17 	ldw	r6,-4(fp)
80217984:	e17ffe17 	ldw	r5,-8(fp)
80217988:	1009883a 	mov	r4,r2
8021798c:	0217d780 	call	80217d78 <altera_avalon_jtag_uart_ioctl>
}
80217990:	e037883a 	mov	sp,fp
80217994:	dfc00117 	ldw	ra,4(sp)
80217998:	df000017 	ldw	fp,0(sp)
8021799c:	dec00204 	addi	sp,sp,8
802179a0:	f800283a 	ret

802179a4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
802179a4:	defffa04 	addi	sp,sp,-24
802179a8:	dfc00515 	stw	ra,20(sp)
802179ac:	df000415 	stw	fp,16(sp)
802179b0:	df000404 	addi	fp,sp,16
802179b4:	e13ffd15 	stw	r4,-12(fp)
802179b8:	e17ffe15 	stw	r5,-8(fp)
802179bc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
802179c0:	e0bffd17 	ldw	r2,-12(fp)
802179c4:	00c00044 	movi	r3,1
802179c8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
802179cc:	e0bffd17 	ldw	r2,-12(fp)
802179d0:	10800017 	ldw	r2,0(r2)
802179d4:	10800104 	addi	r2,r2,4
802179d8:	1007883a 	mov	r3,r2
802179dc:	e0bffd17 	ldw	r2,-12(fp)
802179e0:	10800817 	ldw	r2,32(r2)
802179e4:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
802179e8:	e0bffe17 	ldw	r2,-8(fp)
802179ec:	e0ffff17 	ldw	r3,-4(fp)
802179f0:	d8000015 	stw	zero,0(sp)
802179f4:	e1fffd17 	ldw	r7,-12(fp)
802179f8:	01a00874 	movhi	r6,32801
802179fc:	319e9904 	addi	r6,r6,31332
80217a00:	180b883a 	mov	r5,r3
80217a04:	1009883a 	mov	r4,r2
80217a08:	021af980 	call	8021af98 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
80217a0c:	e0bffd17 	ldw	r2,-12(fp)
80217a10:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
80217a14:	e0bffd17 	ldw	r2,-12(fp)
80217a18:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80217a1c:	d0e02c17 	ldw	r3,-32592(gp)
80217a20:	e1fffd17 	ldw	r7,-12(fp)
80217a24:	01a00874 	movhi	r6,32801
80217a28:	319f1c04 	addi	r6,r6,31856
80217a2c:	180b883a 	mov	r5,r3
80217a30:	1009883a 	mov	r4,r2
80217a34:	021ac140 	call	8021ac14 <alt_alarm_start>
80217a38:	1000040e 	bge	r2,zero,80217a4c <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
80217a3c:	e0fffd17 	ldw	r3,-12(fp)
80217a40:	00a00034 	movhi	r2,32768
80217a44:	10bfffc4 	addi	r2,r2,-1
80217a48:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
80217a4c:	0001883a 	nop
80217a50:	e037883a 	mov	sp,fp
80217a54:	dfc00117 	ldw	ra,4(sp)
80217a58:	df000017 	ldw	fp,0(sp)
80217a5c:	dec00204 	addi	sp,sp,8
80217a60:	f800283a 	ret

80217a64 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
80217a64:	defff804 	addi	sp,sp,-32
80217a68:	df000715 	stw	fp,28(sp)
80217a6c:	df000704 	addi	fp,sp,28
80217a70:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
80217a74:	e0bfff17 	ldw	r2,-4(fp)
80217a78:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
80217a7c:	e0bffb17 	ldw	r2,-20(fp)
80217a80:	10800017 	ldw	r2,0(r2)
80217a84:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217a88:	e0bffc17 	ldw	r2,-16(fp)
80217a8c:	10800104 	addi	r2,r2,4
80217a90:	10800037 	ldwio	r2,0(r2)
80217a94:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
80217a98:	e0bffd17 	ldw	r2,-12(fp)
80217a9c:	1080c00c 	andi	r2,r2,768
80217aa0:	10006d26 	beq	r2,zero,80217c58 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
80217aa4:	e0bffd17 	ldw	r2,-12(fp)
80217aa8:	1080400c 	andi	r2,r2,256
80217aac:	10003526 	beq	r2,zero,80217b84 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
80217ab0:	00800074 	movhi	r2,1
80217ab4:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217ab8:	e0bffb17 	ldw	r2,-20(fp)
80217abc:	10800a17 	ldw	r2,40(r2)
80217ac0:	10800044 	addi	r2,r2,1
80217ac4:	1081ffcc 	andi	r2,r2,2047
80217ac8:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
80217acc:	e0bffb17 	ldw	r2,-20(fp)
80217ad0:	10c00b17 	ldw	r3,44(r2)
80217ad4:	e0bffe17 	ldw	r2,-8(fp)
80217ad8:	18801526 	beq	r3,r2,80217b30 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
80217adc:	e0bffc17 	ldw	r2,-16(fp)
80217ae0:	10800037 	ldwio	r2,0(r2)
80217ae4:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
80217ae8:	e0bff917 	ldw	r2,-28(fp)
80217aec:	10a0000c 	andi	r2,r2,32768
80217af0:	10001126 	beq	r2,zero,80217b38 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
80217af4:	e0bffb17 	ldw	r2,-20(fp)
80217af8:	10800a17 	ldw	r2,40(r2)
80217afc:	e0fff917 	ldw	r3,-28(fp)
80217b00:	1809883a 	mov	r4,r3
80217b04:	e0fffb17 	ldw	r3,-20(fp)
80217b08:	1885883a 	add	r2,r3,r2
80217b0c:	10800e04 	addi	r2,r2,56
80217b10:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217b14:	e0bffb17 	ldw	r2,-20(fp)
80217b18:	10800a17 	ldw	r2,40(r2)
80217b1c:	10800044 	addi	r2,r2,1
80217b20:	10c1ffcc 	andi	r3,r2,2047
80217b24:	e0bffb17 	ldw	r2,-20(fp)
80217b28:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
80217b2c:	003fe206 	br	80217ab8 <__reset+0xfa1f7ab8>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
80217b30:	0001883a 	nop
80217b34:	00000106 	br	80217b3c <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
80217b38:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
80217b3c:	e0bff917 	ldw	r2,-28(fp)
80217b40:	10bfffec 	andhi	r2,r2,65535
80217b44:	10000f26 	beq	r2,zero,80217b84 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80217b48:	e0bffb17 	ldw	r2,-20(fp)
80217b4c:	10c00817 	ldw	r3,32(r2)
80217b50:	00bfff84 	movi	r2,-2
80217b54:	1886703a 	and	r3,r3,r2
80217b58:	e0bffb17 	ldw	r2,-20(fp)
80217b5c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
80217b60:	e0bffc17 	ldw	r2,-16(fp)
80217b64:	10800104 	addi	r2,r2,4
80217b68:	1007883a 	mov	r3,r2
80217b6c:	e0bffb17 	ldw	r2,-20(fp)
80217b70:	10800817 	ldw	r2,32(r2)
80217b74:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217b78:	e0bffc17 	ldw	r2,-16(fp)
80217b7c:	10800104 	addi	r2,r2,4
80217b80:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
80217b84:	e0bffd17 	ldw	r2,-12(fp)
80217b88:	1080800c 	andi	r2,r2,512
80217b8c:	103fbe26 	beq	r2,zero,80217a88 <__reset+0xfa1f7a88>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
80217b90:	e0bffd17 	ldw	r2,-12(fp)
80217b94:	1004d43a 	srli	r2,r2,16
80217b98:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
80217b9c:	00001406 	br	80217bf0 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
80217ba0:	e0bffc17 	ldw	r2,-16(fp)
80217ba4:	e0fffb17 	ldw	r3,-20(fp)
80217ba8:	18c00d17 	ldw	r3,52(r3)
80217bac:	e13ffb17 	ldw	r4,-20(fp)
80217bb0:	20c7883a 	add	r3,r4,r3
80217bb4:	18c20e04 	addi	r3,r3,2104
80217bb8:	18c00003 	ldbu	r3,0(r3)
80217bbc:	18c03fcc 	andi	r3,r3,255
80217bc0:	18c0201c 	xori	r3,r3,128
80217bc4:	18ffe004 	addi	r3,r3,-128
80217bc8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217bcc:	e0bffb17 	ldw	r2,-20(fp)
80217bd0:	10800d17 	ldw	r2,52(r2)
80217bd4:	10800044 	addi	r2,r2,1
80217bd8:	10c1ffcc 	andi	r3,r2,2047
80217bdc:	e0bffb17 	ldw	r2,-20(fp)
80217be0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
80217be4:	e0bffa17 	ldw	r2,-24(fp)
80217be8:	10bfffc4 	addi	r2,r2,-1
80217bec:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
80217bf0:	e0bffa17 	ldw	r2,-24(fp)
80217bf4:	10000526 	beq	r2,zero,80217c0c <altera_avalon_jtag_uart_irq+0x1a8>
80217bf8:	e0bffb17 	ldw	r2,-20(fp)
80217bfc:	10c00d17 	ldw	r3,52(r2)
80217c00:	e0bffb17 	ldw	r2,-20(fp)
80217c04:	10800c17 	ldw	r2,48(r2)
80217c08:	18bfe51e 	bne	r3,r2,80217ba0 <__reset+0xfa1f7ba0>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
80217c0c:	e0bffa17 	ldw	r2,-24(fp)
80217c10:	103f9d26 	beq	r2,zero,80217a88 <__reset+0xfa1f7a88>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
80217c14:	e0bffb17 	ldw	r2,-20(fp)
80217c18:	10c00817 	ldw	r3,32(r2)
80217c1c:	00bfff44 	movi	r2,-3
80217c20:	1886703a 	and	r3,r3,r2
80217c24:	e0bffb17 	ldw	r2,-20(fp)
80217c28:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80217c2c:	e0bffb17 	ldw	r2,-20(fp)
80217c30:	10800017 	ldw	r2,0(r2)
80217c34:	10800104 	addi	r2,r2,4
80217c38:	1007883a 	mov	r3,r2
80217c3c:	e0bffb17 	ldw	r2,-20(fp)
80217c40:	10800817 	ldw	r2,32(r2)
80217c44:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217c48:	e0bffc17 	ldw	r2,-16(fp)
80217c4c:	10800104 	addi	r2,r2,4
80217c50:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
80217c54:	003f8c06 	br	80217a88 <__reset+0xfa1f7a88>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
80217c58:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
80217c5c:	0001883a 	nop
80217c60:	e037883a 	mov	sp,fp
80217c64:	df000017 	ldw	fp,0(sp)
80217c68:	dec00104 	addi	sp,sp,4
80217c6c:	f800283a 	ret

80217c70 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
80217c70:	defff804 	addi	sp,sp,-32
80217c74:	df000715 	stw	fp,28(sp)
80217c78:	df000704 	addi	fp,sp,28
80217c7c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
80217c80:	e0bffb17 	ldw	r2,-20(fp)
80217c84:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
80217c88:	e0bff917 	ldw	r2,-28(fp)
80217c8c:	10800017 	ldw	r2,0(r2)
80217c90:	10800104 	addi	r2,r2,4
80217c94:	10800037 	ldwio	r2,0(r2)
80217c98:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
80217c9c:	e0bffa17 	ldw	r2,-24(fp)
80217ca0:	1081000c 	andi	r2,r2,1024
80217ca4:	10000b26 	beq	r2,zero,80217cd4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
80217ca8:	e0bff917 	ldw	r2,-28(fp)
80217cac:	10800017 	ldw	r2,0(r2)
80217cb0:	10800104 	addi	r2,r2,4
80217cb4:	1007883a 	mov	r3,r2
80217cb8:	e0bff917 	ldw	r2,-28(fp)
80217cbc:	10800817 	ldw	r2,32(r2)
80217cc0:	10810014 	ori	r2,r2,1024
80217cc4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
80217cc8:	e0bff917 	ldw	r2,-28(fp)
80217ccc:	10000915 	stw	zero,36(r2)
80217cd0:	00000a06 	br	80217cfc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
80217cd4:	e0bff917 	ldw	r2,-28(fp)
80217cd8:	10c00917 	ldw	r3,36(r2)
80217cdc:	00a00034 	movhi	r2,32768
80217ce0:	10bfff04 	addi	r2,r2,-4
80217ce4:	10c00536 	bltu	r2,r3,80217cfc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
80217ce8:	e0bff917 	ldw	r2,-28(fp)
80217cec:	10800917 	ldw	r2,36(r2)
80217cf0:	10c00044 	addi	r3,r2,1
80217cf4:	e0bff917 	ldw	r2,-28(fp)
80217cf8:	10c00915 	stw	r3,36(r2)
80217cfc:	d0a02c17 	ldw	r2,-32592(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
80217d00:	e037883a 	mov	sp,fp
80217d04:	df000017 	ldw	fp,0(sp)
80217d08:	dec00104 	addi	sp,sp,4
80217d0c:	f800283a 	ret

80217d10 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
80217d10:	defffd04 	addi	sp,sp,-12
80217d14:	df000215 	stw	fp,8(sp)
80217d18:	df000204 	addi	fp,sp,8
80217d1c:	e13ffe15 	stw	r4,-8(fp)
80217d20:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
80217d24:	00000506 	br	80217d3c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
80217d28:	e0bfff17 	ldw	r2,-4(fp)
80217d2c:	1090000c 	andi	r2,r2,16384
80217d30:	10000226 	beq	r2,zero,80217d3c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
80217d34:	00bffd44 	movi	r2,-11
80217d38:	00000b06 	br	80217d68 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
80217d3c:	e0bffe17 	ldw	r2,-8(fp)
80217d40:	10c00d17 	ldw	r3,52(r2)
80217d44:	e0bffe17 	ldw	r2,-8(fp)
80217d48:	10800c17 	ldw	r2,48(r2)
80217d4c:	18800526 	beq	r3,r2,80217d64 <altera_avalon_jtag_uart_close+0x54>
80217d50:	e0bffe17 	ldw	r2,-8(fp)
80217d54:	10c00917 	ldw	r3,36(r2)
80217d58:	e0bffe17 	ldw	r2,-8(fp)
80217d5c:	10800117 	ldw	r2,4(r2)
80217d60:	18bff136 	bltu	r3,r2,80217d28 <__reset+0xfa1f7d28>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
80217d64:	0005883a 	mov	r2,zero
}
80217d68:	e037883a 	mov	sp,fp
80217d6c:	df000017 	ldw	fp,0(sp)
80217d70:	dec00104 	addi	sp,sp,4
80217d74:	f800283a 	ret

80217d78 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
80217d78:	defffa04 	addi	sp,sp,-24
80217d7c:	df000515 	stw	fp,20(sp)
80217d80:	df000504 	addi	fp,sp,20
80217d84:	e13ffd15 	stw	r4,-12(fp)
80217d88:	e17ffe15 	stw	r5,-8(fp)
80217d8c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
80217d90:	00bff9c4 	movi	r2,-25
80217d94:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
80217d98:	e0bffe17 	ldw	r2,-8(fp)
80217d9c:	10da8060 	cmpeqi	r3,r2,27137
80217da0:	1800031e 	bne	r3,zero,80217db0 <altera_avalon_jtag_uart_ioctl+0x38>
80217da4:	109a80a0 	cmpeqi	r2,r2,27138
80217da8:	1000181e 	bne	r2,zero,80217e0c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
80217dac:	00002906 	br	80217e54 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
80217db0:	e0bffd17 	ldw	r2,-12(fp)
80217db4:	10c00117 	ldw	r3,4(r2)
80217db8:	00a00034 	movhi	r2,32768
80217dbc:	10bfffc4 	addi	r2,r2,-1
80217dc0:	18802126 	beq	r3,r2,80217e48 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
80217dc4:	e0bfff17 	ldw	r2,-4(fp)
80217dc8:	10800017 	ldw	r2,0(r2)
80217dcc:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
80217dd0:	e0bffc17 	ldw	r2,-16(fp)
80217dd4:	10800090 	cmplti	r2,r2,2
80217dd8:	1000061e 	bne	r2,zero,80217df4 <altera_avalon_jtag_uart_ioctl+0x7c>
80217ddc:	e0fffc17 	ldw	r3,-16(fp)
80217de0:	00a00034 	movhi	r2,32768
80217de4:	10bfffc4 	addi	r2,r2,-1
80217de8:	18800226 	beq	r3,r2,80217df4 <altera_avalon_jtag_uart_ioctl+0x7c>
80217dec:	e0bffc17 	ldw	r2,-16(fp)
80217df0:	00000206 	br	80217dfc <altera_avalon_jtag_uart_ioctl+0x84>
80217df4:	00a00034 	movhi	r2,32768
80217df8:	10bfff84 	addi	r2,r2,-2
80217dfc:	e0fffd17 	ldw	r3,-12(fp)
80217e00:	18800115 	stw	r2,4(r3)
      rc = 0;
80217e04:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
80217e08:	00000f06 	br	80217e48 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
80217e0c:	e0bffd17 	ldw	r2,-12(fp)
80217e10:	10c00117 	ldw	r3,4(r2)
80217e14:	00a00034 	movhi	r2,32768
80217e18:	10bfffc4 	addi	r2,r2,-1
80217e1c:	18800c26 	beq	r3,r2,80217e50 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
80217e20:	e0bffd17 	ldw	r2,-12(fp)
80217e24:	10c00917 	ldw	r3,36(r2)
80217e28:	e0bffd17 	ldw	r2,-12(fp)
80217e2c:	10800117 	ldw	r2,4(r2)
80217e30:	1885803a 	cmpltu	r2,r3,r2
80217e34:	10c03fcc 	andi	r3,r2,255
80217e38:	e0bfff17 	ldw	r2,-4(fp)
80217e3c:	10c00015 	stw	r3,0(r2)
      rc = 0;
80217e40:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
80217e44:	00000206 	br	80217e50 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
80217e48:	0001883a 	nop
80217e4c:	00000106 	br	80217e54 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
80217e50:	0001883a 	nop

  default:
    break;
  }

  return rc;
80217e54:	e0bffb17 	ldw	r2,-20(fp)
}
80217e58:	e037883a 	mov	sp,fp
80217e5c:	df000017 	ldw	fp,0(sp)
80217e60:	dec00104 	addi	sp,sp,4
80217e64:	f800283a 	ret

80217e68 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
80217e68:	defff304 	addi	sp,sp,-52
80217e6c:	dfc00c15 	stw	ra,48(sp)
80217e70:	df000b15 	stw	fp,44(sp)
80217e74:	df000b04 	addi	fp,sp,44
80217e78:	e13ffc15 	stw	r4,-16(fp)
80217e7c:	e17ffd15 	stw	r5,-12(fp)
80217e80:	e1bffe15 	stw	r6,-8(fp)
80217e84:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
80217e88:	e0bffd17 	ldw	r2,-12(fp)
80217e8c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80217e90:	00004706 	br	80217fb0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
80217e94:	e0bffc17 	ldw	r2,-16(fp)
80217e98:	10800a17 	ldw	r2,40(r2)
80217e9c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
80217ea0:	e0bffc17 	ldw	r2,-16(fp)
80217ea4:	10800b17 	ldw	r2,44(r2)
80217ea8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
80217eac:	e0fff717 	ldw	r3,-36(fp)
80217eb0:	e0bff817 	ldw	r2,-32(fp)
80217eb4:	18800536 	bltu	r3,r2,80217ecc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
80217eb8:	e0fff717 	ldw	r3,-36(fp)
80217ebc:	e0bff817 	ldw	r2,-32(fp)
80217ec0:	1885c83a 	sub	r2,r3,r2
80217ec4:	e0bff615 	stw	r2,-40(fp)
80217ec8:	00000406 	br	80217edc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
80217ecc:	00c20004 	movi	r3,2048
80217ed0:	e0bff817 	ldw	r2,-32(fp)
80217ed4:	1885c83a 	sub	r2,r3,r2
80217ed8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
80217edc:	e0bff617 	ldw	r2,-40(fp)
80217ee0:	10001e26 	beq	r2,zero,80217f5c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
80217ee4:	e0fffe17 	ldw	r3,-8(fp)
80217ee8:	e0bff617 	ldw	r2,-40(fp)
80217eec:	1880022e 	bgeu	r3,r2,80217ef8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
80217ef0:	e0bffe17 	ldw	r2,-8(fp)
80217ef4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
80217ef8:	e0bffc17 	ldw	r2,-16(fp)
80217efc:	10c00e04 	addi	r3,r2,56
80217f00:	e0bff817 	ldw	r2,-32(fp)
80217f04:	1885883a 	add	r2,r3,r2
80217f08:	e1bff617 	ldw	r6,-40(fp)
80217f0c:	100b883a 	mov	r5,r2
80217f10:	e13ff517 	ldw	r4,-44(fp)
80217f14:	0206a940 	call	80206a94 <memcpy>
      ptr   += n;
80217f18:	e0fff517 	ldw	r3,-44(fp)
80217f1c:	e0bff617 	ldw	r2,-40(fp)
80217f20:	1885883a 	add	r2,r3,r2
80217f24:	e0bff515 	stw	r2,-44(fp)
      space -= n;
80217f28:	e0fffe17 	ldw	r3,-8(fp)
80217f2c:	e0bff617 	ldw	r2,-40(fp)
80217f30:	1885c83a 	sub	r2,r3,r2
80217f34:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217f38:	e0fff817 	ldw	r3,-32(fp)
80217f3c:	e0bff617 	ldw	r2,-40(fp)
80217f40:	1885883a 	add	r2,r3,r2
80217f44:	10c1ffcc 	andi	r3,r2,2047
80217f48:	e0bffc17 	ldw	r2,-16(fp)
80217f4c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
80217f50:	e0bffe17 	ldw	r2,-8(fp)
80217f54:	00bfcf16 	blt	zero,r2,80217e94 <__reset+0xfa1f7e94>
80217f58:	00000106 	br	80217f60 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
80217f5c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
80217f60:	e0fff517 	ldw	r3,-44(fp)
80217f64:	e0bffd17 	ldw	r2,-12(fp)
80217f68:	1880141e 	bne	r3,r2,80217fbc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
80217f6c:	e0bfff17 	ldw	r2,-4(fp)
80217f70:	1090000c 	andi	r2,r2,16384
80217f74:	1000131e 	bne	r2,zero,80217fc4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
80217f78:	0001883a 	nop
80217f7c:	e0bffc17 	ldw	r2,-16(fp)
80217f80:	10c00a17 	ldw	r3,40(r2)
80217f84:	e0bff717 	ldw	r2,-36(fp)
80217f88:	1880051e 	bne	r3,r2,80217fa0 <altera_avalon_jtag_uart_read+0x138>
80217f8c:	e0bffc17 	ldw	r2,-16(fp)
80217f90:	10c00917 	ldw	r3,36(r2)
80217f94:	e0bffc17 	ldw	r2,-16(fp)
80217f98:	10800117 	ldw	r2,4(r2)
80217f9c:	18bff736 	bltu	r3,r2,80217f7c <__reset+0xfa1f7f7c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
80217fa0:	e0bffc17 	ldw	r2,-16(fp)
80217fa4:	10c00a17 	ldw	r3,40(r2)
80217fa8:	e0bff717 	ldw	r2,-36(fp)
80217fac:	18800726 	beq	r3,r2,80217fcc <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80217fb0:	e0bffe17 	ldw	r2,-8(fp)
80217fb4:	00bfb716 	blt	zero,r2,80217e94 <__reset+0xfa1f7e94>
80217fb8:	00000506 	br	80217fd0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
80217fbc:	0001883a 	nop
80217fc0:	00000306 	br	80217fd0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
80217fc4:	0001883a 	nop
80217fc8:	00000106 	br	80217fd0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
80217fcc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
80217fd0:	e0fff517 	ldw	r3,-44(fp)
80217fd4:	e0bffd17 	ldw	r2,-12(fp)
80217fd8:	18801826 	beq	r3,r2,8021803c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217fdc:	0005303a 	rdctl	r2,status
80217fe0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80217fe4:	e0fffb17 	ldw	r3,-20(fp)
80217fe8:	00bfff84 	movi	r2,-2
80217fec:	1884703a 	and	r2,r3,r2
80217ff0:	1001703a 	wrctl	status,r2
  
  return context;
80217ff4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
80217ff8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80217ffc:	e0bffc17 	ldw	r2,-16(fp)
80218000:	10800817 	ldw	r2,32(r2)
80218004:	10c00054 	ori	r3,r2,1
80218008:	e0bffc17 	ldw	r2,-16(fp)
8021800c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80218010:	e0bffc17 	ldw	r2,-16(fp)
80218014:	10800017 	ldw	r2,0(r2)
80218018:	10800104 	addi	r2,r2,4
8021801c:	1007883a 	mov	r3,r2
80218020:	e0bffc17 	ldw	r2,-16(fp)
80218024:	10800817 	ldw	r2,32(r2)
80218028:	18800035 	stwio	r2,0(r3)
8021802c:	e0bffa17 	ldw	r2,-24(fp)
80218030:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218034:	e0bff917 	ldw	r2,-28(fp)
80218038:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
8021803c:	e0fff517 	ldw	r3,-44(fp)
80218040:	e0bffd17 	ldw	r2,-12(fp)
80218044:	18800426 	beq	r3,r2,80218058 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
80218048:	e0fff517 	ldw	r3,-44(fp)
8021804c:	e0bffd17 	ldw	r2,-12(fp)
80218050:	1885c83a 	sub	r2,r3,r2
80218054:	00000606 	br	80218070 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
80218058:	e0bfff17 	ldw	r2,-4(fp)
8021805c:	1090000c 	andi	r2,r2,16384
80218060:	10000226 	beq	r2,zero,8021806c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
80218064:	00bffd44 	movi	r2,-11
80218068:	00000106 	br	80218070 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
8021806c:	00bffec4 	movi	r2,-5
}
80218070:	e037883a 	mov	sp,fp
80218074:	dfc00117 	ldw	ra,4(sp)
80218078:	df000017 	ldw	fp,0(sp)
8021807c:	dec00204 	addi	sp,sp,8
80218080:	f800283a 	ret

80218084 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
80218084:	defff304 	addi	sp,sp,-52
80218088:	dfc00c15 	stw	ra,48(sp)
8021808c:	df000b15 	stw	fp,44(sp)
80218090:	df000b04 	addi	fp,sp,44
80218094:	e13ffc15 	stw	r4,-16(fp)
80218098:	e17ffd15 	stw	r5,-12(fp)
8021809c:	e1bffe15 	stw	r6,-8(fp)
802180a0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
802180a4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
802180a8:	e0bffd17 	ldw	r2,-12(fp)
802180ac:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
802180b0:	00003706 	br	80218190 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
802180b4:	e0bffc17 	ldw	r2,-16(fp)
802180b8:	10800c17 	ldw	r2,48(r2)
802180bc:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
802180c0:	e0bffc17 	ldw	r2,-16(fp)
802180c4:	10800d17 	ldw	r2,52(r2)
802180c8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
802180cc:	e0fff917 	ldw	r3,-28(fp)
802180d0:	e0bff517 	ldw	r2,-44(fp)
802180d4:	1880062e 	bgeu	r3,r2,802180f0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
802180d8:	e0fff517 	ldw	r3,-44(fp)
802180dc:	e0bff917 	ldw	r2,-28(fp)
802180e0:	1885c83a 	sub	r2,r3,r2
802180e4:	10bfffc4 	addi	r2,r2,-1
802180e8:	e0bff615 	stw	r2,-40(fp)
802180ec:	00000b06 	br	8021811c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
802180f0:	e0bff517 	ldw	r2,-44(fp)
802180f4:	10000526 	beq	r2,zero,8021810c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
802180f8:	00c20004 	movi	r3,2048
802180fc:	e0bff917 	ldw	r2,-28(fp)
80218100:	1885c83a 	sub	r2,r3,r2
80218104:	e0bff615 	stw	r2,-40(fp)
80218108:	00000406 	br	8021811c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
8021810c:	00c1ffc4 	movi	r3,2047
80218110:	e0bff917 	ldw	r2,-28(fp)
80218114:	1885c83a 	sub	r2,r3,r2
80218118:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021811c:	e0bff617 	ldw	r2,-40(fp)
80218120:	10001e26 	beq	r2,zero,8021819c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
80218124:	e0fffe17 	ldw	r3,-8(fp)
80218128:	e0bff617 	ldw	r2,-40(fp)
8021812c:	1880022e 	bgeu	r3,r2,80218138 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
80218130:	e0bffe17 	ldw	r2,-8(fp)
80218134:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
80218138:	e0bffc17 	ldw	r2,-16(fp)
8021813c:	10c20e04 	addi	r3,r2,2104
80218140:	e0bff917 	ldw	r2,-28(fp)
80218144:	1885883a 	add	r2,r3,r2
80218148:	e1bff617 	ldw	r6,-40(fp)
8021814c:	e17ffd17 	ldw	r5,-12(fp)
80218150:	1009883a 	mov	r4,r2
80218154:	0206a940 	call	80206a94 <memcpy>
      ptr   += n;
80218158:	e0fffd17 	ldw	r3,-12(fp)
8021815c:	e0bff617 	ldw	r2,-40(fp)
80218160:	1885883a 	add	r2,r3,r2
80218164:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
80218168:	e0fffe17 	ldw	r3,-8(fp)
8021816c:	e0bff617 	ldw	r2,-40(fp)
80218170:	1885c83a 	sub	r2,r3,r2
80218174:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80218178:	e0fff917 	ldw	r3,-28(fp)
8021817c:	e0bff617 	ldw	r2,-40(fp)
80218180:	1885883a 	add	r2,r3,r2
80218184:	10c1ffcc 	andi	r3,r2,2047
80218188:	e0bffc17 	ldw	r2,-16(fp)
8021818c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
80218190:	e0bffe17 	ldw	r2,-8(fp)
80218194:	00bfc716 	blt	zero,r2,802180b4 <__reset+0xfa1f80b4>
80218198:	00000106 	br	802181a0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
8021819c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802181a0:	0005303a 	rdctl	r2,status
802181a4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802181a8:	e0fffb17 	ldw	r3,-20(fp)
802181ac:	00bfff84 	movi	r2,-2
802181b0:	1884703a 	and	r2,r3,r2
802181b4:	1001703a 	wrctl	status,r2
  
  return context;
802181b8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
802181bc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
802181c0:	e0bffc17 	ldw	r2,-16(fp)
802181c4:	10800817 	ldw	r2,32(r2)
802181c8:	10c00094 	ori	r3,r2,2
802181cc:	e0bffc17 	ldw	r2,-16(fp)
802181d0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
802181d4:	e0bffc17 	ldw	r2,-16(fp)
802181d8:	10800017 	ldw	r2,0(r2)
802181dc:	10800104 	addi	r2,r2,4
802181e0:	1007883a 	mov	r3,r2
802181e4:	e0bffc17 	ldw	r2,-16(fp)
802181e8:	10800817 	ldw	r2,32(r2)
802181ec:	18800035 	stwio	r2,0(r3)
802181f0:	e0bffa17 	ldw	r2,-24(fp)
802181f4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802181f8:	e0bff817 	ldw	r2,-32(fp)
802181fc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
80218200:	e0bffe17 	ldw	r2,-8(fp)
80218204:	0080100e 	bge	zero,r2,80218248 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
80218208:	e0bfff17 	ldw	r2,-4(fp)
8021820c:	1090000c 	andi	r2,r2,16384
80218210:	1000101e 	bne	r2,zero,80218254 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
80218214:	0001883a 	nop
80218218:	e0bffc17 	ldw	r2,-16(fp)
8021821c:	10c00d17 	ldw	r3,52(r2)
80218220:	e0bff517 	ldw	r2,-44(fp)
80218224:	1880051e 	bne	r3,r2,8021823c <altera_avalon_jtag_uart_write+0x1b8>
80218228:	e0bffc17 	ldw	r2,-16(fp)
8021822c:	10c00917 	ldw	r3,36(r2)
80218230:	e0bffc17 	ldw	r2,-16(fp)
80218234:	10800117 	ldw	r2,4(r2)
80218238:	18bff736 	bltu	r3,r2,80218218 <__reset+0xfa1f8218>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
8021823c:	e0bffc17 	ldw	r2,-16(fp)
80218240:	10800917 	ldw	r2,36(r2)
80218244:	1000051e 	bne	r2,zero,8021825c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
80218248:	e0bffe17 	ldw	r2,-8(fp)
8021824c:	00bfd016 	blt	zero,r2,80218190 <__reset+0xfa1f8190>
80218250:	00000306 	br	80218260 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
80218254:	0001883a 	nop
80218258:	00000106 	br	80218260 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
8021825c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
80218260:	e0fffd17 	ldw	r3,-12(fp)
80218264:	e0bff717 	ldw	r2,-36(fp)
80218268:	18800426 	beq	r3,r2,8021827c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
8021826c:	e0fffd17 	ldw	r3,-12(fp)
80218270:	e0bff717 	ldw	r2,-36(fp)
80218274:	1885c83a 	sub	r2,r3,r2
80218278:	00000606 	br	80218294 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
8021827c:	e0bfff17 	ldw	r2,-4(fp)
80218280:	1090000c 	andi	r2,r2,16384
80218284:	10000226 	beq	r2,zero,80218290 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
80218288:	00bffd44 	movi	r2,-11
8021828c:	00000106 	br	80218294 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
80218290:	00bffec4 	movi	r2,-5
}
80218294:	e037883a 	mov	sp,fp
80218298:	dfc00117 	ldw	ra,4(sp)
8021829c:	df000017 	ldw	fp,0(sp)
802182a0:	dec00204 	addi	sp,sp,8
802182a4:	f800283a 	ret

802182a8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
802182a8:	defffa04 	addi	sp,sp,-24
802182ac:	dfc00515 	stw	ra,20(sp)
802182b0:	df000415 	stw	fp,16(sp)
802182b4:	df000404 	addi	fp,sp,16
802182b8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
802182bc:	0007883a 	mov	r3,zero
802182c0:	e0bfff17 	ldw	r2,-4(fp)
802182c4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
802182c8:	e0bfff17 	ldw	r2,-4(fp)
802182cc:	10800104 	addi	r2,r2,4
802182d0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802182d4:	0005303a 	rdctl	r2,status
802182d8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802182dc:	e0fffd17 	ldw	r3,-12(fp)
802182e0:	00bfff84 	movi	r2,-2
802182e4:	1884703a 	and	r2,r3,r2
802182e8:	1001703a 	wrctl	status,r2
  
  return context;
802182ec:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
802182f0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
802182f4:	02174800 	call	80217480 <alt_tick>
802182f8:	e0bffc17 	ldw	r2,-16(fp)
802182fc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218300:	e0bffe17 	ldw	r2,-8(fp)
80218304:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
80218308:	0001883a 	nop
8021830c:	e037883a 	mov	sp,fp
80218310:	dfc00117 	ldw	ra,4(sp)
80218314:	df000017 	ldw	fp,0(sp)
80218318:	dec00204 	addi	sp,sp,8
8021831c:	f800283a 	ret

80218320 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
80218320:	defff804 	addi	sp,sp,-32
80218324:	dfc00715 	stw	ra,28(sp)
80218328:	df000615 	stw	fp,24(sp)
8021832c:	df000604 	addi	fp,sp,24
80218330:	e13ffc15 	stw	r4,-16(fp)
80218334:	e17ffd15 	stw	r5,-12(fp)
80218338:	e1bffe15 	stw	r6,-8(fp)
8021833c:	e1ffff15 	stw	r7,-4(fp)
80218340:	e0bfff17 	ldw	r2,-4(fp)
80218344:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
80218348:	d0a02c17 	ldw	r2,-32592(gp)
8021834c:	1000021e 	bne	r2,zero,80218358 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
80218350:	e0bffb17 	ldw	r2,-20(fp)
80218354:	d0a02c15 	stw	r2,-32592(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
80218358:	e0bffc17 	ldw	r2,-16(fp)
8021835c:	10800104 	addi	r2,r2,4
80218360:	00c001c4 	movi	r3,7
80218364:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
80218368:	d8000015 	stw	zero,0(sp)
8021836c:	e1fffc17 	ldw	r7,-16(fp)
80218370:	01a008b4 	movhi	r6,32802
80218374:	31a0aa04 	addi	r6,r6,-32088
80218378:	e17ffe17 	ldw	r5,-8(fp)
8021837c:	e13ffd17 	ldw	r4,-12(fp)
80218380:	021af980 	call	8021af98 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
80218384:	0001883a 	nop
80218388:	e037883a 	mov	sp,fp
8021838c:	dfc00117 	ldw	ra,4(sp)
80218390:	df000017 	ldw	fp,0(sp)
80218394:	dec00204 	addi	sp,sp,8
80218398:	f800283a 	ret

8021839c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8021839c:	defffa04 	addi	sp,sp,-24
802183a0:	dfc00515 	stw	ra,20(sp)
802183a4:	df000415 	stw	fp,16(sp)
802183a8:	df000404 	addi	fp,sp,16
802183ac:	e13ffd15 	stw	r4,-12(fp)
802183b0:	e17ffe15 	stw	r5,-8(fp)
802183b4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
802183b8:	e0bffd17 	ldw	r2,-12(fp)
802183bc:	10800017 	ldw	r2,0(r2)
802183c0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
802183c4:	e0bffc17 	ldw	r2,-16(fp)
802183c8:	10c00a04 	addi	r3,r2,40
802183cc:	e0bffd17 	ldw	r2,-12(fp)
802183d0:	10800217 	ldw	r2,8(r2)
802183d4:	100f883a 	mov	r7,r2
802183d8:	e1bfff17 	ldw	r6,-4(fp)
802183dc:	e17ffe17 	ldw	r5,-8(fp)
802183e0:	1809883a 	mov	r4,r3
802183e4:	02188b00 	call	802188b0 <altera_avalon_uart_read>
      fd->fd_flags);
}
802183e8:	e037883a 	mov	sp,fp
802183ec:	dfc00117 	ldw	ra,4(sp)
802183f0:	df000017 	ldw	fp,0(sp)
802183f4:	dec00204 	addi	sp,sp,8
802183f8:	f800283a 	ret

802183fc <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
802183fc:	defffa04 	addi	sp,sp,-24
80218400:	dfc00515 	stw	ra,20(sp)
80218404:	df000415 	stw	fp,16(sp)
80218408:	df000404 	addi	fp,sp,16
8021840c:	e13ffd15 	stw	r4,-12(fp)
80218410:	e17ffe15 	stw	r5,-8(fp)
80218414:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80218418:	e0bffd17 	ldw	r2,-12(fp)
8021841c:	10800017 	ldw	r2,0(r2)
80218420:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
80218424:	e0bffc17 	ldw	r2,-16(fp)
80218428:	10c00a04 	addi	r3,r2,40
8021842c:	e0bffd17 	ldw	r2,-12(fp)
80218430:	10800217 	ldw	r2,8(r2)
80218434:	100f883a 	mov	r7,r2
80218438:	e1bfff17 	ldw	r6,-4(fp)
8021843c:	e17ffe17 	ldw	r5,-8(fp)
80218440:	1809883a 	mov	r4,r3
80218444:	0218ac80 	call	80218ac8 <altera_avalon_uart_write>
      fd->fd_flags);
}
80218448:	e037883a 	mov	sp,fp
8021844c:	dfc00117 	ldw	ra,4(sp)
80218450:	df000017 	ldw	fp,0(sp)
80218454:	dec00204 	addi	sp,sp,8
80218458:	f800283a 	ret

8021845c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
8021845c:	defffc04 	addi	sp,sp,-16
80218460:	dfc00315 	stw	ra,12(sp)
80218464:	df000215 	stw	fp,8(sp)
80218468:	df000204 	addi	fp,sp,8
8021846c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80218470:	e0bfff17 	ldw	r2,-4(fp)
80218474:	10800017 	ldw	r2,0(r2)
80218478:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
8021847c:	e0bffe17 	ldw	r2,-8(fp)
80218480:	10c00a04 	addi	r3,r2,40
80218484:	e0bfff17 	ldw	r2,-4(fp)
80218488:	10800217 	ldw	r2,8(r2)
8021848c:	100b883a 	mov	r5,r2
80218490:	1809883a 	mov	r4,r3
80218494:	02188200 	call	80218820 <altera_avalon_uart_close>
}
80218498:	e037883a 	mov	sp,fp
8021849c:	dfc00117 	ldw	ra,4(sp)
802184a0:	df000017 	ldw	fp,0(sp)
802184a4:	dec00204 	addi	sp,sp,8
802184a8:	f800283a 	ret

802184ac <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
802184ac:	defff804 	addi	sp,sp,-32
802184b0:	dfc00715 	stw	ra,28(sp)
802184b4:	df000615 	stw	fp,24(sp)
802184b8:	df000604 	addi	fp,sp,24
802184bc:	e13ffd15 	stw	r4,-12(fp)
802184c0:	e17ffe15 	stw	r5,-8(fp)
802184c4:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
802184c8:	e0bffd17 	ldw	r2,-12(fp)
802184cc:	10800017 	ldw	r2,0(r2)
802184d0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
802184d4:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
802184d8:	1000041e 	bne	r2,zero,802184ec <altera_avalon_uart_init+0x40>
802184dc:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
802184e0:	1000021e 	bne	r2,zero,802184ec <altera_avalon_uart_init+0x40>
802184e4:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
802184e8:	10000226 	beq	r2,zero,802184f4 <altera_avalon_uart_init+0x48>
802184ec:	00800044 	movi	r2,1
802184f0:	00000106 	br	802184f8 <altera_avalon_uart_init+0x4c>
802184f4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
802184f8:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
802184fc:	e0bffc17 	ldw	r2,-16(fp)
80218500:	10000f1e 	bne	r2,zero,80218540 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
80218504:	e0bffd17 	ldw	r2,-12(fp)
80218508:	00c32004 	movi	r3,3200
8021850c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
80218510:	e0bffb17 	ldw	r2,-20(fp)
80218514:	10800304 	addi	r2,r2,12
80218518:	e0fffd17 	ldw	r3,-12(fp)
8021851c:	18c00117 	ldw	r3,4(r3)
80218520:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
80218524:	d8000015 	stw	zero,0(sp)
80218528:	e1fffd17 	ldw	r7,-12(fp)
8021852c:	01a008b4 	movhi	r6,32802
80218530:	31a15604 	addi	r6,r6,-31400
80218534:	e17fff17 	ldw	r5,-4(fp)
80218538:	e13ffe17 	ldw	r4,-8(fp)
8021853c:	021af980 	call	8021af98 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
80218540:	0001883a 	nop
80218544:	e037883a 	mov	sp,fp
80218548:	dfc00117 	ldw	ra,4(sp)
8021854c:	df000017 	ldw	fp,0(sp)
80218550:	dec00204 	addi	sp,sp,8
80218554:	f800283a 	ret

80218558 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
80218558:	defffa04 	addi	sp,sp,-24
8021855c:	dfc00515 	stw	ra,20(sp)
80218560:	df000415 	stw	fp,16(sp)
80218564:	df000404 	addi	fp,sp,16
80218568:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
8021856c:	e0bfff17 	ldw	r2,-4(fp)
80218570:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
80218574:	e0bffc17 	ldw	r2,-16(fp)
80218578:	10800017 	ldw	r2,0(r2)
8021857c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
80218580:	e0bffd17 	ldw	r2,-12(fp)
80218584:	10800204 	addi	r2,r2,8
80218588:	10800037 	ldwio	r2,0(r2)
8021858c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
80218590:	e0bffd17 	ldw	r2,-12(fp)
80218594:	10800204 	addi	r2,r2,8
80218598:	0007883a 	mov	r3,zero
8021859c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
802185a0:	e0bffd17 	ldw	r2,-12(fp)
802185a4:	10800204 	addi	r2,r2,8
802185a8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
802185ac:	e0bffe17 	ldw	r2,-8(fp)
802185b0:	1080200c 	andi	r2,r2,128
802185b4:	10000326 	beq	r2,zero,802185c4 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
802185b8:	e17ffe17 	ldw	r5,-8(fp)
802185bc:	e13ffc17 	ldw	r4,-16(fp)
802185c0:	02185f40 	call	802185f4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
802185c4:	e0bffe17 	ldw	r2,-8(fp)
802185c8:	1081100c 	andi	r2,r2,1088
802185cc:	10000326 	beq	r2,zero,802185dc <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
802185d0:	e17ffe17 	ldw	r5,-8(fp)
802185d4:	e13ffc17 	ldw	r4,-16(fp)
802185d8:	02186d80 	call	802186d8 <altera_avalon_uart_txirq>
  }
  

}
802185dc:	0001883a 	nop
802185e0:	e037883a 	mov	sp,fp
802185e4:	dfc00117 	ldw	ra,4(sp)
802185e8:	df000017 	ldw	fp,0(sp)
802185ec:	dec00204 	addi	sp,sp,8
802185f0:	f800283a 	ret

802185f4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
802185f4:	defffc04 	addi	sp,sp,-16
802185f8:	df000315 	stw	fp,12(sp)
802185fc:	df000304 	addi	fp,sp,12
80218600:	e13ffe15 	stw	r4,-8(fp)
80218604:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
80218608:	e0bfff17 	ldw	r2,-4(fp)
8021860c:	108000cc 	andi	r2,r2,3
80218610:	10002c1e 	bne	r2,zero,802186c4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
80218614:	e0bffe17 	ldw	r2,-8(fp)
80218618:	10800317 	ldw	r2,12(r2)
8021861c:	e0bffe17 	ldw	r2,-8(fp)
80218620:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80218624:	e0bffe17 	ldw	r2,-8(fp)
80218628:	10800317 	ldw	r2,12(r2)
8021862c:	10800044 	addi	r2,r2,1
80218630:	10800fcc 	andi	r2,r2,63
80218634:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
80218638:	e0bffe17 	ldw	r2,-8(fp)
8021863c:	10800317 	ldw	r2,12(r2)
80218640:	e0fffe17 	ldw	r3,-8(fp)
80218644:	18c00017 	ldw	r3,0(r3)
80218648:	18c00037 	ldwio	r3,0(r3)
8021864c:	1809883a 	mov	r4,r3
80218650:	e0fffe17 	ldw	r3,-8(fp)
80218654:	1885883a 	add	r2,r3,r2
80218658:	10800704 	addi	r2,r2,28
8021865c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
80218660:	e0bffe17 	ldw	r2,-8(fp)
80218664:	e0fffd17 	ldw	r3,-12(fp)
80218668:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8021866c:	e0bffe17 	ldw	r2,-8(fp)
80218670:	10800317 	ldw	r2,12(r2)
80218674:	10800044 	addi	r2,r2,1
80218678:	10800fcc 	andi	r2,r2,63
8021867c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
80218680:	e0bffe17 	ldw	r2,-8(fp)
80218684:	10c00217 	ldw	r3,8(r2)
80218688:	e0bffd17 	ldw	r2,-12(fp)
8021868c:	18800e1e 	bne	r3,r2,802186c8 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80218690:	e0bffe17 	ldw	r2,-8(fp)
80218694:	10c00117 	ldw	r3,4(r2)
80218698:	00bfdfc4 	movi	r2,-129
8021869c:	1886703a 	and	r3,r3,r2
802186a0:	e0bffe17 	ldw	r2,-8(fp)
802186a4:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
802186a8:	e0bffe17 	ldw	r2,-8(fp)
802186ac:	10800017 	ldw	r2,0(r2)
802186b0:	10800304 	addi	r2,r2,12
802186b4:	e0fffe17 	ldw	r3,-8(fp)
802186b8:	18c00117 	ldw	r3,4(r3)
802186bc:	10c00035 	stwio	r3,0(r2)
802186c0:	00000106 	br	802186c8 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
802186c4:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
802186c8:	e037883a 	mov	sp,fp
802186cc:	df000017 	ldw	fp,0(sp)
802186d0:	dec00104 	addi	sp,sp,4
802186d4:	f800283a 	ret

802186d8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
802186d8:	defffb04 	addi	sp,sp,-20
802186dc:	df000415 	stw	fp,16(sp)
802186e0:	df000404 	addi	fp,sp,16
802186e4:	e13ffc15 	stw	r4,-16(fp)
802186e8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
802186ec:	e0bffc17 	ldw	r2,-16(fp)
802186f0:	10c00417 	ldw	r3,16(r2)
802186f4:	e0bffc17 	ldw	r2,-16(fp)
802186f8:	10800517 	ldw	r2,20(r2)
802186fc:	18803226 	beq	r3,r2,802187c8 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80218700:	e0bffc17 	ldw	r2,-16(fp)
80218704:	10800617 	ldw	r2,24(r2)
80218708:	1080008c 	andi	r2,r2,2
8021870c:	10000326 	beq	r2,zero,8021871c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80218710:	e0bffd17 	ldw	r2,-12(fp)
80218714:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80218718:	10001d26 	beq	r2,zero,80218790 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
8021871c:	e0bffc17 	ldw	r2,-16(fp)
80218720:	10800417 	ldw	r2,16(r2)
80218724:	e0bffc17 	ldw	r2,-16(fp)
80218728:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
8021872c:	e0bffc17 	ldw	r2,-16(fp)
80218730:	10800017 	ldw	r2,0(r2)
80218734:	10800104 	addi	r2,r2,4
80218738:	e0fffc17 	ldw	r3,-16(fp)
8021873c:	18c00417 	ldw	r3,16(r3)
80218740:	e13ffc17 	ldw	r4,-16(fp)
80218744:	20c7883a 	add	r3,r4,r3
80218748:	18c01704 	addi	r3,r3,92
8021874c:	18c00003 	ldbu	r3,0(r3)
80218750:	18c03fcc 	andi	r3,r3,255
80218754:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
80218758:	e0bffc17 	ldw	r2,-16(fp)
8021875c:	10800417 	ldw	r2,16(r2)
80218760:	10800044 	addi	r2,r2,1
80218764:	e0fffc17 	ldw	r3,-16(fp)
80218768:	18800415 	stw	r2,16(r3)
8021876c:	10c00fcc 	andi	r3,r2,63
80218770:	e0bffc17 	ldw	r2,-16(fp)
80218774:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
80218778:	e0bffc17 	ldw	r2,-16(fp)
8021877c:	10800117 	ldw	r2,4(r2)
80218780:	10c01014 	ori	r3,r2,64
80218784:	e0bffc17 	ldw	r2,-16(fp)
80218788:	10c00115 	stw	r3,4(r2)
8021878c:	00000e06 	br	802187c8 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
80218790:	e0bffc17 	ldw	r2,-16(fp)
80218794:	10800017 	ldw	r2,0(r2)
80218798:	10800204 	addi	r2,r2,8
8021879c:	10800037 	ldwio	r2,0(r2)
802187a0:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
802187a4:	e0bffd17 	ldw	r2,-12(fp)
802187a8:	1082000c 	andi	r2,r2,2048
802187ac:	1000061e 	bne	r2,zero,802187c8 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
802187b0:	e0bffc17 	ldw	r2,-16(fp)
802187b4:	10c00117 	ldw	r3,4(r2)
802187b8:	00bfefc4 	movi	r2,-65
802187bc:	1886703a 	and	r3,r3,r2
802187c0:	e0bffc17 	ldw	r2,-16(fp)
802187c4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
802187c8:	e0bffc17 	ldw	r2,-16(fp)
802187cc:	10c00417 	ldw	r3,16(r2)
802187d0:	e0bffc17 	ldw	r2,-16(fp)
802187d4:	10800517 	ldw	r2,20(r2)
802187d8:	1880061e 	bne	r3,r2,802187f4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
802187dc:	e0bffc17 	ldw	r2,-16(fp)
802187e0:	10c00117 	ldw	r3,4(r2)
802187e4:	00beefc4 	movi	r2,-1089
802187e8:	1886703a 	and	r3,r3,r2
802187ec:	e0bffc17 	ldw	r2,-16(fp)
802187f0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802187f4:	e0bffc17 	ldw	r2,-16(fp)
802187f8:	10800017 	ldw	r2,0(r2)
802187fc:	10800304 	addi	r2,r2,12
80218800:	e0fffc17 	ldw	r3,-16(fp)
80218804:	18c00117 	ldw	r3,4(r3)
80218808:	10c00035 	stwio	r3,0(r2)
}
8021880c:	0001883a 	nop
80218810:	e037883a 	mov	sp,fp
80218814:	df000017 	ldw	fp,0(sp)
80218818:	dec00104 	addi	sp,sp,4
8021881c:	f800283a 	ret

80218820 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
80218820:	defffd04 	addi	sp,sp,-12
80218824:	df000215 	stw	fp,8(sp)
80218828:	df000204 	addi	fp,sp,8
8021882c:	e13ffe15 	stw	r4,-8(fp)
80218830:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80218834:	00000506 	br	8021884c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
80218838:	e0bfff17 	ldw	r2,-4(fp)
8021883c:	1090000c 	andi	r2,r2,16384
80218840:	10000226 	beq	r2,zero,8021884c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
80218844:	00bffd44 	movi	r2,-11
80218848:	00000606 	br	80218864 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8021884c:	e0bffe17 	ldw	r2,-8(fp)
80218850:	10c00417 	ldw	r3,16(r2)
80218854:	e0bffe17 	ldw	r2,-8(fp)
80218858:	10800517 	ldw	r2,20(r2)
8021885c:	18bff61e 	bne	r3,r2,80218838 <__reset+0xfa1f8838>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
80218860:	0005883a 	mov	r2,zero
}
80218864:	e037883a 	mov	sp,fp
80218868:	df000017 	ldw	fp,0(sp)
8021886c:	dec00104 	addi	sp,sp,4
80218870:	f800283a 	ret

80218874 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218874:	defffe04 	addi	sp,sp,-8
80218878:	dfc00115 	stw	ra,4(sp)
8021887c:	df000015 	stw	fp,0(sp)
80218880:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218884:	d0a00c17 	ldw	r2,-32720(gp)
80218888:	10000326 	beq	r2,zero,80218898 <alt_get_errno+0x24>
8021888c:	d0a00c17 	ldw	r2,-32720(gp)
80218890:	103ee83a 	callr	r2
80218894:	00000106 	br	8021889c <alt_get_errno+0x28>
80218898:	d0a02704 	addi	r2,gp,-32612
}
8021889c:	e037883a 	mov	sp,fp
802188a0:	dfc00117 	ldw	ra,4(sp)
802188a4:	df000017 	ldw	fp,0(sp)
802188a8:	dec00204 	addi	sp,sp,8
802188ac:	f800283a 	ret

802188b0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
802188b0:	defff204 	addi	sp,sp,-56
802188b4:	dfc00d15 	stw	ra,52(sp)
802188b8:	df000c15 	stw	fp,48(sp)
802188bc:	df000c04 	addi	fp,sp,48
802188c0:	e13ffc15 	stw	r4,-16(fp)
802188c4:	e17ffd15 	stw	r5,-12(fp)
802188c8:	e1bffe15 	stw	r6,-8(fp)
802188cc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
802188d0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
802188d4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
802188d8:	e0bfff17 	ldw	r2,-4(fp)
802188dc:	1090000c 	andi	r2,r2,16384
802188e0:	1005003a 	cmpeq	r2,r2,zero
802188e4:	10803fcc 	andi	r2,r2,255
802188e8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
802188ec:	00001306 	br	8021893c <altera_avalon_uart_read+0x8c>
    {
      count++;
802188f0:	e0bff517 	ldw	r2,-44(fp)
802188f4:	10800044 	addi	r2,r2,1
802188f8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
802188fc:	e0bffd17 	ldw	r2,-12(fp)
80218900:	10c00044 	addi	r3,r2,1
80218904:	e0fffd15 	stw	r3,-12(fp)
80218908:	e0fffc17 	ldw	r3,-16(fp)
8021890c:	18c00217 	ldw	r3,8(r3)
80218910:	e13ffc17 	ldw	r4,-16(fp)
80218914:	20c7883a 	add	r3,r4,r3
80218918:	18c00704 	addi	r3,r3,28
8021891c:	18c00003 	ldbu	r3,0(r3)
80218920:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
80218924:	e0bffc17 	ldw	r2,-16(fp)
80218928:	10800217 	ldw	r2,8(r2)
8021892c:	10800044 	addi	r2,r2,1
80218930:	10c00fcc 	andi	r3,r2,63
80218934:	e0bffc17 	ldw	r2,-16(fp)
80218938:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8021893c:	e0fff517 	ldw	r3,-44(fp)
80218940:	e0bffe17 	ldw	r2,-8(fp)
80218944:	1880050e 	bge	r3,r2,8021895c <altera_avalon_uart_read+0xac>
80218948:	e0bffc17 	ldw	r2,-16(fp)
8021894c:	10c00217 	ldw	r3,8(r2)
80218950:	e0bffc17 	ldw	r2,-16(fp)
80218954:	10800317 	ldw	r2,12(r2)
80218958:	18bfe51e 	bne	r3,r2,802188f0 <__reset+0xfa1f88f0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
8021895c:	e0bff517 	ldw	r2,-44(fp)
80218960:	1000251e 	bne	r2,zero,802189f8 <altera_avalon_uart_read+0x148>
80218964:	e0bffc17 	ldw	r2,-16(fp)
80218968:	10c00217 	ldw	r3,8(r2)
8021896c:	e0bffc17 	ldw	r2,-16(fp)
80218970:	10800317 	ldw	r2,12(r2)
80218974:	1880201e 	bne	r3,r2,802189f8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
80218978:	e0bff617 	ldw	r2,-40(fp)
8021897c:	1000071e 	bne	r2,zero,8021899c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
80218980:	02188740 	call	80218874 <alt_get_errno>
80218984:	1007883a 	mov	r3,r2
80218988:	008002c4 	movi	r2,11
8021898c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
80218990:	00800044 	movi	r2,1
80218994:	e0bff405 	stb	r2,-48(fp)
        break;
80218998:	00001b06 	br	80218a08 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021899c:	0005303a 	rdctl	r2,status
802189a0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802189a4:	e0fff917 	ldw	r3,-28(fp)
802189a8:	00bfff84 	movi	r2,-2
802189ac:	1884703a 	and	r2,r3,r2
802189b0:	1001703a 	wrctl	status,r2
  
  return context;
802189b4:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
802189b8:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
802189bc:	e0bffc17 	ldw	r2,-16(fp)
802189c0:	10800117 	ldw	r2,4(r2)
802189c4:	10c02014 	ori	r3,r2,128
802189c8:	e0bffc17 	ldw	r2,-16(fp)
802189cc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802189d0:	e0bffc17 	ldw	r2,-16(fp)
802189d4:	10800017 	ldw	r2,0(r2)
802189d8:	10800304 	addi	r2,r2,12
802189dc:	e0fffc17 	ldw	r3,-16(fp)
802189e0:	18c00117 	ldw	r3,4(r3)
802189e4:	10c00035 	stwio	r3,0(r2)
802189e8:	e0bff817 	ldw	r2,-32(fp)
802189ec:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802189f0:	e0bffa17 	ldw	r2,-24(fp)
802189f4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
802189f8:	e0bff517 	ldw	r2,-44(fp)
802189fc:	1000021e 	bne	r2,zero,80218a08 <altera_avalon_uart_read+0x158>
80218a00:	e0bffe17 	ldw	r2,-8(fp)
80218a04:	103fcd1e 	bne	r2,zero,8021893c <__reset+0xfa1f893c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218a08:	0005303a 	rdctl	r2,status
80218a0c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218a10:	e0fffb17 	ldw	r3,-20(fp)
80218a14:	00bfff84 	movi	r2,-2
80218a18:	1884703a 	and	r2,r3,r2
80218a1c:	1001703a 	wrctl	status,r2
  
  return context;
80218a20:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
80218a24:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80218a28:	e0bffc17 	ldw	r2,-16(fp)
80218a2c:	10800117 	ldw	r2,4(r2)
80218a30:	10c02014 	ori	r3,r2,128
80218a34:	e0bffc17 	ldw	r2,-16(fp)
80218a38:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80218a3c:	e0bffc17 	ldw	r2,-16(fp)
80218a40:	10800017 	ldw	r2,0(r2)
80218a44:	10800304 	addi	r2,r2,12
80218a48:	e0fffc17 	ldw	r3,-16(fp)
80218a4c:	18c00117 	ldw	r3,4(r3)
80218a50:	10c00035 	stwio	r3,0(r2)
80218a54:	e0bff817 	ldw	r2,-32(fp)
80218a58:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218a5c:	e0bff717 	ldw	r2,-36(fp)
80218a60:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
80218a64:	e0bff403 	ldbu	r2,-48(fp)
80218a68:	10000226 	beq	r2,zero,80218a74 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
80218a6c:	00bffd44 	movi	r2,-11
80218a70:	00000106 	br	80218a78 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
80218a74:	e0bff517 	ldw	r2,-44(fp)
  }
}
80218a78:	e037883a 	mov	sp,fp
80218a7c:	dfc00117 	ldw	ra,4(sp)
80218a80:	df000017 	ldw	fp,0(sp)
80218a84:	dec00204 	addi	sp,sp,8
80218a88:	f800283a 	ret

80218a8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218a8c:	defffe04 	addi	sp,sp,-8
80218a90:	dfc00115 	stw	ra,4(sp)
80218a94:	df000015 	stw	fp,0(sp)
80218a98:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218a9c:	d0a00c17 	ldw	r2,-32720(gp)
80218aa0:	10000326 	beq	r2,zero,80218ab0 <alt_get_errno+0x24>
80218aa4:	d0a00c17 	ldw	r2,-32720(gp)
80218aa8:	103ee83a 	callr	r2
80218aac:	00000106 	br	80218ab4 <alt_get_errno+0x28>
80218ab0:	d0a02704 	addi	r2,gp,-32612
}
80218ab4:	e037883a 	mov	sp,fp
80218ab8:	dfc00117 	ldw	ra,4(sp)
80218abc:	df000017 	ldw	fp,0(sp)
80218ac0:	dec00204 	addi	sp,sp,8
80218ac4:	f800283a 	ret

80218ac8 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
80218ac8:	defff204 	addi	sp,sp,-56
80218acc:	dfc00d15 	stw	ra,52(sp)
80218ad0:	df000c15 	stw	fp,48(sp)
80218ad4:	df000c04 	addi	fp,sp,48
80218ad8:	e13ffc15 	stw	r4,-16(fp)
80218adc:	e17ffd15 	stw	r5,-12(fp)
80218ae0:	e1bffe15 	stw	r6,-8(fp)
80218ae4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
80218ae8:	e0bffe17 	ldw	r2,-8(fp)
80218aec:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
80218af0:	e0bfff17 	ldw	r2,-4(fp)
80218af4:	1090000c 	andi	r2,r2,16384
80218af8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80218afc:	00003c06 	br	80218bf0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80218b00:	e0bffc17 	ldw	r2,-16(fp)
80218b04:	10800517 	ldw	r2,20(r2)
80218b08:	10800044 	addi	r2,r2,1
80218b0c:	10800fcc 	andi	r2,r2,63
80218b10:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
80218b14:	e0bffc17 	ldw	r2,-16(fp)
80218b18:	10c00417 	ldw	r3,16(r2)
80218b1c:	e0bff717 	ldw	r2,-36(fp)
80218b20:	1880221e 	bne	r3,r2,80218bac <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
80218b24:	e0bff517 	ldw	r2,-44(fp)
80218b28:	10000526 	beq	r2,zero,80218b40 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
80218b2c:	0218a8c0 	call	80218a8c <alt_get_errno>
80218b30:	1007883a 	mov	r3,r2
80218b34:	008002c4 	movi	r2,11
80218b38:	18800015 	stw	r2,0(r3)
        break;
80218b3c:	00002e06 	br	80218bf8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218b40:	0005303a 	rdctl	r2,status
80218b44:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218b48:	e0fff917 	ldw	r3,-28(fp)
80218b4c:	00bfff84 	movi	r2,-2
80218b50:	1884703a 	and	r2,r3,r2
80218b54:	1001703a 	wrctl	status,r2
  
  return context;
80218b58:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
80218b5c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80218b60:	e0bffc17 	ldw	r2,-16(fp)
80218b64:	10800117 	ldw	r2,4(r2)
80218b68:	10c11014 	ori	r3,r2,1088
80218b6c:	e0bffc17 	ldw	r2,-16(fp)
80218b70:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80218b74:	e0bffc17 	ldw	r2,-16(fp)
80218b78:	10800017 	ldw	r2,0(r2)
80218b7c:	10800304 	addi	r2,r2,12
80218b80:	e0fffc17 	ldw	r3,-16(fp)
80218b84:	18c00117 	ldw	r3,4(r3)
80218b88:	10c00035 	stwio	r3,0(r2)
80218b8c:	e0bff817 	ldw	r2,-32(fp)
80218b90:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218b94:	e0bff617 	ldw	r2,-40(fp)
80218b98:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
80218b9c:	e0bffc17 	ldw	r2,-16(fp)
80218ba0:	10c00417 	ldw	r3,16(r2)
80218ba4:	e0bff717 	ldw	r2,-36(fp)
80218ba8:	18bffc26 	beq	r3,r2,80218b9c <__reset+0xfa1f8b9c>
      }
    }

    count--;
80218bac:	e0bff417 	ldw	r2,-48(fp)
80218bb0:	10bfffc4 	addi	r2,r2,-1
80218bb4:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
80218bb8:	e0bffc17 	ldw	r2,-16(fp)
80218bbc:	10c00517 	ldw	r3,20(r2)
80218bc0:	e0bffd17 	ldw	r2,-12(fp)
80218bc4:	11000044 	addi	r4,r2,1
80218bc8:	e13ffd15 	stw	r4,-12(fp)
80218bcc:	10800003 	ldbu	r2,0(r2)
80218bd0:	1009883a 	mov	r4,r2
80218bd4:	e0bffc17 	ldw	r2,-16(fp)
80218bd8:	10c5883a 	add	r2,r2,r3
80218bdc:	10801704 	addi	r2,r2,92
80218be0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
80218be4:	e0bffc17 	ldw	r2,-16(fp)
80218be8:	e0fff717 	ldw	r3,-36(fp)
80218bec:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80218bf0:	e0bff417 	ldw	r2,-48(fp)
80218bf4:	103fc21e 	bne	r2,zero,80218b00 <__reset+0xfa1f8b00>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218bf8:	0005303a 	rdctl	r2,status
80218bfc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218c00:	e0fffb17 	ldw	r3,-20(fp)
80218c04:	00bfff84 	movi	r2,-2
80218c08:	1884703a 	and	r2,r3,r2
80218c0c:	1001703a 	wrctl	status,r2
  
  return context;
80218c10:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
80218c14:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80218c18:	e0bffc17 	ldw	r2,-16(fp)
80218c1c:	10800117 	ldw	r2,4(r2)
80218c20:	10c11014 	ori	r3,r2,1088
80218c24:	e0bffc17 	ldw	r2,-16(fp)
80218c28:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80218c2c:	e0bffc17 	ldw	r2,-16(fp)
80218c30:	10800017 	ldw	r2,0(r2)
80218c34:	10800304 	addi	r2,r2,12
80218c38:	e0fffc17 	ldw	r3,-16(fp)
80218c3c:	18c00117 	ldw	r3,4(r3)
80218c40:	10c00035 	stwio	r3,0(r2)
80218c44:	e0bff817 	ldw	r2,-32(fp)
80218c48:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218c4c:	e0bffa17 	ldw	r2,-24(fp)
80218c50:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
80218c54:	e0fffe17 	ldw	r3,-8(fp)
80218c58:	e0bff417 	ldw	r2,-48(fp)
80218c5c:	1885c83a 	sub	r2,r3,r2
}
80218c60:	e037883a 	mov	sp,fp
80218c64:	dfc00117 	ldw	ra,4(sp)
80218c68:	df000017 	ldw	fp,0(sp)
80218c6c:	dec00204 	addi	sp,sp,8
80218c70:	f800283a 	ret

80218c74 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218c74:	defffe04 	addi	sp,sp,-8
80218c78:	dfc00115 	stw	ra,4(sp)
80218c7c:	df000015 	stw	fp,0(sp)
80218c80:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218c84:	d0a00c17 	ldw	r2,-32720(gp)
80218c88:	10000326 	beq	r2,zero,80218c98 <alt_get_errno+0x24>
80218c8c:	d0a00c17 	ldw	r2,-32720(gp)
80218c90:	103ee83a 	callr	r2
80218c94:	00000106 	br	80218c9c <alt_get_errno+0x28>
80218c98:	d0a02704 	addi	r2,gp,-32612
}
80218c9c:	e037883a 	mov	sp,fp
80218ca0:	dfc00117 	ldw	ra,4(sp)
80218ca4:	df000017 	ldw	fp,0(sp)
80218ca8:	dec00204 	addi	sp,sp,8
80218cac:	f800283a 	ret

80218cb0 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_standard_descriptor *descriptor)
{
80218cb0:	defffc04 	addi	sp,sp,-16
80218cb4:	df000315 	stw	fp,12(sp)
80218cb8:	df000304 	addi	fp,sp,12
80218cbc:	e13ffd15 	stw	r4,-12(fp)
80218cc0:	e17ffe15 	stw	r5,-8(fp)
80218cc4:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80218cc8:	e0bffd17 	ldw	r2,-12(fp)
80218ccc:	10800037 	ldwio	r2,0(r2)
80218cd0:	1080010c 	andi	r2,r2,4
80218cd4:	10000226 	beq	r2,zero,80218ce0 <alt_msgdma_write_standard_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
        is non-blocking*/
        return -ENOSPC;
80218cd8:	00bff904 	movi	r2,-28
80218cdc:	00001506 	br	80218d34 <alt_msgdma_write_standard_descriptor+0x84>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
80218ce0:	e0bfff17 	ldw	r2,-4(fp)
80218ce4:	10800017 	ldw	r2,0(r2)
80218ce8:	1007883a 	mov	r3,r2
80218cec:	e0bffe17 	ldw	r2,-8(fp)
80218cf0:	10c00035 	stwio	r3,0(r2)
        (alt_u32)descriptor->read_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
80218cf4:	e0bffe17 	ldw	r2,-8(fp)
80218cf8:	10800104 	addi	r2,r2,4
80218cfc:	e0ffff17 	ldw	r3,-4(fp)
80218d00:	18c00117 	ldw	r3,4(r3)
80218d04:	10c00035 	stwio	r3,0(r2)
    (    alt_u32)descriptor->write_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
80218d08:	e0bffe17 	ldw	r2,-8(fp)
80218d0c:	10800204 	addi	r2,r2,8
80218d10:	e0ffff17 	ldw	r3,-4(fp)
80218d14:	18c00217 	ldw	r3,8(r3)
80218d18:	10c00035 	stwio	r3,0(r2)
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
80218d1c:	e0bffe17 	ldw	r2,-8(fp)
80218d20:	10800304 	addi	r2,r2,12
80218d24:	e0ffff17 	ldw	r3,-4(fp)
80218d28:	18c00317 	ldw	r3,12(r3)
80218d2c:	10c00035 	stwio	r3,0(r2)
        descriptor->control);
        return 0;
80218d30:	0005883a 	mov	r2,zero
}
80218d34:	e037883a 	mov	sp,fp
80218d38:	df000017 	ldw	fp,0(sp)
80218d3c:	dec00104 	addi	sp,sp,4
80218d40:	f800283a 	ret

80218d44 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_extended_descriptor *descriptor)
{
80218d44:	defffc04 	addi	sp,sp,-16
80218d48:	df000315 	stw	fp,12(sp)
80218d4c:	df000304 	addi	fp,sp,12
80218d50:	e13ffd15 	stw	r4,-12(fp)
80218d54:	e17ffe15 	stw	r5,-8(fp)
80218d58:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80218d5c:	e0bffd17 	ldw	r2,-12(fp)
80218d60:	10800037 	ldwio	r2,0(r2)
80218d64:	1080010c 	andi	r2,r2,4
80218d68:	10000226 	beq	r2,zero,80218d74 <alt_msgdma_write_extended_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
    is non-blocking*/
        return -ENOSPC;
80218d6c:	00bff904 	movi	r2,-28
80218d70:	00003b06 	br	80218e60 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
80218d74:	e0bfff17 	ldw	r2,-4(fp)
80218d78:	10800017 	ldw	r2,0(r2)
80218d7c:	1007883a 	mov	r3,r2
80218d80:	e0bffe17 	ldw	r2,-8(fp)
80218d84:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
80218d88:	e0bffe17 	ldw	r2,-8(fp)
80218d8c:	10800104 	addi	r2,r2,4
80218d90:	e0ffff17 	ldw	r3,-4(fp)
80218d94:	18c00117 	ldw	r3,4(r3)
80218d98:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
80218d9c:	e0bffe17 	ldw	r2,-8(fp)
80218da0:	10800204 	addi	r2,r2,8
80218da4:	e0ffff17 	ldw	r3,-4(fp)
80218da8:	18c00217 	ldw	r3,8(r3)
80218dac:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
80218db0:	e0bffe17 	ldw	r2,-8(fp)
80218db4:	10800304 	addi	r2,r2,12
80218db8:	e0ffff17 	ldw	r3,-4(fp)
80218dbc:	18c0030b 	ldhu	r3,12(r3)
80218dc0:	18ffffcc 	andi	r3,r3,65535
80218dc4:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
80218dc8:	e0bffe17 	ldw	r2,-8(fp)
80218dcc:	10800384 	addi	r2,r2,14
80218dd0:	e0ffff17 	ldw	r3,-4(fp)
80218dd4:	18c00383 	ldbu	r3,14(r3)
80218dd8:	18c03fcc 	andi	r3,r3,255
80218ddc:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
80218de0:	e0bffe17 	ldw	r2,-8(fp)
80218de4:	108003c4 	addi	r2,r2,15
80218de8:	e0ffff17 	ldw	r3,-4(fp)
80218dec:	18c003c3 	ldbu	r3,15(r3)
80218df0:	18c03fcc 	andi	r3,r3,255
80218df4:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
80218df8:	e0bffe17 	ldw	r2,-8(fp)
80218dfc:	10800404 	addi	r2,r2,16
80218e00:	e0ffff17 	ldw	r3,-4(fp)
80218e04:	18c0040b 	ldhu	r3,16(r3)
80218e08:	18ffffcc 	andi	r3,r3,65535
80218e0c:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
80218e10:	e0bffe17 	ldw	r2,-8(fp)
80218e14:	10800484 	addi	r2,r2,18
80218e18:	e0ffff17 	ldw	r3,-4(fp)
80218e1c:	18c0048b 	ldhu	r3,18(r3)
80218e20:	18ffffcc 	andi	r3,r3,65535
80218e24:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
80218e28:	e0bffe17 	ldw	r2,-8(fp)
80218e2c:	10800504 	addi	r2,r2,20
80218e30:	0007883a 	mov	r3,zero
80218e34:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
80218e38:	e0bffe17 	ldw	r2,-8(fp)
80218e3c:	10800604 	addi	r2,r2,24
80218e40:	0007883a 	mov	r3,zero
80218e44:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
80218e48:	e0bffe17 	ldw	r2,-8(fp)
80218e4c:	10800704 	addi	r2,r2,28
80218e50:	e0ffff17 	ldw	r3,-4(fp)
80218e54:	18c00717 	ldw	r3,28(r3)
80218e58:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->control);
    return 0;
80218e5c:	0005883a 	mov	r2,zero
}
80218e60:	e037883a 	mov	sp,fp
80218e64:	df000017 	ldw	fp,0(sp)
80218e68:	dec00104 	addi	sp,sp,4
80218e6c:	f800283a 	ret

80218e70 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
80218e70:	defff804 	addi	sp,sp,-32
80218e74:	dfc00715 	stw	ra,28(sp)
80218e78:	df000615 	stw	fp,24(sp)
80218e7c:	df000604 	addi	fp,sp,24
80218e80:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
80218e84:	e0bfff17 	ldw	r2,-4(fp)
80218e88:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
80218e8c:	e0bffa17 	ldw	r2,-24(fp)
80218e90:	10801783 	ldbu	r2,94(r2)
80218e94:	10803fcc 	andi	r2,r2,255
80218e98:	10001126 	beq	r2,zero,80218ee0 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80218e9c:	e0bffa17 	ldw	r2,-24(fp)
80218ea0:	10800617 	ldw	r2,24(r2)
80218ea4:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80218ea8:	1007883a 	mov	r3,r2
80218eac:	00bffdc4 	movi	r2,-9
80218eb0:	1884703a 	and	r2,r3,r2
80218eb4:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                & ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80218eb8:	e0bffa17 	ldw	r2,-24(fp)
80218ebc:	10800617 	ldw	r2,24(r2)
80218ec0:	e0fffb17 	ldw	r3,-20(fp)
80218ec4:	10c00035 	stwio	r3,0(r2)
                temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
80218ec8:	e0bffa17 	ldw	r2,-24(fp)
80218ecc:	10800617 	ldw	r2,24(r2)
80218ed0:	10800404 	addi	r2,r2,16
80218ed4:	00c00044 	movi	r3,1
80218ed8:	10c00035 	stwio	r3,0(r2)
80218edc:	00001106 	br	80218f24 <alt_msgdma_irq+0xb4>
                ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80218ee0:	e0bffa17 	ldw	r2,-24(fp)
80218ee4:	10800317 	ldw	r2,12(r2)
80218ee8:	10800104 	addi	r2,r2,4
80218eec:	10800037 	ldwio	r2,0(r2)
80218ef0:	1007883a 	mov	r3,r2
80218ef4:	00bffbc4 	movi	r2,-17
80218ef8:	1884703a 	and	r2,r3,r2
80218efc:	e0bffb15 	stw	r2,-20(fp)
                & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80218f00:	e0bffa17 	ldw	r2,-24(fp)
80218f04:	10800317 	ldw	r2,12(r2)
80218f08:	10800104 	addi	r2,r2,4
80218f0c:	e0fffb17 	ldw	r3,-20(fp)
80218f10:	10c00035 	stwio	r3,0(r2)
        /* clear the IRQ status */
        IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80218f14:	e0bffa17 	ldw	r2,-24(fp)
80218f18:	10800317 	ldw	r2,12(r2)
80218f1c:	00c08004 	movi	r3,512
80218f20:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
80218f24:	e0bffa17 	ldw	r2,-24(fp)
80218f28:	10800b17 	ldw	r2,44(r2)
80218f2c:	10001226 	beq	r2,zero,80218f78 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218f30:	0005303a 	rdctl	r2,status
80218f34:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218f38:	e0fffd17 	ldw	r3,-12(fp)
80218f3c:	00bfff84 	movi	r2,-2
80218f40:	1884703a 	and	r2,r3,r2
80218f44:	1001703a 	wrctl	status,r2
  
  return context;
80218f48:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
80218f4c:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
80218f50:	e0bffa17 	ldw	r2,-24(fp)
80218f54:	10800b17 	ldw	r2,44(r2)
80218f58:	e0fffa17 	ldw	r3,-24(fp)
80218f5c:	18c00c17 	ldw	r3,48(r3)
80218f60:	1809883a 	mov	r4,r3
80218f64:	103ee83a 	callr	r2
80218f68:	e0bffc17 	ldw	r2,-16(fp)
80218f6c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218f70:	e0bffe17 	ldw	r2,-8(fp)
80218f74:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
80218f78:	e0bffa17 	ldw	r2,-24(fp)
80218f7c:	10801783 	ldbu	r2,94(r2)
80218f80:	10803fcc 	andi	r2,r2,255
80218f84:	10000a26 	beq	r2,zero,80218fb0 <alt_msgdma_irq+0x140>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80218f88:	e0bffa17 	ldw	r2,-24(fp)
80218f8c:	10800617 	ldw	r2,24(r2)
80218f90:	10800037 	ldwio	r2,0(r2)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80218f94:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80218f98:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80218f9c:	e0bffa17 	ldw	r2,-24(fp)
80218fa0:	10800617 	ldw	r2,24(r2)
80218fa4:	e0fffb17 	ldw	r3,-20(fp)
80218fa8:	10c00035 	stwio	r3,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
80218fac:	00000c06 	br	80218fe0 <alt_msgdma_irq+0x170>
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80218fb0:	e0bffa17 	ldw	r2,-24(fp)
80218fb4:	10800317 	ldw	r2,12(r2)
80218fb8:	10800104 	addi	r2,r2,4
80218fbc:	10800037 	ldwio	r2,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
80218fc0:	10800414 	ori	r2,r2,16
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80218fc4:	e0bffb15 	stw	r2,-20(fp)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80218fc8:	e0bffa17 	ldw	r2,-24(fp)
80218fcc:	10800317 	ldw	r2,12(r2)
80218fd0:	10800104 	addi	r2,r2,4
80218fd4:	e0fffb17 	ldw	r3,-20(fp)
80218fd8:	10c00035 	stwio	r3,0(r2)
    }

    return;
80218fdc:	0001883a 	nop
}
80218fe0:	e037883a 	mov	sp,fp
80218fe4:	dfc00117 	ldw	ra,4(sp)
80218fe8:	df000017 	ldw	fp,0(sp)
80218fec:	dec00204 	addi	sp,sp,8
80218ff0:	f800283a 	ret

80218ff4 <alt_msgdma_construct_standard_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80218ff4:	defffb04 	addi	sp,sp,-20
80218ff8:	df000415 	stw	fp,16(sp)
80218ffc:	df000404 	addi	fp,sp,16
80219000:	e13ffc15 	stw	r4,-16(fp)
80219004:	e17ffd15 	stw	r5,-12(fp)
80219008:	e1bffe15 	stw	r6,-8(fp)
8021900c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80219010:	e0bffc17 	ldw	r2,-16(fp)
80219014:	10c01217 	ldw	r3,72(r2)
80219018:	e0800117 	ldw	r2,4(fp)
8021901c:	18800436 	bltu	r3,r2,80219030 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80219020:	e0bffc17 	ldw	r2,-16(fp)
80219024:	10801703 	ldbu	r2,92(r2)
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
80219028:	10803fcc 	andi	r2,r2,255
8021902c:	10000226 	beq	r2,zero,80219038 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80219030:	00bffa84 	movi	r2,-22
80219034:	00000e06 	br	80219070 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
80219038:	e0bffd17 	ldw	r2,-12(fp)
8021903c:	e0fffe17 	ldw	r3,-8(fp)
80219040:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80219044:	e0bffd17 	ldw	r2,-12(fp)
80219048:	e0ffff17 	ldw	r3,-4(fp)
8021904c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219050:	e0bffd17 	ldw	r2,-12(fp)
80219054:	e0c00117 	ldw	r3,4(fp)
80219058:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8021905c:	e0800217 	ldw	r2,8(fp)
80219060:	10e00034 	orhi	r3,r2,32768
80219064:	e0bffd17 	ldw	r2,-12(fp)
80219068:	10c00315 	stw	r3,12(r2)
    
    return 0;
8021906c:	0005883a 	mov	r2,zero
}
80219070:	e037883a 	mov	sp,fp
80219074:	df000017 	ldw	fp,0(sp)
80219078:	dec00104 	addi	sp,sp,4
8021907c:	f800283a 	ret

80219080 <alt_msgdma_construct_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219080:	defff604 	addi	sp,sp,-40
80219084:	df000915 	stw	fp,36(sp)
80219088:	df000904 	addi	fp,sp,36
8021908c:	e13ff715 	stw	r4,-36(fp)
80219090:	e17ff815 	stw	r5,-32(fp)
80219094:	e1bff915 	stw	r6,-28(fp)
80219098:	e1fffa15 	stw	r7,-24(fp)
8021909c:	e1800317 	ldw	r6,12(fp)
802190a0:	e1400417 	ldw	r5,16(fp)
802190a4:	e1000517 	ldw	r4,20(fp)
802190a8:	e0c00617 	ldw	r3,24(fp)
802190ac:	e0800717 	ldw	r2,28(fp)
802190b0:	e1bffb0d 	sth	r6,-20(fp)
802190b4:	e17ffc05 	stb	r5,-16(fp)
802190b8:	e13ffd05 	stb	r4,-12(fp)
802190bc:	e0fffe0d 	sth	r3,-8(fp)
802190c0:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
802190c4:	e0bff717 	ldw	r2,-36(fp)
802190c8:	10c01217 	ldw	r3,72(r2)
802190cc:	e0800117 	ldw	r2,4(fp)
802190d0:	18801936 	bltu	r3,r2,80219138 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
802190d4:	e13ff717 	ldw	r4,-36(fp)
802190d8:	20801317 	ldw	r2,76(r4)
802190dc:	20c01417 	ldw	r3,80(r4)
802190e0:	e13ffe0b 	ldhu	r4,-8(fp)
802190e4:	213fffcc 	andi	r4,r4,65535
802190e8:	2015883a 	mov	r10,r4
802190ec:	0017883a 	mov	r11,zero
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
802190f0:	1ac01136 	bltu	r3,r11,80219138 <alt_msgdma_construct_extended_descriptor+0xb8>
802190f4:	58c0011e 	bne	r11,r3,802190fc <alt_msgdma_construct_extended_descriptor+0x7c>
802190f8:	12800f36 	bltu	r2,r10,80219138 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
802190fc:	e13ff717 	ldw	r4,-36(fp)
80219100:	20801317 	ldw	r2,76(r4)
80219104:	20c01417 	ldw	r3,80(r4)
80219108:	e13fff0b 	ldhu	r4,-4(fp)
8021910c:	213fffcc 	andi	r4,r4,65535
80219110:	2011883a 	mov	r8,r4
80219114:	0013883a 	mov	r9,zero
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80219118:	1a400736 	bltu	r3,r9,80219138 <alt_msgdma_construct_extended_descriptor+0xb8>
8021911c:	48c0011e 	bne	r9,r3,80219124 <alt_msgdma_construct_extended_descriptor+0xa4>
80219120:	12000536 	bltu	r2,r8,80219138 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80219124:	e0bff717 	ldw	r2,-36(fp)
80219128:	10801703 	ldbu	r2,92(r2)
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8021912c:	10803fcc 	andi	r2,r2,255
80219130:	10800060 	cmpeqi	r2,r2,1
80219134:	1000021e 	bne	r2,zero,80219140 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80219138:	00bffa84 	movi	r2,-22
8021913c:	00002106 	br	802191c4 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
80219140:	e0bff817 	ldw	r2,-32(fp)
80219144:	e0fff917 	ldw	r3,-28(fp)
80219148:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
8021914c:	e0bff817 	ldw	r2,-32(fp)
80219150:	e0fffa17 	ldw	r3,-24(fp)
80219154:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219158:	e0bff817 	ldw	r2,-32(fp)
8021915c:	e0c00117 	ldw	r3,4(fp)
80219160:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80219164:	e0bff817 	ldw	r2,-32(fp)
80219168:	e0fffb0b 	ldhu	r3,-20(fp)
8021916c:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
80219170:	e0bff817 	ldw	r2,-32(fp)
80219174:	e0fffc03 	ldbu	r3,-16(fp)
80219178:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
8021917c:	e0bff817 	ldw	r2,-32(fp)
80219180:	e0fffd03 	ldbu	r3,-12(fp)
80219184:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
80219188:	e0bff817 	ldw	r2,-32(fp)
8021918c:	e0fffe0b 	ldhu	r3,-8(fp)
80219190:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
80219194:	e0bff817 	ldw	r2,-32(fp)
80219198:	e0ffff0b 	ldhu	r3,-4(fp)
8021919c:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
802191a0:	e0bff817 	ldw	r2,-32(fp)
802191a4:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
802191a8:	e0bff817 	ldw	r2,-32(fp)
802191ac:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
802191b0:	e0800217 	ldw	r2,8(fp)
802191b4:	10e00034 	orhi	r3,r2,32768
802191b8:	e0bff817 	ldw	r2,-32(fp)
802191bc:	10c00715 	stw	r3,28(r2)

  return 0 ;
802191c0:	0005883a 	mov	r2,zero

}
802191c4:	e037883a 	mov	sp,fp
802191c8:	df000017 	ldw	fp,0(sp)
802191cc:	dec00104 	addi	sp,sp,4
802191d0:	f800283a 	ret

802191d4 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
802191d4:	defff004 	addi	sp,sp,-64
802191d8:	dfc00f15 	stw	ra,60(sp)
802191dc:	df000e15 	stw	fp,56(sp)
802191e0:	df000e04 	addi	fp,sp,56
802191e4:	e13ffd15 	stw	r4,-12(fp)
802191e8:	e17ffe15 	stw	r5,-8(fp)
802191ec:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
802191f0:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
802191f4:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
802191f8:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802191fc:	e0bffd17 	ldw	r2,-12(fp)
80219200:	10800317 	ldw	r2,12(r2)
80219204:	10800204 	addi	r2,r2,8
80219208:	10800037 	ldwio	r2,0(r2)
    alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8021920c:	10bfffcc 	andi	r2,r2,65535
80219210:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80219214:	e0bffd17 	ldw	r2,-12(fp)
80219218:	10800317 	ldw	r2,12(r2)
8021921c:	10800204 	addi	r2,r2,8
80219220:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80219224:	1004d43a 	srli	r2,r2,16
80219228:	e0bff615 	stw	r2,-40(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8021922c:	e0bffd17 	ldw	r2,-12(fp)
80219230:	10800917 	ldw	r2,36(r2)
80219234:	e0fff617 	ldw	r3,-40(fp)
80219238:	1880042e 	bgeu	r3,r2,8021924c <alt_msgdma_descriptor_async_transfer+0x78>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
8021923c:	e0bffd17 	ldw	r2,-12(fp)
80219240:	10800917 	ldw	r2,36(r2)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80219244:	e0fff517 	ldw	r3,-44(fp)
80219248:	18800236 	bltu	r3,r2,80219254 <alt_msgdma_descriptor_async_transfer+0x80>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    {
        /*at least one write or read FIFO descriptor buffer is full,
        returning so that this function is non-blocking*/
        return -ENOSPC;
8021924c:	00bff904 	movi	r2,-28
80219250:	00008f06 	br	80219490 <alt_msgdma_descriptor_async_transfer+0x2bc>
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80219254:	00800804 	movi	r2,32
80219258:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021925c:	0005303a 	rdctl	r2,status
80219260:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219264:	e0fff717 	ldw	r3,-36(fp)
80219268:	00bfff84 	movi	r2,-2
8021926c:	1884703a 	and	r2,r3,r2
80219270:	1001703a 	wrctl	status,r2
  
  return context;
80219274:	e0bff717 	ldw	r2,-36(fp)
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80219278:	e0bff415 	stw	r2,-48(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8021927c:	e0bffd17 	ldw	r2,-12(fp)
80219280:	10800317 	ldw	r2,12(r2)
80219284:	10800104 	addi	r2,r2,4
80219288:	e0fff317 	ldw	r3,-52(fp)
8021928c:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80219290:	e0bffd17 	ldw	r2,-12(fp)
80219294:	10800317 	ldw	r2,12(r2)
80219298:	e0fffd17 	ldw	r3,-12(fp)
8021929c:	18c00317 	ldw	r3,12(r3)
802192a0:	18c00037 	ldwio	r3,0(r3)
802192a4:	10c00035 	stwio	r3,0(r2)
802192a8:	e0bff417 	ldw	r2,-48(fp)
802192ac:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802192b0:	e0bffc17 	ldw	r2,-16(fp)
802192b4:	1001703a 	wrctl	status,r2
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
802192b8:	e0bffe17 	ldw	r2,-8(fp)
802192bc:	10001a26 	beq	r2,zero,80219328 <alt_msgdma_descriptor_async_transfer+0x154>
802192c0:	e0bfff17 	ldw	r2,-4(fp)
802192c4:	1000181e 	bne	r2,zero,80219328 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802192c8:	00000d06 	br	80219300 <alt_msgdma_descriptor_async_transfer+0x12c>
        dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
802192cc:	01000044 	movi	r4,1
802192d0:	02169f80 	call	802169f8 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802192d4:	e0bff20b 	ldhu	r2,-56(fp)
802192d8:	1084e230 	cmpltui	r2,r2,5000
802192dc:	1000051e 	bne	r2,zero,802192f4 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
802192e0:	012008b4 	movhi	r4,32802
802192e4:	2136e804 	addi	r4,r4,-9312
802192e8:	021b5cc0 	call	8021b5cc <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
802192ec:	00bff084 	movi	r2,-62
802192f0:	00006706 	br	80219490 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
802192f4:	e0bff20b 	ldhu	r2,-56(fp)
802192f8:	10800044 	addi	r2,r2,1
802192fc:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80219300:	e0bffd17 	ldw	r2,-12(fp)
80219304:	10c00317 	ldw	r3,12(r2)
80219308:	e0bffd17 	ldw	r2,-12(fp)
8021930c:	10800417 	ldw	r2,16(r2)
80219310:	e1bffe17 	ldw	r6,-8(fp)
80219314:	100b883a 	mov	r5,r2
80219318:	1809883a 	mov	r4,r3
8021931c:	0218cb00 	call	80218cb0 <alt_msgdma_write_standard_descriptor>
80219320:	103fea1e 	bne	r2,zero,802192cc <__reset+0xfa1f92cc>
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
80219324:	00001f06 	br	802193a4 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80219328:	e0bffe17 	ldw	r2,-8(fp)
8021932c:	10001b1e 	bne	r2,zero,8021939c <alt_msgdma_descriptor_async_transfer+0x1c8>
80219330:	e0bfff17 	ldw	r2,-4(fp)
80219334:	10001926 	beq	r2,zero,8021939c <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
80219338:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8021933c:	00000d06 	br	80219374 <alt_msgdma_descriptor_async_transfer+0x1a0>
        dev->csr_base, 
        dev->descriptor_base, 
        extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80219340:	01000044 	movi	r4,1
80219344:	02169f80 	call	802169f8 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80219348:	e0bff20b 	ldhu	r2,-56(fp)
8021934c:	1084e230 	cmpltui	r2,r2,5000
80219350:	1000051e 	bne	r2,zero,80219368 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
80219354:	012008b4 	movhi	r4,32802
80219358:	2136fe04 	addi	r4,r4,-9224
8021935c:	021b5cc0 	call	8021b5cc <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80219360:	00bff084 	movi	r2,-62
80219364:	00004a06 	br	80219490 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
80219368:	e0bff20b 	ldhu	r2,-56(fp)
8021936c:	10800044 	addi	r2,r2,1
80219370:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80219374:	e0bffd17 	ldw	r2,-12(fp)
80219378:	10c00317 	ldw	r3,12(r2)
8021937c:	e0bffd17 	ldw	r2,-12(fp)
80219380:	10800417 	ldw	r2,16(r2)
80219384:	e1bfff17 	ldw	r6,-4(fp)
80219388:	100b883a 	mov	r5,r2
8021938c:	1809883a 	mov	r4,r3
80219390:	0218d440 	call	80218d44 <alt_msgdma_write_extended_descriptor>
80219394:	103fea1e 	bne	r2,zero,80219340 <__reset+0xfa1f9340>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80219398:	00000206 	br	802193a4 <alt_msgdma_descriptor_async_transfer+0x1d0>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8021939c:	00bfffc4 	movi	r2,-1
802193a0:	00003b06 	br	80219490 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
802193a4:	e0bffd17 	ldw	r2,-12(fp)
802193a8:	10800b17 	ldw	r2,44(r2)
802193ac:	10001c26 	beq	r2,zero,80219420 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
802193b0:	e0bffd17 	ldw	r2,-12(fp)
802193b4:	10c00d17 	ldw	r3,52(r2)
802193b8:	e0bff317 	ldw	r2,-52(fp)
802193bc:	1884b03a 	or	r2,r3,r2
802193c0:	10800514 	ori	r2,r2,20
802193c4:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
802193c8:	e0fff317 	ldw	r3,-52(fp)
802193cc:	00bff7c4 	movi	r2,-33
802193d0:	1884703a 	and	r2,r3,r2
802193d4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802193d8:	0005303a 	rdctl	r2,status
802193dc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802193e0:	e0fffa17 	ldw	r3,-24(fp)
802193e4:	00bfff84 	movi	r2,-2
802193e8:	1884703a 	and	r2,r3,r2
802193ec:	1001703a 	wrctl	status,r2
  
  return context;
802193f0:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
802193f4:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802193f8:	e0bffd17 	ldw	r2,-12(fp)
802193fc:	10800317 	ldw	r2,12(r2)
80219400:	10800104 	addi	r2,r2,4
80219404:	e0fff317 	ldw	r3,-52(fp)
80219408:	10c00035 	stwio	r3,0(r2)
8021940c:	e0bff417 	ldw	r2,-48(fp)
80219410:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219414:	e0bff817 	ldw	r2,-32(fp)
80219418:	1001703a 	wrctl	status,r2
8021941c:	00001b06 	br	8021948c <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
80219420:	e0bffd17 	ldw	r2,-12(fp)
80219424:	10c00d17 	ldw	r3,52(r2)
80219428:	e0bff317 	ldw	r2,-52(fp)
8021942c:	1884b03a 	or	r2,r3,r2
80219430:	10800114 	ori	r2,r2,4
80219434:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
80219438:	e0fff317 	ldw	r3,-52(fp)
8021943c:	00bff3c4 	movi	r2,-49
80219440:	1884703a 	and	r2,r3,r2
80219444:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219448:	0005303a 	rdctl	r2,status
8021944c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219450:	e0fffb17 	ldw	r3,-20(fp)
80219454:	00bfff84 	movi	r2,-2
80219458:	1884703a 	and	r2,r3,r2
8021945c:	1001703a 	wrctl	status,r2
  
  return context;
80219460:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
80219464:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80219468:	e0bffd17 	ldw	r2,-12(fp)
8021946c:	10800317 	ldw	r2,12(r2)
80219470:	10800104 	addi	r2,r2,4
80219474:	e0fff317 	ldw	r3,-52(fp)
80219478:	10c00035 	stwio	r3,0(r2)
8021947c:	e0bff417 	ldw	r2,-48(fp)
80219480:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219484:	e0bff917 	ldw	r2,-28(fp)
80219488:	1001703a 	wrctl	status,r2
     * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8021948c:	0005883a 	mov	r2,zero
}
80219490:	e037883a 	mov	sp,fp
80219494:	dfc00117 	ldw	ra,4(sp)
80219498:	df000017 	ldw	fp,0(sp)
8021949c:	dec00204 	addi	sp,sp,8
802194a0:	f800283a 	ret

802194a4 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
802194a4:	defff004 	addi	sp,sp,-64
802194a8:	dfc00f15 	stw	ra,60(sp)
802194ac:	df000e15 	stw	fp,56(sp)
802194b0:	df000e04 	addi	fp,sp,56
802194b4:	e13ffd15 	stw	r4,-12(fp)
802194b8:	e17ffe15 	stw	r5,-8(fp)
802194bc:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
802194c0:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
802194c4:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
802194c8:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
802194cc:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802194d0:	e0bffd17 	ldw	r2,-12(fp)
802194d4:	10800317 	ldw	r2,12(r2)
802194d8:	10800204 	addi	r2,r2,8
802194dc:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
802194e0:	10bfffcc 	andi	r2,r2,65535
802194e4:	e0bff415 	stw	r2,-48(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802194e8:	e0bffd17 	ldw	r2,-12(fp)
802194ec:	10800317 	ldw	r2,12(r2)
802194f0:	10800204 	addi	r2,r2,8
802194f4:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
802194f8:	1004d43a 	srli	r2,r2,16
802194fc:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
80219500:	00807804 	movi	r2,480
80219504:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80219508:	00001906 	br	80219570 <alt_msgdma_descriptor_sync_transfer+0xcc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
8021950c:	01000044 	movi	r4,1
80219510:	02169f80 	call	802169f8 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80219514:	e0bff30b 	ldhu	r2,-52(fp)
80219518:	1084e230 	cmpltui	r2,r2,5000
8021951c:	1000051e 	bne	r2,zero,80219534 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
80219520:	012008b4 	movhi	r4,32802
80219524:	21371404 	addi	r4,r4,-9136
80219528:	021b5cc0 	call	8021b5cc <alt_printf>
                " for storing descriptor\n");
            return -ETIME;
8021952c:	00bff084 	movi	r2,-62
80219530:	0000b506 	br	80219808 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
80219534:	e0bff30b 	ldhu	r2,-52(fp)
80219538:	10800044 	addi	r2,r2,1
8021953c:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80219540:	e0bffd17 	ldw	r2,-12(fp)
80219544:	10800317 	ldw	r2,12(r2)
80219548:	10800204 	addi	r2,r2,8
8021954c:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
                " for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
80219550:	10bfffcc 	andi	r2,r2,65535
80219554:	e0bff415 	stw	r2,-48(fp)
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80219558:	e0bffd17 	ldw	r2,-12(fp)
8021955c:	10800317 	ldw	r2,12(r2)
80219560:	10800204 	addi	r2,r2,8
80219564:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
80219568:	1004d43a 	srli	r2,r2,16
8021956c:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80219570:	e0bffd17 	ldw	r2,-12(fp)
80219574:	10800917 	ldw	r2,36(r2)
80219578:	e0fff517 	ldw	r3,-44(fp)
8021957c:	18bfe32e 	bgeu	r3,r2,8021950c <__reset+0xfa1f950c>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
80219580:	e0bffd17 	ldw	r2,-12(fp)
80219584:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80219588:	e0fff417 	ldw	r3,-48(fp)
8021958c:	18bfdf2e 	bgeu	r3,r2,8021950c <__reset+0xfa1f950c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219590:	0005303a 	rdctl	r2,status
80219594:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219598:	e0fffc17 	ldw	r3,-16(fp)
8021959c:	00bfff84 	movi	r2,-2
802195a0:	1884703a 	and	r2,r3,r2
802195a4:	1001703a 	wrctl	status,r2
  
  return context;
802195a8:	e0bffc17 	ldw	r2,-16(fp)
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
802195ac:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802195b0:	e0bffd17 	ldw	r2,-12(fp)
802195b4:	10800317 	ldw	r2,12(r2)
802195b8:	10800104 	addi	r2,r2,4
802195bc:	00c00804 	movi	r3,32
802195c0:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
802195c4:	e0bffd17 	ldw	r2,-12(fp)
802195c8:	10800317 	ldw	r2,12(r2)
802195cc:	e0fffd17 	ldw	r3,-12(fp)
802195d0:	18c00317 	ldw	r3,12(r3)
802195d4:	18c00037 	ldwio	r3,0(r3)
802195d8:	10c00035 	stwio	r3,0(r2)
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
802195dc:	e0bffe17 	ldw	r2,-8(fp)
802195e0:	10001b26 	beq	r2,zero,80219650 <alt_msgdma_descriptor_sync_transfer+0x1ac>
802195e4:	e0bfff17 	ldw	r2,-4(fp)
802195e8:	1000191e 	bne	r2,zero,80219650 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
802195ec:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802195f0:	00000d06 	br	80219628 <alt_msgdma_descriptor_sync_transfer+0x184>
            dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
802195f4:	01000044 	movi	r4,1
802195f8:	02169f80 	call	802169f8 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802195fc:	e0bff30b 	ldhu	r2,-52(fp)
80219600:	1084e230 	cmpltui	r2,r2,5000
80219604:	1000051e 	bne	r2,zero,8021961c <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
80219608:	012008b4 	movhi	r4,32802
8021960c:	21372804 	addi	r4,r4,-9056
80219610:	021b5cc0 	call	8021b5cc <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80219614:	00bff084 	movi	r2,-62
80219618:	00007b06 	br	80219808 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
8021961c:	e0bff30b 	ldhu	r2,-52(fp)
80219620:	10800044 	addi	r2,r2,1
80219624:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80219628:	e0bffd17 	ldw	r2,-12(fp)
8021962c:	10c00317 	ldw	r3,12(r2)
80219630:	e0bffd17 	ldw	r2,-12(fp)
80219634:	10800417 	ldw	r2,16(r2)
80219638:	e1bffe17 	ldw	r6,-8(fp)
8021963c:	100b883a 	mov	r5,r2
80219640:	1809883a 	mov	r4,r3
80219644:	0218cb00 	call	80218cb0 <alt_msgdma_write_standard_descriptor>
80219648:	103fea1e 	bne	r2,zero,802195f4 <__reset+0xfa1f95f4>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8021964c:	00001f06 	br	802196cc <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80219650:	e0bffe17 	ldw	r2,-8(fp)
80219654:	10001b1e 	bne	r2,zero,802196c4 <alt_msgdma_descriptor_sync_transfer+0x220>
80219658:	e0bfff17 	ldw	r2,-4(fp)
8021965c:	10001926 	beq	r2,zero,802196c4 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
80219660:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80219664:	00000d06 	br	8021969c <alt_msgdma_descriptor_sync_transfer+0x1f8>
            dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80219668:	01000044 	movi	r4,1
8021966c:	02169f80 	call	802169f8 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80219670:	e0bff30b 	ldhu	r2,-52(fp)
80219674:	1084e230 	cmpltui	r2,r2,5000
80219678:	1000051e 	bne	r2,zero,80219690 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
8021967c:	012008b4 	movhi	r4,32802
80219680:	21373904 	addi	r4,r4,-8988
80219684:	021b5cc0 	call	8021b5cc <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80219688:	00bff084 	movi	r2,-62
8021968c:	00005e06 	br	80219808 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
80219690:	e0bff30b 	ldhu	r2,-52(fp)
80219694:	10800044 	addi	r2,r2,1
80219698:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8021969c:	e0bffd17 	ldw	r2,-12(fp)
802196a0:	10c00317 	ldw	r3,12(r2)
802196a4:	e0bffd17 	ldw	r2,-12(fp)
802196a8:	10800417 	ldw	r2,16(r2)
802196ac:	e1bfff17 	ldw	r6,-4(fp)
802196b0:	100b883a 	mov	r5,r2
802196b4:	1809883a 	mov	r4,r3
802196b8:	0218d440 	call	80218d44 <alt_msgdma_write_extended_descriptor>
802196bc:	103fea1e 	bne	r2,zero,80219668 <__reset+0xfa1f9668>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802196c0:	00000206 	br	802196cc <alt_msgdma_descriptor_sync_transfer+0x228>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
802196c4:	00bfffc4 	movi	r2,-1
802196c8:	00004f06 	br	80219808 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802196cc:	e0bffd17 	ldw	r2,-12(fp)
802196d0:	10800317 	ldw	r2,12(r2)
802196d4:	10800104 	addi	r2,r2,4
802196d8:	e0fffd17 	ldw	r3,-12(fp)
802196dc:	19000d17 	ldw	r4,52(r3)
802196e0:	00fff2c4 	movi	r3,-53
802196e4:	20c6703a 	and	r3,r4,r3
802196e8:	18c00114 	ori	r3,r3,4
802196ec:	10c00035 	stwio	r3,0(r2)
802196f0:	e0bff717 	ldw	r2,-36(fp)
802196f4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802196f8:	e0bff917 	ldw	r2,-28(fp)
802196fc:	1001703a 	wrctl	status,r2
        (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
        (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
     
    alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
80219700:	e03ff30d 	sth	zero,-52(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80219704:	e0bffd17 	ldw	r2,-12(fp)
80219708:	10800317 	ldw	r2,12(r2)
8021970c:	10800037 	ldwio	r2,0(r2)
80219710:	e0bff215 	stw	r2,-56(fp)
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
80219714:	00001106 	br	8021975c <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
80219718:	01000044 	movi	r4,1
8021971c:	02169f80 	call	802169f8 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80219720:	e0bff30b 	ldhu	r2,-52(fp)
80219724:	1084e230 	cmpltui	r2,r2,5000
80219728:	1000051e 	bne	r2,zero,80219740 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8021972c:	012008b4 	movhi	r4,32802
80219730:	21374a04 	addi	r4,r4,-8920
80219734:	021b5cc0 	call	8021b5cc <alt_printf>
            * Now that access to the registers is complete, release the registers
            * semaphore so that other threads can access the registers.
            */
            ALT_SEM_POST (dev->regs_lock);
            
            return -ETIME;
80219738:	00bff084 	movi	r2,-62
8021973c:	00003206 	br	80219808 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
80219740:	e0bff30b 	ldhu	r2,-52(fp)
80219744:	10800044 	addi	r2,r2,1
80219748:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8021974c:	e0bffd17 	ldw	r2,-12(fp)
80219750:	10800317 	ldw	r2,12(r2)
80219754:	10800037 	ldwio	r2,0(r2)
80219758:	e0bff215 	stw	r2,-56(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8021975c:	e0fff217 	ldw	r3,-56(fp)
80219760:	e0bff817 	ldw	r2,-32(fp)
80219764:	1884703a 	and	r2,r3,r2
80219768:	1000031e 	bne	r2,zero,80219778 <alt_msgdma_descriptor_sync_transfer+0x2d4>
8021976c:	e0bff217 	ldw	r2,-56(fp)
80219770:	1080004c 	andi	r2,r2,1
80219774:	103fe81e 	bne	r2,zero,80219718 <__reset+0xfa1f9718>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
80219778:	e0fff217 	ldw	r3,-56(fp)
8021977c:	e0bff817 	ldw	r2,-32(fp)
80219780:	1884703a 	and	r2,r3,r2
80219784:	10000226 	beq	r2,zero,80219790 <alt_msgdma_descriptor_sync_transfer+0x2ec>
        * Now that access to the registers is complete, release the registers
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        return error;
80219788:	e0bff817 	ldw	r2,-32(fp)
8021978c:	00001e06 	br	80219808 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
80219790:	e0bffd17 	ldw	r2,-12(fp)
80219794:	10800317 	ldw	r2,12(r2)
80219798:	10800104 	addi	r2,r2,4
8021979c:	10800037 	ldwio	r2,0(r2)
802197a0:	10800814 	ori	r2,r2,32
802197a4:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802197a8:	0005303a 	rdctl	r2,status
802197ac:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802197b0:	e0fffa17 	ldw	r3,-24(fp)
802197b4:	00bfff84 	movi	r2,-2
802197b8:	1884703a 	and	r2,r3,r2
802197bc:	1001703a 	wrctl	status,r2
  
  return context;
802197c0:	e0bffa17 	ldw	r2,-24(fp)
    ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
802197c4:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802197c8:	e0bffd17 	ldw	r2,-12(fp)
802197cc:	10800317 	ldw	r2,12(r2)
802197d0:	10800104 	addi	r2,r2,4
802197d4:	e0fff617 	ldw	r3,-40(fp)
802197d8:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
802197dc:	e0bffd17 	ldw	r2,-12(fp)
802197e0:	10800317 	ldw	r2,12(r2)
802197e4:	e0fffd17 	ldw	r3,-12(fp)
802197e8:	18c00317 	ldw	r3,12(r3)
802197ec:	18c00037 	ldwio	r3,0(r3)
802197f0:	10c00035 	stwio	r3,0(r2)
802197f4:	e0bff717 	ldw	r2,-36(fp)
802197f8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802197fc:	e0bffb17 	ldw	r2,-20(fp)
80219800:	1001703a 	wrctl	status,r2
    * Now that access to the registers is complete, release the registers
    * semaphore so that other threads can access the registers.
    */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
80219804:	0005883a 	mov	r2,zero

}
80219808:	e037883a 	mov	sp,fp
8021980c:	dfc00117 	ldw	ra,4(sp)
80219810:	df000017 	ldw	fp,0(sp)
80219814:	dec00204 	addi	sp,sp,8
80219818:	f800283a 	ret

8021981c <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
8021981c:	defff804 	addi	sp,sp,-32
80219820:	dfc00715 	stw	ra,28(sp)
80219824:	df000615 	stw	fp,24(sp)
80219828:	df000604 	addi	fp,sp,24
8021982c:	e13ffc15 	stw	r4,-16(fp)
80219830:	e17ffd15 	stw	r5,-12(fp)
80219834:	e1bffe15 	stw	r6,-8(fp)
80219838:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
8021983c:	e0800217 	ldw	r2,8(fp)
80219840:	d8800115 	stw	r2,4(sp)
80219844:	e0bfff17 	ldw	r2,-4(fp)
80219848:	d8800015 	stw	r2,0(sp)
8021984c:	e1fffe17 	ldw	r7,-8(fp)
80219850:	000d883a 	mov	r6,zero
80219854:	e17ffd17 	ldw	r5,-12(fp)
80219858:	e13ffc17 	ldw	r4,-16(fp)
8021985c:	0218ff40 	call	80218ff4 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80219860:	e037883a 	mov	sp,fp
80219864:	dfc00117 	ldw	ra,4(sp)
80219868:	df000017 	ldw	fp,0(sp)
8021986c:	dec00204 	addi	sp,sp,8
80219870:	f800283a 	ret

80219874 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address,
    alt_u32 length,
    alt_u32 control)
{
80219874:	defff804 	addi	sp,sp,-32
80219878:	dfc00715 	stw	ra,28(sp)
8021987c:	df000615 	stw	fp,24(sp)
80219880:	df000604 	addi	fp,sp,24
80219884:	e13ffc15 	stw	r4,-16(fp)
80219888:	e17ffd15 	stw	r5,-12(fp)
8021988c:	e1bffe15 	stw	r6,-8(fp)
80219890:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80219894:	e0800217 	ldw	r2,8(fp)
80219898:	d8800115 	stw	r2,4(sp)
8021989c:	e0bfff17 	ldw	r2,-4(fp)
802198a0:	d8800015 	stw	r2,0(sp)
802198a4:	000f883a 	mov	r7,zero
802198a8:	e1bffe17 	ldw	r6,-8(fp)
802198ac:	e17ffd17 	ldw	r5,-12(fp)
802198b0:	e13ffc17 	ldw	r4,-16(fp)
802198b4:	0218ff40 	call	80218ff4 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
802198b8:	e037883a 	mov	sp,fp
802198bc:	dfc00117 	ldw	ra,4(sp)
802198c0:	df000017 	ldw	fp,0(sp)
802198c4:	dec00204 	addi	sp,sp,8
802198c8:	f800283a 	ret

802198cc <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
802198cc:	defff804 	addi	sp,sp,-32
802198d0:	dfc00715 	stw	ra,28(sp)
802198d4:	df000615 	stw	fp,24(sp)
802198d8:	df000604 	addi	fp,sp,24
802198dc:	e13ffc15 	stw	r4,-16(fp)
802198e0:	e17ffd15 	stw	r5,-12(fp)
802198e4:	e1bffe15 	stw	r6,-8(fp)
802198e8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
802198ec:	e0800317 	ldw	r2,12(fp)
802198f0:	d8800115 	stw	r2,4(sp)
802198f4:	e0800217 	ldw	r2,8(fp)
802198f8:	d8800015 	stw	r2,0(sp)
802198fc:	e1ffff17 	ldw	r7,-4(fp)
80219900:	e1bffe17 	ldw	r6,-8(fp)
80219904:	e17ffd17 	ldw	r5,-12(fp)
80219908:	e13ffc17 	ldw	r4,-16(fp)
8021990c:	0218ff40 	call	80218ff4 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80219910:	e037883a 	mov	sp,fp
80219914:	dfc00117 	ldw	ra,4(sp)
80219918:	df000017 	ldw	fp,0(sp)
8021991c:	dec00204 	addi	sp,sp,8
80219920:	f800283a 	ret

80219924 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 write_burst_count, 
    alt_u16 write_stride)
{
80219924:	defff004 	addi	sp,sp,-64
80219928:	dfc00f15 	stw	ra,60(sp)
8021992c:	df000e15 	stw	fp,56(sp)
80219930:	df000e04 	addi	fp,sp,56
80219934:	e13ff915 	stw	r4,-28(fp)
80219938:	e17ffa15 	stw	r5,-24(fp)
8021993c:	e1bffb15 	stw	r6,-20(fp)
80219940:	e1fffc15 	stw	r7,-16(fp)
80219944:	e1000317 	ldw	r4,12(fp)
80219948:	e0c00417 	ldw	r3,16(fp)
8021994c:	e0800517 	ldw	r2,20(fp)
80219950:	e13ffd0d 	sth	r4,-12(fp)
80219954:	e0fffe05 	stb	r3,-8(fp)
80219958:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8021995c:	e0bffd0b 	ldhu	r2,-12(fp)
80219960:	e0fffe03 	ldbu	r3,-8(fp)
80219964:	e13fff0b 	ldhu	r4,-4(fp)
80219968:	d9000615 	stw	r4,24(sp)
8021996c:	d8000515 	stw	zero,20(sp)
80219970:	d8c00415 	stw	r3,16(sp)
80219974:	d8000315 	stw	zero,12(sp)
80219978:	d8800215 	stw	r2,8(sp)
8021997c:	e0800217 	ldw	r2,8(fp)
80219980:	d8800115 	stw	r2,4(sp)
80219984:	e0bffc17 	ldw	r2,-16(fp)
80219988:	d8800015 	stw	r2,0(sp)
8021998c:	e1fffb17 	ldw	r7,-20(fp)
80219990:	000d883a 	mov	r6,zero
80219994:	e17ffa17 	ldw	r5,-24(fp)
80219998:	e13ff917 	ldw	r4,-28(fp)
8021999c:	02190800 	call	80219080 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
802199a0:	e037883a 	mov	sp,fp
802199a4:	dfc00117 	ldw	ra,4(sp)
802199a8:	df000017 	ldw	fp,0(sp)
802199ac:	dec00204 	addi	sp,sp,8
802199b0:	f800283a 	ret

802199b4 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
    alt_u32 length,
    alt_u32 control,
    alt_u16 sequence_number,
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
802199b4:	defff004 	addi	sp,sp,-64
802199b8:	dfc00f15 	stw	ra,60(sp)
802199bc:	df000e15 	stw	fp,56(sp)
802199c0:	df000e04 	addi	fp,sp,56
802199c4:	e13ff915 	stw	r4,-28(fp)
802199c8:	e17ffa15 	stw	r5,-24(fp)
802199cc:	e1bffb15 	stw	r6,-20(fp)
802199d0:	e1fffc15 	stw	r7,-16(fp)
802199d4:	e1000317 	ldw	r4,12(fp)
802199d8:	e0c00417 	ldw	r3,16(fp)
802199dc:	e0800517 	ldw	r2,20(fp)
802199e0:	e13ffd0d 	sth	r4,-12(fp)
802199e4:	e0fffe05 	stb	r3,-8(fp)
802199e8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
802199ec:	e0bffd0b 	ldhu	r2,-12(fp)
802199f0:	e0fffe03 	ldbu	r3,-8(fp)
802199f4:	e13fff0b 	ldhu	r4,-4(fp)
802199f8:	d8000615 	stw	zero,24(sp)
802199fc:	d9000515 	stw	r4,20(sp)
80219a00:	d8000415 	stw	zero,16(sp)
80219a04:	d8c00315 	stw	r3,12(sp)
80219a08:	d8800215 	stw	r2,8(sp)
80219a0c:	e0800217 	ldw	r2,8(fp)
80219a10:	d8800115 	stw	r2,4(sp)
80219a14:	e0bffc17 	ldw	r2,-16(fp)
80219a18:	d8800015 	stw	r2,0(sp)
80219a1c:	000f883a 	mov	r7,zero
80219a20:	e1bffb17 	ldw	r6,-20(fp)
80219a24:	e17ffa17 	ldw	r5,-24(fp)
80219a28:	e13ff917 	ldw	r4,-28(fp)
80219a2c:	02190800 	call	80219080 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
80219a30:	e037883a 	mov	sp,fp
80219a34:	dfc00117 	ldw	ra,4(sp)
80219a38:	df000017 	ldw	fp,0(sp)
80219a3c:	dec00204 	addi	sp,sp,8
80219a40:	f800283a 	ret

80219a44 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219a44:	deffee04 	addi	sp,sp,-72
80219a48:	dfc01115 	stw	ra,68(sp)
80219a4c:	df001015 	stw	fp,64(sp)
80219a50:	df001004 	addi	fp,sp,64
80219a54:	e13ff715 	stw	r4,-36(fp)
80219a58:	e17ff815 	stw	r5,-32(fp)
80219a5c:	e1bff915 	stw	r6,-28(fp)
80219a60:	e1fffa15 	stw	r7,-24(fp)
80219a64:	e1800417 	ldw	r6,16(fp)
80219a68:	e1400517 	ldw	r5,20(fp)
80219a6c:	e1000617 	ldw	r4,24(fp)
80219a70:	e0c00717 	ldw	r3,28(fp)
80219a74:	e0800817 	ldw	r2,32(fp)
80219a78:	e1bffb0d 	sth	r6,-20(fp)
80219a7c:	e17ffc05 	stb	r5,-16(fp)
80219a80:	e13ffd05 	stb	r4,-12(fp)
80219a84:	e0fffe0d 	sth	r3,-8(fp)
80219a88:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
80219a8c:	e0bffb0b 	ldhu	r2,-20(fp)
80219a90:	e0fffc03 	ldbu	r3,-16(fp)
80219a94:	e13ffd03 	ldbu	r4,-12(fp)
80219a98:	e17ffe0b 	ldhu	r5,-8(fp)
80219a9c:	e1bfff0b 	ldhu	r6,-4(fp)
80219aa0:	d9800615 	stw	r6,24(sp)
80219aa4:	d9400515 	stw	r5,20(sp)
80219aa8:	d9000415 	stw	r4,16(sp)
80219aac:	d8c00315 	stw	r3,12(sp)
80219ab0:	d8800215 	stw	r2,8(sp)
80219ab4:	e0800317 	ldw	r2,12(fp)
80219ab8:	d8800115 	stw	r2,4(sp)
80219abc:	e0800217 	ldw	r2,8(fp)
80219ac0:	d8800015 	stw	r2,0(sp)
80219ac4:	e1fffa17 	ldw	r7,-24(fp)
80219ac8:	e1bff917 	ldw	r6,-28(fp)
80219acc:	e17ff817 	ldw	r5,-32(fp)
80219ad0:	e13ff717 	ldw	r4,-36(fp)
80219ad4:	02190800 	call	80219080 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80219ad8:	e037883a 	mov	sp,fp
80219adc:	dfc00117 	ldw	ra,4(sp)
80219ae0:	df000017 	ldw	fp,0(sp)
80219ae4:	dec00204 	addi	sp,sp,8
80219ae8:	f800283a 	ret

80219aec <alt_msgdma_construct_prefetcher_standard_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80219aec:	defffb04 	addi	sp,sp,-20
80219af0:	df000415 	stw	fp,16(sp)
80219af4:	df000404 	addi	fp,sp,16
80219af8:	e13ffc15 	stw	r4,-16(fp)
80219afc:	e17ffd15 	stw	r5,-12(fp)
80219b00:	e1bffe15 	stw	r6,-8(fp)
80219b04:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80219b08:	e0bffc17 	ldw	r2,-16(fp)
80219b0c:	10c01217 	ldw	r3,72(r2)
80219b10:	e0800117 	ldw	r2,4(fp)
80219b14:	18800436 	bltu	r3,r2,80219b28 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80219b18:	e0bffc17 	ldw	r2,-16(fp)
80219b1c:	10801703 	ldbu	r2,92(r2)
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
80219b20:	10803fcc 	andi	r2,r2,255
80219b24:	10000226 	beq	r2,zero,80219b30 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80219b28:	00bffa84 	movi	r2,-22
80219b2c:	00001406 	br	80219b80 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
80219b30:	e0bffd17 	ldw	r2,-12(fp)
80219b34:	e0fffe17 	ldw	r3,-8(fp)
80219b38:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80219b3c:	e0bffd17 	ldw	r2,-12(fp)
80219b40:	e0ffff17 	ldw	r3,-4(fp)
80219b44:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219b48:	e0bffd17 	ldw	r2,-12(fp)
80219b4c:	e0c00117 	ldw	r3,4(fp)
80219b50:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
80219b54:	e0fffd17 	ldw	r3,-12(fp)
80219b58:	e0bffd17 	ldw	r2,-12(fp)
80219b5c:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80219b60:	e0c00217 	ldw	r3,8(fp)
80219b64:	00900034 	movhi	r2,16384
80219b68:	10bfffc4 	addi	r2,r2,-1
80219b6c:	1884703a 	and	r2,r3,r2
80219b70:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
80219b74:	e0bffd17 	ldw	r2,-12(fp)
80219b78:	10c00715 	stw	r3,28(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
80219b7c:	0005883a 	mov	r2,zero
}
80219b80:	e037883a 	mov	sp,fp
80219b84:	df000017 	ldw	fp,0(sp)
80219b88:	dec00104 	addi	sp,sp,4
80219b8c:	f800283a 	ret

80219b90 <alt_msgdma_construct_prefetcher_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219b90:	defff404 	addi	sp,sp,-48
80219b94:	df000b15 	stw	fp,44(sp)
80219b98:	df000b04 	addi	fp,sp,44
80219b9c:	e13ff715 	stw	r4,-36(fp)
80219ba0:	e17ff815 	stw	r5,-32(fp)
80219ba4:	e1bff915 	stw	r6,-28(fp)
80219ba8:	e1fffa15 	stw	r7,-24(fp)
80219bac:	e1800517 	ldw	r6,20(fp)
80219bb0:	e1400617 	ldw	r5,24(fp)
80219bb4:	e1000717 	ldw	r4,28(fp)
80219bb8:	e0c00817 	ldw	r3,32(fp)
80219bbc:	e0800917 	ldw	r2,36(fp)
80219bc0:	e1bffb0d 	sth	r6,-20(fp)
80219bc4:	e17ffc05 	stb	r5,-16(fp)
80219bc8:	e13ffd05 	stb	r4,-12(fp)
80219bcc:	e0fffe0d 	sth	r3,-8(fp)
80219bd0:	e0bfff0d 	sth	r2,-4(fp)
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80219bd4:	e0bff717 	ldw	r2,-36(fp)
80219bd8:	10c01217 	ldw	r3,72(r2)
80219bdc:	e0800317 	ldw	r2,12(fp)
80219be0:	18801936 	bltu	r3,r2,80219c48 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80219be4:	e13ff717 	ldw	r4,-36(fp)
80219be8:	20801317 	ldw	r2,76(r4)
80219bec:	20c01417 	ldw	r3,80(r4)
80219bf0:	e13ffe0b 	ldhu	r4,-8(fp)
80219bf4:	213fffcc 	andi	r4,r4,65535
80219bf8:	2015883a 	mov	r10,r4
80219bfc:	0017883a 	mov	r11,zero
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80219c00:	1ac01136 	bltu	r3,r11,80219c48 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80219c04:	58c0011e 	bne	r11,r3,80219c0c <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
80219c08:	12800f36 	bltu	r2,r10,80219c48 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80219c0c:	e13ff717 	ldw	r4,-36(fp)
80219c10:	20801317 	ldw	r2,76(r4)
80219c14:	20c01417 	ldw	r3,80(r4)
80219c18:	e13fff0b 	ldhu	r4,-4(fp)
80219c1c:	213fffcc 	andi	r4,r4,65535
80219c20:	2011883a 	mov	r8,r4
80219c24:	0013883a 	mov	r9,zero
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80219c28:	1a400736 	bltu	r3,r9,80219c48 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80219c2c:	48c0011e 	bne	r9,r3,80219c34 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
80219c30:	12000536 	bltu	r2,r8,80219c48 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80219c34:	e0bff717 	ldw	r2,-36(fp)
80219c38:	10801703 	ldbu	r2,92(r2)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80219c3c:	10803fcc 	andi	r2,r2,255
80219c40:	10800060 	cmpeqi	r2,r2,1
80219c44:	1000021e 	bne	r2,zero,80219c50 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80219c48:	00bffa84 	movi	r2,-22
80219c4c:	00003106 	br	80219d14 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
80219c50:	e0bff817 	ldw	r2,-32(fp)
80219c54:	e0fff917 	ldw	r3,-28(fp)
80219c58:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
80219c5c:	e0bff817 	ldw	r2,-32(fp)
80219c60:	e0fffa17 	ldw	r3,-24(fp)
80219c64:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
80219c68:	e0bff817 	ldw	r2,-32(fp)
80219c6c:	e0c00117 	ldw	r3,4(fp)
80219c70:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
80219c74:	e0bff817 	ldw	r2,-32(fp)
80219c78:	e0c00217 	ldw	r3,8(fp)
80219c7c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219c80:	e0bff817 	ldw	r2,-32(fp)
80219c84:	e0c00317 	ldw	r3,12(fp)
80219c88:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80219c8c:	e0bff817 	ldw	r2,-32(fp)
80219c90:	e0fffb0b 	ldhu	r3,-20(fp)
80219c94:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
80219c98:	e0bff817 	ldw	r2,-32(fp)
80219c9c:	e0fffc03 	ldbu	r3,-16(fp)
80219ca0:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
80219ca4:	e0bff817 	ldw	r2,-32(fp)
80219ca8:	e0fffd03 	ldbu	r3,-12(fp)
80219cac:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
80219cb0:	e0bff817 	ldw	r2,-32(fp)
80219cb4:	e0fffe0b 	ldhu	r3,-8(fp)
80219cb8:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
80219cbc:	e0bff817 	ldw	r2,-32(fp)
80219cc0:	e0ffff0b 	ldhu	r3,-4(fp)
80219cc4:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
    node_addr.u64 = (uintptr_t)descriptor;
80219cc8:	e0bff817 	ldw	r2,-32(fp)
80219ccc:	1019883a 	mov	r12,r2
80219cd0:	001b883a 	mov	r13,zero
80219cd4:	e33ff515 	stw	r12,-44(fp)
80219cd8:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
80219cdc:	e0fff517 	ldw	r3,-44(fp)
80219ce0:	e0bff817 	ldw	r2,-32(fp)
80219ce4:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
80219ce8:	e0fff617 	ldw	r3,-40(fp)
80219cec:	e0bff817 	ldw	r2,-32(fp)
80219cf0:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80219cf4:	e0c00417 	ldw	r3,16(fp)
80219cf8:	00900034 	movhi	r2,16384
80219cfc:	10bfffc4 	addi	r2,r2,-1
80219d00:	1884703a 	and	r2,r3,r2
80219d04:	10e00034 	orhi	r3,r2,32768
    node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
80219d08:	e0bff817 	ldw	r2,-32(fp)
80219d0c:	10c00f15 	stw	r3,60(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
80219d10:	0005883a 	mov	r2,zero
}
80219d14:	e037883a 	mov	sp,fp
80219d18:	df000017 	ldw	fp,0(sp)
80219d1c:	dec00104 	addi	sp,sp,4
80219d20:	f800283a 	ret

80219d24 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address,
    alt_u32 write_address,
    alt_u32 length,
    alt_u32 control)
{
80219d24:	defff804 	addi	sp,sp,-32
80219d28:	dfc00715 	stw	ra,28(sp)
80219d2c:	df000615 	stw	fp,24(sp)
80219d30:	df000604 	addi	fp,sp,24
80219d34:	e13ffc15 	stw	r4,-16(fp)
80219d38:	e17ffd15 	stw	r5,-12(fp)
80219d3c:	e1bffe15 	stw	r6,-8(fp)
80219d40:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219d44:	e0800317 	ldw	r2,12(fp)
80219d48:	d8800115 	stw	r2,4(sp)
80219d4c:	e0800217 	ldw	r2,8(fp)
80219d50:	d8800015 	stw	r2,0(sp)
80219d54:	e1ffff17 	ldw	r7,-4(fp)
80219d58:	e1bffe17 	ldw	r6,-8(fp)
80219d5c:	e17ffd17 	ldw	r5,-12(fp)
80219d60:	e13ffc17 	ldw	r4,-16(fp)
80219d64:	0219aec0 	call	80219aec <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, write_address, length, control);
}
80219d68:	e037883a 	mov	sp,fp
80219d6c:	dfc00117 	ldw	ra,4(sp)
80219d70:	df000017 	ldw	fp,0(sp)
80219d74:	dec00204 	addi	sp,sp,8
80219d78:	f800283a 	ret

80219d7c <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80219d7c:	defff804 	addi	sp,sp,-32
80219d80:	dfc00715 	stw	ra,28(sp)
80219d84:	df000615 	stw	fp,24(sp)
80219d88:	df000604 	addi	fp,sp,24
80219d8c:	e13ffc15 	stw	r4,-16(fp)
80219d90:	e17ffd15 	stw	r5,-12(fp)
80219d94:	e1bffe15 	stw	r6,-8(fp)
80219d98:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219d9c:	e0800217 	ldw	r2,8(fp)
80219da0:	d8800115 	stw	r2,4(sp)
80219da4:	e0bfff17 	ldw	r2,-4(fp)
80219da8:	d8800015 	stw	r2,0(sp)
80219dac:	e1fffe17 	ldw	r7,-8(fp)
80219db0:	000d883a 	mov	r6,zero
80219db4:	e17ffd17 	ldw	r5,-12(fp)
80219db8:	e13ffc17 	ldw	r4,-16(fp)
80219dbc:	0219aec0 	call	80219aec <alt_msgdma_construct_prefetcher_standard_descriptor>
            0, write_address, length, control);
}
80219dc0:	e037883a 	mov	sp,fp
80219dc4:	dfc00117 	ldw	ra,4(sp)
80219dc8:	df000017 	ldw	fp,0(sp)
80219dcc:	dec00204 	addi	sp,sp,8
80219dd0:	f800283a 	ret

80219dd4 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 read_address, 
    alt_u32 length, 
    alt_u32 control)
{
80219dd4:	defff804 	addi	sp,sp,-32
80219dd8:	dfc00715 	stw	ra,28(sp)
80219ddc:	df000615 	stw	fp,24(sp)
80219de0:	df000604 	addi	fp,sp,24
80219de4:	e13ffc15 	stw	r4,-16(fp)
80219de8:	e17ffd15 	stw	r5,-12(fp)
80219dec:	e1bffe15 	stw	r6,-8(fp)
80219df0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219df4:	e0800217 	ldw	r2,8(fp)
80219df8:	d8800115 	stw	r2,4(sp)
80219dfc:	e0bfff17 	ldw	r2,-4(fp)
80219e00:	d8800015 	stw	r2,0(sp)
80219e04:	000f883a 	mov	r7,zero
80219e08:	e1bffe17 	ldw	r6,-8(fp)
80219e0c:	e17ffd17 	ldw	r5,-12(fp)
80219e10:	e13ffc17 	ldw	r4,-16(fp)
80219e14:	0219aec0 	call	80219aec <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, 0, length, control);
}
80219e18:	e037883a 	mov	sp,fp
80219e1c:	dfc00117 	ldw	ra,4(sp)
80219e20:	df000017 	ldw	fp,0(sp)
80219e24:	dec00204 	addi	sp,sp,8
80219e28:	f800283a 	ret

80219e2c <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number,
    alt_u8 write_burst_count,
    alt_u16 write_stride)
{
80219e2c:	deffee04 	addi	sp,sp,-72
80219e30:	dfc01115 	stw	ra,68(sp)
80219e34:	df001015 	stw	fp,64(sp)
80219e38:	df001004 	addi	fp,sp,64
80219e3c:	e13ff915 	stw	r4,-28(fp)
80219e40:	e17ffa15 	stw	r5,-24(fp)
80219e44:	e1bffb15 	stw	r6,-20(fp)
80219e48:	e1fffc15 	stw	r7,-16(fp)
80219e4c:	e1000417 	ldw	r4,16(fp)
80219e50:	e0c00517 	ldw	r3,20(fp)
80219e54:	e0800617 	ldw	r2,24(fp)
80219e58:	e13ffd0d 	sth	r4,-12(fp)
80219e5c:	e0fffe05 	stb	r3,-8(fp)
80219e60:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
80219e64:	e0bffd0b 	ldhu	r2,-12(fp)
80219e68:	e0fffe03 	ldbu	r3,-8(fp)
80219e6c:	e13fff0b 	ldhu	r4,-4(fp)
80219e70:	d9000815 	stw	r4,32(sp)
80219e74:	d8000715 	stw	zero,28(sp)
80219e78:	d8c00615 	stw	r3,24(sp)
80219e7c:	d8000515 	stw	zero,20(sp)
80219e80:	d8800415 	stw	r2,16(sp)
80219e84:	e0800317 	ldw	r2,12(fp)
80219e88:	d8800315 	stw	r2,12(sp)
80219e8c:	e0800217 	ldw	r2,8(fp)
80219e90:	d8800215 	stw	r2,8(sp)
80219e94:	e0bffc17 	ldw	r2,-16(fp)
80219e98:	d8800115 	stw	r2,4(sp)
80219e9c:	e0bffb17 	ldw	r2,-20(fp)
80219ea0:	d8800015 	stw	r2,0(sp)
80219ea4:	000f883a 	mov	r7,zero
80219ea8:	000d883a 	mov	r6,zero
80219eac:	e17ffa17 	ldw	r5,-24(fp)
80219eb0:	e13ff917 	ldw	r4,-28(fp)
80219eb4:	0219b900 	call	80219b90 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
            sequence_number, 0, write_burst_count, 0, write_stride);
}
80219eb8:	e037883a 	mov	sp,fp
80219ebc:	dfc00117 	ldw	ra,4(sp)
80219ec0:	df000017 	ldw	fp,0(sp)
80219ec4:	dec00204 	addi	sp,sp,8
80219ec8:	f800283a 	ret

80219ecc <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80219ecc:	deffee04 	addi	sp,sp,-72
80219ed0:	dfc01115 	stw	ra,68(sp)
80219ed4:	df001015 	stw	fp,64(sp)
80219ed8:	df001004 	addi	fp,sp,64
80219edc:	e13ff915 	stw	r4,-28(fp)
80219ee0:	e17ffa15 	stw	r5,-24(fp)
80219ee4:	e1bffb15 	stw	r6,-20(fp)
80219ee8:	e1fffc15 	stw	r7,-16(fp)
80219eec:	e1000417 	ldw	r4,16(fp)
80219ef0:	e0c00517 	ldw	r3,20(fp)
80219ef4:	e0800617 	ldw	r2,24(fp)
80219ef8:	e13ffd0d 	sth	r4,-12(fp)
80219efc:	e0fffe05 	stb	r3,-8(fp)
80219f00:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80219f04:	e0bffd0b 	ldhu	r2,-12(fp)
80219f08:	e0fffe03 	ldbu	r3,-8(fp)
80219f0c:	e13fff0b 	ldhu	r4,-4(fp)
80219f10:	d8000815 	stw	zero,32(sp)
80219f14:	d9000715 	stw	r4,28(sp)
80219f18:	d8000615 	stw	zero,24(sp)
80219f1c:	d8c00515 	stw	r3,20(sp)
80219f20:	d8800415 	stw	r2,16(sp)
80219f24:	e0800317 	ldw	r2,12(fp)
80219f28:	d8800315 	stw	r2,12(sp)
80219f2c:	e0800217 	ldw	r2,8(fp)
80219f30:	d8800215 	stw	r2,8(sp)
80219f34:	d8000115 	stw	zero,4(sp)
80219f38:	d8000015 	stw	zero,0(sp)
80219f3c:	e1fffc17 	ldw	r7,-16(fp)
80219f40:	e1bffb17 	ldw	r6,-20(fp)
80219f44:	e17ffa17 	ldw	r5,-24(fp)
80219f48:	e13ff917 	ldw	r4,-28(fp)
80219f4c:	0219b900 	call	80219b90 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, 0, 0, length, control, 
            sequence_number, read_burst_count, 0, read_stride, 0);
}
80219f50:	e037883a 	mov	sp,fp
80219f54:	dfc00117 	ldw	ra,4(sp)
80219f58:	df000017 	ldw	fp,0(sp)
80219f5c:	dec00204 	addi	sp,sp,8
80219f60:	f800283a 	ret

80219f64 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number,
    alt_u8 read_burst_count,
    alt_u8 write_burst_count, 
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219f64:	deffec04 	addi	sp,sp,-80
80219f68:	dfc01315 	stw	ra,76(sp)
80219f6c:	df001215 	stw	fp,72(sp)
80219f70:	df001204 	addi	fp,sp,72
80219f74:	e13ff715 	stw	r4,-36(fp)
80219f78:	e17ff815 	stw	r5,-32(fp)
80219f7c:	e1bff915 	stw	r6,-28(fp)
80219f80:	e1fffa15 	stw	r7,-24(fp)
80219f84:	e1800617 	ldw	r6,24(fp)
80219f88:	e1400717 	ldw	r5,28(fp)
80219f8c:	e1000817 	ldw	r4,32(fp)
80219f90:	e0c00917 	ldw	r3,36(fp)
80219f94:	e0800a17 	ldw	r2,40(fp)
80219f98:	e1bffb0d 	sth	r6,-20(fp)
80219f9c:	e17ffc05 	stb	r5,-16(fp)
80219fa0:	e13ffd05 	stb	r4,-12(fp)
80219fa4:	e0fffe0d 	sth	r3,-8(fp)
80219fa8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80219fac:	e0bffb0b 	ldhu	r2,-20(fp)
80219fb0:	e0fffc03 	ldbu	r3,-16(fp)
80219fb4:	e13ffd03 	ldbu	r4,-12(fp)
80219fb8:	e17ffe0b 	ldhu	r5,-8(fp)
80219fbc:	e1bfff0b 	ldhu	r6,-4(fp)
80219fc0:	d9800815 	stw	r6,32(sp)
80219fc4:	d9400715 	stw	r5,28(sp)
80219fc8:	d9000615 	stw	r4,24(sp)
80219fcc:	d8c00515 	stw	r3,20(sp)
80219fd0:	d8800415 	stw	r2,16(sp)
80219fd4:	e0800517 	ldw	r2,20(fp)
80219fd8:	d8800315 	stw	r2,12(sp)
80219fdc:	e0800417 	ldw	r2,16(fp)
80219fe0:	d8800215 	stw	r2,8(sp)
80219fe4:	e0800317 	ldw	r2,12(fp)
80219fe8:	d8800115 	stw	r2,4(sp)
80219fec:	e0800217 	ldw	r2,8(fp)
80219ff0:	d8800015 	stw	r2,0(sp)
80219ff4:	e1fffa17 	ldw	r7,-24(fp)
80219ff8:	e1bff917 	ldw	r6,-28(fp)
80219ffc:	e17ff817 	ldw	r5,-32(fp)
8021a000:	e13ff717 	ldw	r4,-36(fp)
8021a004:	0219b900 	call	80219b90 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
            write_address_low, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
8021a008:	e037883a 	mov	sp,fp
8021a00c:	dfc00117 	ldw	ra,4(sp)
8021a010:	df000017 	ldw	fp,0(sp)
8021a014:	dec00204 	addi	sp,sp,8
8021a018:	f800283a 	ret

8021a01c <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
    alt_msgdma_prefetcher_standard_descriptor** list,
    alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
8021a01c:	defffc04 	addi	sp,sp,-16
8021a020:	df000315 	stw	fp,12(sp)
8021a024:	df000304 	addi	fp,sp,12
8021a028:	e13ffe15 	stw	r4,-8(fp)
8021a02c:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    
    if (descriptor == NULL)
8021a030:	e0bfff17 	ldw	r2,-4(fp)
8021a034:	1000021e 	bne	r2,zero,8021a040 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
8021a038:	00bffa84 	movi	r2,-22
8021a03c:	00002f06 	br	8021a0fc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (descriptor->next_desc_ptr != (alt_u32)descriptor)
8021a040:	e0bfff17 	ldw	r2,-4(fp)
8021a044:	10c00317 	ldw	r3,12(r2)
8021a048:	e0bfff17 	ldw	r2,-4(fp)
8021a04c:	18800226 	beq	r3,r2,8021a058 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
8021a050:	00bffa84 	movi	r2,-22
8021a054:	00002906 	br	8021a0fc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == NULL)
8021a058:	e0bffe17 	ldw	r2,-8(fp)
8021a05c:	10800017 	ldw	r2,0(r2)
8021a060:	1000051e 	bne	r2,zero,8021a078 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
    {
        *list = descriptor;  /* make this root-node if list is empty */
8021a064:	e0bffe17 	ldw	r2,-8(fp)
8021a068:	e0ffff17 	ldw	r3,-4(fp)
8021a06c:	10c00015 	stw	r3,0(r2)
        return 0;  /* successfully added */
8021a070:	0005883a 	mov	r2,zero
8021a074:	00002106 	br	8021a0fc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == descriptor)
8021a078:	e0bffe17 	ldw	r2,-8(fp)
8021a07c:	10c00017 	ldw	r3,0(r2)
8021a080:	e0bfff17 	ldw	r2,-4(fp)
8021a084:	1880021e 	bne	r3,r2,8021a090 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
8021a088:	00bffa84 	movi	r2,-22
8021a08c:	00001b06 	br	8021a0fc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
8021a090:	e0bffe17 	ldw	r2,-8(fp)
8021a094:	10800017 	ldw	r2,0(r2)
8021a098:	e0bffd15 	stw	r2,-12(fp)
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8021a09c:	00000906 	br	8021a0c4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
8021a0a0:	e0bffd17 	ldw	r2,-12(fp)
8021a0a4:	10c00317 	ldw	r3,12(r2)
8021a0a8:	e0bfff17 	ldw	r2,-4(fp)
8021a0ac:	1880021e 	bne	r3,r2,8021a0b8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
8021a0b0:	00bffa84 	movi	r2,-22
8021a0b4:	00001106 	br	8021a0fc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8021a0b8:	e0bffd17 	ldw	r2,-12(fp)
8021a0bc:	10800317 	ldw	r2,12(r2)
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        last_descr_ptr = 
8021a0c0:	e0bffd15 	stw	r2,-12(fp)
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8021a0c4:	e0bffd17 	ldw	r2,-12(fp)
8021a0c8:	10800317 	ldw	r2,12(r2)
8021a0cc:	e0fffe17 	ldw	r3,-8(fp)
8021a0d0:	18c00017 	ldw	r3,0(r3)
8021a0d4:	10fff21e 	bne	r2,r3,8021a0a0 <__reset+0xfa1fa0a0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    }
    /* add this descriptor to end of list */
    last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
8021a0d8:	e0ffff17 	ldw	r3,-4(fp)
8021a0dc:	e0bffd17 	ldw	r2,-12(fp)
8021a0e0:	10c00315 	stw	r3,12(r2)
    /* ensure new last pointer points the start of the list */
    descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
8021a0e4:	e0bffe17 	ldw	r2,-8(fp)
8021a0e8:	10800017 	ldw	r2,0(r2)
8021a0ec:	1007883a 	mov	r3,r2
8021a0f0:	e0bfff17 	ldw	r2,-4(fp)
8021a0f4:	10c00315 	stw	r3,12(r2)
    return 0; /* successfully added */
8021a0f8:	0005883a 	mov	r2,zero
}
8021a0fc:	e037883a 	mov	sp,fp
8021a100:	df000017 	ldw	fp,0(sp)
8021a104:	dec00104 	addi	sp,sp,4
8021a108:	f800283a 	ret

8021a10c <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
    alt_msgdma_prefetcher_extended_descriptor** list,
    alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
8021a10c:	defff804 	addi	sp,sp,-32
8021a110:	df000715 	stw	fp,28(sp)
8021a114:	df000704 	addi	fp,sp,28
8021a118:	e13ffe15 	stw	r4,-8(fp)
8021a11c:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    msgdma_addr64 root_node_addr, next_node_addr;
    
    if (descriptor == NULL)
8021a120:	e13fff17 	ldw	r4,-4(fp)
8021a124:	2000021e 	bne	r4,zero,8021a130 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
8021a128:	00bffa84 	movi	r2,-22
8021a12c:	00005906 	br	8021a294 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
8021a130:	e13fff17 	ldw	r4,-4(fp)
8021a134:	2015883a 	mov	r10,r4
8021a138:	0017883a 	mov	r11,zero
8021a13c:	e2bffc15 	stw	r10,-16(fp)
8021a140:	e2fffd15 	stw	r11,-12(fp)
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
8021a144:	e13fff17 	ldw	r4,-4(fp)
8021a148:	21400317 	ldw	r5,12(r4)
8021a14c:	e13ffc17 	ldw	r4,-16(fp)
8021a150:	2900041e 	bne	r5,r4,8021a164 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8021a154:	e13fff17 	ldw	r4,-4(fp)
8021a158:	21400b17 	ldw	r5,44(r4)
8021a15c:	e13ffd17 	ldw	r4,-12(fp)
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
8021a160:	29000226 	beq	r5,r4,8021a16c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
8021a164:	00bffa84 	movi	r2,-22
8021a168:	00004a06 	br	8021a294 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    if (*list == NULL)
8021a16c:	e13ffe17 	ldw	r4,-8(fp)
8021a170:	21000017 	ldw	r4,0(r4)
8021a174:	2000051e 	bne	r4,zero,8021a18c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
    {
        *list = descriptor;  /* make this the root-node if list is empty */
8021a178:	e0bffe17 	ldw	r2,-8(fp)
8021a17c:	e0ffff17 	ldw	r3,-4(fp)
8021a180:	10c00015 	stw	r3,0(r2)
        return 0;
8021a184:	0005883a 	mov	r2,zero
8021a188:	00004206 	br	8021a294 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    if (*list == descriptor)
8021a18c:	e13ffe17 	ldw	r4,-8(fp)
8021a190:	21400017 	ldw	r5,0(r4)
8021a194:	e13fff17 	ldw	r4,-4(fp)
8021a198:	2900021e 	bne	r5,r4,8021a1a4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
8021a19c:	00bffa84 	movi	r2,-22
8021a1a0:	00003c06 	br	8021a294 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
8021a1a4:	e13ffe17 	ldw	r4,-8(fp)
8021a1a8:	21000017 	ldw	r4,0(r4)
8021a1ac:	e13ff915 	stw	r4,-28(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
8021a1b0:	e13ffe17 	ldw	r4,-8(fp)
8021a1b4:	21000017 	ldw	r4,0(r4)
8021a1b8:	2011883a 	mov	r8,r4
8021a1bc:	0013883a 	mov	r9,zero
8021a1c0:	e23ffa15 	stw	r8,-24(fp)
8021a1c4:	e27ffb15 	stw	r9,-20(fp)
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a1c8:	00001806 	br	8021a22c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* first check if descriptor already in the list */
        next_node_addr.u64 = (uintptr_t)descriptor;
8021a1cc:	e13fff17 	ldw	r4,-4(fp)
8021a1d0:	200d883a 	mov	r6,r4
8021a1d4:	000f883a 	mov	r7,zero
8021a1d8:	e1bffc15 	stw	r6,-16(fp)
8021a1dc:	e1fffd15 	stw	r7,-12(fp)
        if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
8021a1e0:	e13ff917 	ldw	r4,-28(fp)
8021a1e4:	21400317 	ldw	r5,12(r4)
8021a1e8:	e13ffc17 	ldw	r4,-16(fp)
8021a1ec:	2900061e 	bne	r5,r4,8021a208 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
            && (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
8021a1f0:	e13ff917 	ldw	r4,-28(fp)
8021a1f4:	21400b17 	ldw	r5,44(r4)
8021a1f8:	e13ffd17 	ldw	r4,-12(fp)
8021a1fc:	2900021e 	bne	r5,r4,8021a208 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
8021a200:	00bffa84 	movi	r2,-22
8021a204:	00002306 	br	8021a294 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8021a208:	e13ff917 	ldw	r4,-28(fp)
8021a20c:	21000317 	ldw	r4,12(r4)
8021a210:	e13ffc15 	stw	r4,-16(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8021a214:	e13ff917 	ldw	r4,-28(fp)
8021a218:	21000b17 	ldw	r4,44(r4)
8021a21c:	e13ffd15 	stw	r4,-12(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8021a220:	e13ffc17 	ldw	r4,-16(fp)
8021a224:	e17ffd17 	ldw	r5,-12(fp)
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
8021a228:	e13ff915 	stw	r4,-28(fp)
    last_descr_ptr = *list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a22c:	e13ff917 	ldw	r4,-28(fp)
8021a230:	21400317 	ldw	r5,12(r4)
8021a234:	e13ffa17 	ldw	r4,-24(fp)
8021a238:	293fe41e 	bne	r5,r4,8021a1cc <__reset+0xfa1fa1cc>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8021a23c:	e13ff917 	ldw	r4,-28(fp)
8021a240:	21400b17 	ldw	r5,44(r4)
8021a244:	e13ffb17 	ldw	r4,-20(fp)
8021a248:	293fe01e 	bne	r5,r4,8021a1cc <__reset+0xfa1fa1cc>
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    }
    /* add this descriptor to end of list */
    next_node_addr.u64 = (uintptr_t)descriptor;
8021a24c:	e13fff17 	ldw	r4,-4(fp)
8021a250:	2005883a 	mov	r2,r4
8021a254:	0007883a 	mov	r3,zero
8021a258:	e0bffc15 	stw	r2,-16(fp)
8021a25c:	e0fffd15 	stw	r3,-12(fp)
    last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
8021a260:	e0fffc17 	ldw	r3,-16(fp)
8021a264:	e0bff917 	ldw	r2,-28(fp)
8021a268:	10c00315 	stw	r3,12(r2)
    last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8021a26c:	e0fffd17 	ldw	r3,-12(fp)
8021a270:	e0bff917 	ldw	r2,-28(fp)
8021a274:	10c00b15 	stw	r3,44(r2)
    /* ensure new last pointer points the beginning of the list */
    descriptor->next_desc_ptr_low = root_node_addr.u32[0];
8021a278:	e0fffa17 	ldw	r3,-24(fp)
8021a27c:	e0bfff17 	ldw	r2,-4(fp)
8021a280:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8021a284:	e0fffb17 	ldw	r3,-20(fp)
8021a288:	e0bfff17 	ldw	r2,-4(fp)
8021a28c:	10c00b15 	stw	r3,44(r2)
    return 0;
8021a290:	0005883a 	mov	r2,zero
}
8021a294:	e037883a 	mov	sp,fp
8021a298:	df000017 	ldw	fp,0(sp)
8021a29c:	dec00104 	addi	sp,sp,4
8021a2a0:	f800283a 	ret

8021a2a4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 */ 
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)    
{
8021a2a4:	defff804 	addi	sp,sp,-32
8021a2a8:	dfc00715 	stw	ra,28(sp)
8021a2ac:	df000615 	stw	fp,24(sp)
8021a2b0:	df000604 	addi	fp,sp,24
8021a2b4:	e13ffd15 	stw	r4,-12(fp)
8021a2b8:	2807883a 	mov	r3,r5
8021a2bc:	3005883a 	mov	r2,r6
8021a2c0:	e0fffe05 	stb	r3,-8(fp)
8021a2c4:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 descriptor_control_field = 0;
8021a2c8:	e03ffc15 	stw	zero,-16(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
8021a2cc:	e03ffb15 	stw	zero,-20(fp)
    
    if (list == NULL)
8021a2d0:	e0bffd17 	ldw	r2,-12(fp)
8021a2d4:	1000021e 	bne	r2,zero,8021a2e0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
    {
        return -EINVAL;  /* this list cannot be empty */
8021a2d8:	00bffa84 	movi	r2,-22
8021a2dc:	00002f06 	br	8021a39c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf8>
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
8021a2e0:	e0bffd17 	ldw	r2,-12(fp)
8021a2e4:	e0bffa15 	stw	r2,-24(fp)
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8021a2e8:	00000d06 	br	8021a320 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x7c>
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
8021a2ec:	e0bffa17 	ldw	r2,-24(fp)
8021a2f0:	10800717 	ldw	r2,28(r2)
8021a2f4:	e0bffc15 	stw	r2,-16(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8021a2f8:	e0bffc17 	ldw	r2,-16(fp)
8021a2fc:	10d00034 	orhi	r3,r2,16384
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
8021a300:	e0bffa17 	ldw	r2,-24(fp)
8021a304:	10c00715 	stw	r3,28(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8021a308:	e0bffa17 	ldw	r2,-24(fp)
8021a30c:	10800317 	ldw	r2,12(r2)
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
8021a310:	e0bffa15 	stw	r2,-24(fp)
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
8021a314:	e0bffb17 	ldw	r2,-20(fp)
8021a318:	10800044 	addi	r2,r2,1
8021a31c:	e0bffb15 	stw	r2,-20(fp)
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8021a320:	e0bffa17 	ldw	r2,-24(fp)
8021a324:	10c00317 	ldw	r3,12(r2)
8021a328:	e0bffd17 	ldw	r2,-12(fp)
8021a32c:	18bfef1e 	bne	r3,r2,8021a2ec <__reset+0xfa1fa2ec>
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
8021a330:	e0bffa17 	ldw	r2,-24(fp)
8021a334:	10800717 	ldw	r2,28(r2)
8021a338:	e0bffc15 	stw	r2,-16(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
8021a33c:	e0bffe03 	ldbu	r2,-8(fp)
8021a340:	10000726 	beq	r2,zero,8021a360 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xbc>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
8021a344:	e0fffc17 	ldw	r3,-16(fp)
8021a348:	00b00034 	movhi	r2,49152
8021a34c:	10bfffc4 	addi	r2,r2,-1
8021a350:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
8021a354:	e0bffa17 	ldw	r2,-24(fp)
8021a358:	10c00715 	stw	r3,28(r2)
8021a35c:	00000406 	br	8021a370 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xcc>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
8021a360:	e0bffc17 	ldw	r2,-16(fp)
8021a364:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
8021a368:	e0bffa17 	ldw	r2,-24(fp)
8021a36c:	10c00715 	stw	r3,28(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
8021a370:	e0bffb17 	ldw	r2,-20(fp)
8021a374:	10800044 	addi	r2,r2,1
8021a378:	e0bffb15 	stw	r2,-20(fp)
    
    if (dcache_flush_desc_list)
8021a37c:	e0bfff03 	ldbu	r2,-4(fp)
8021a380:	10000526 	beq	r2,zero,8021a398 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf4>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_standard_descriptor) * descriptor_count);
8021a384:	e0bffb17 	ldw	r2,-20(fp)
8021a388:	1004917a 	slli	r2,r2,5
8021a38c:	100b883a 	mov	r5,r2
8021a390:	e13ffd17 	ldw	r4,-12(fp)
8021a394:	021ad400 	call	8021ad40 <alt_dcache_flush>
    }
    
    return 0;
8021a398:	0005883a 	mov	r2,zero
}
8021a39c:	e037883a 	mov	sp,fp
8021a3a0:	dfc00117 	ldw	ra,4(sp)
8021a3a4:	df000017 	ldw	fp,0(sp)
8021a3a8:	dec00204 	addi	sp,sp,8
8021a3ac:	f800283a 	ret

8021a3b0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 */    
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list) 
{    
8021a3b0:	defff404 	addi	sp,sp,-48
8021a3b4:	dfc00b15 	stw	ra,44(sp)
8021a3b8:	df000a15 	stw	fp,40(sp)
8021a3bc:	df000a04 	addi	fp,sp,40
8021a3c0:	e13ffd15 	stw	r4,-12(fp)
8021a3c4:	3009883a 	mov	r4,r6
8021a3c8:	e17ffe05 	stb	r5,-8(fp)
8021a3cc:	e13fff05 	stb	r4,-4(fp)
    alt_u32 descriptor_control_field = 0;
8021a3d0:	e03ff815 	stw	zero,-32(fp)
    msgdma_addr64 root_node_addr, next_node_addr;
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
8021a3d4:	e03ff715 	stw	zero,-36(fp)
    
    if (list == NULL)
8021a3d8:	e13ffd17 	ldw	r4,-12(fp)
8021a3dc:	2000021e 	bne	r4,zero,8021a3e8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x38>
    {
        return -EINVAL;  /* this list cannot be empty */
8021a3e0:	00bffa84 	movi	r2,-22
8021a3e4:	00003e06 	br	8021a4e0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x130>
    }
    
    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
8021a3e8:	e13ffd17 	ldw	r4,-12(fp)
8021a3ec:	e13ff615 	stw	r4,-40(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;
8021a3f0:	e13ffd17 	ldw	r4,-12(fp)
8021a3f4:	2005883a 	mov	r2,r4
8021a3f8:	0007883a 	mov	r3,zero
8021a3fc:	e0bff915 	stw	r2,-28(fp)
8021a400:	e0fffa15 	stw	r3,-24(fp)

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a404:	00001306 	br	8021a454 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
8021a408:	e0bff617 	ldw	r2,-40(fp)
8021a40c:	10800f17 	ldw	r2,60(r2)
8021a410:	e0bff815 	stw	r2,-32(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8021a414:	e0bff817 	ldw	r2,-32(fp)
8021a418:	10d00034 	orhi	r3,r2,16384
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
8021a41c:	e0bff617 	ldw	r2,-40(fp)
8021a420:	10c00f15 	stw	r3,60(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8021a424:	e0bff617 	ldw	r2,-40(fp)
8021a428:	10800317 	ldw	r2,12(r2)
8021a42c:	e0bffb15 	stw	r2,-20(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8021a430:	e0bff617 	ldw	r2,-40(fp)
8021a434:	10800b17 	ldw	r2,44(r2)
8021a438:	e0bffc15 	stw	r2,-16(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8021a43c:	e0bffb17 	ldw	r2,-20(fp)
8021a440:	e0fffc17 	ldw	r3,-16(fp)
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
8021a444:	e0bff615 	stw	r2,-40(fp)
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
8021a448:	e0bff717 	ldw	r2,-36(fp)
8021a44c:	10800044 	addi	r2,r2,1
8021a450:	e0bff715 	stw	r2,-36(fp)
    last_descr_ptr = list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a454:	e0bff617 	ldw	r2,-40(fp)
8021a458:	10c00317 	ldw	r3,12(r2)
8021a45c:	e0bff917 	ldw	r2,-28(fp)
8021a460:	18bfe91e 	bne	r3,r2,8021a408 <__reset+0xfa1fa408>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8021a464:	e0bff617 	ldw	r2,-40(fp)
8021a468:	10c00b17 	ldw	r3,44(r2)
8021a46c:	e0bffa17 	ldw	r2,-24(fp)
8021a470:	18bfe51e 	bne	r3,r2,8021a408 <__reset+0xfa1fa408>
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
8021a474:	e0bff617 	ldw	r2,-40(fp)
8021a478:	10800f17 	ldw	r2,60(r2)
8021a47c:	e0bff815 	stw	r2,-32(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
8021a480:	e0bffe03 	ldbu	r2,-8(fp)
8021a484:	10000726 	beq	r2,zero,8021a4a4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xf4>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
8021a488:	e0fff817 	ldw	r3,-32(fp)
8021a48c:	00b00034 	movhi	r2,49152
8021a490:	10bfffc4 	addi	r2,r2,-1
8021a494:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
8021a498:	e0bff617 	ldw	r2,-40(fp)
8021a49c:	10c00f15 	stw	r3,60(r2)
8021a4a0:	00000406 	br	8021a4b4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x104>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
8021a4a4:	e0bff817 	ldw	r2,-32(fp)
8021a4a8:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
8021a4ac:	e0bff617 	ldw	r2,-40(fp)
8021a4b0:	10c00f15 	stw	r3,60(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
8021a4b4:	e0bff717 	ldw	r2,-36(fp)
8021a4b8:	10800044 	addi	r2,r2,1
8021a4bc:	e0bff715 	stw	r2,-36(fp)
    
    if (dcache_flush_desc_list)
8021a4c0:	e0bfff03 	ldbu	r2,-4(fp)
8021a4c4:	10000526 	beq	r2,zero,8021a4dc <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x12c>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_extended_descriptor) * descriptor_count);        
8021a4c8:	e0bff717 	ldw	r2,-36(fp)
8021a4cc:	100491ba 	slli	r2,r2,6
8021a4d0:	100b883a 	mov	r5,r2
8021a4d4:	e13ffd17 	ldw	r4,-12(fp)
8021a4d8:	021ad400 	call	8021ad40 <alt_dcache_flush>
    }
    
    return 0;
8021a4dc:	0005883a 	mov	r2,zero
}
8021a4e0:	e037883a 	mov	sp,fp
8021a4e4:	dfc00117 	ldw	ra,4(sp)
8021a4e8:	df000017 	ldw	fp,0(sp)
8021a4ec:	dec00204 	addi	sp,sp,8
8021a4f0:	f800283a 	ret

8021a4f4 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
    alt_msgdma_dev *dev,
    alt_u64  list_addr,
    alt_u8 park_mode_en,
    alt_u8 poll_en)
{
8021a4f4:	deffef04 	addi	sp,sp,-68
8021a4f8:	df001015 	stw	fp,64(sp)
8021a4fc:	df001004 	addi	fp,sp,64
8021a500:	e13ffb15 	stw	r4,-20(fp)
8021a504:	e17ffc15 	stw	r5,-16(fp)
8021a508:	e1bffd15 	stw	r6,-12(fp)
8021a50c:	3807883a 	mov	r3,r7
8021a510:	e0800117 	ldw	r2,4(fp)
8021a514:	e0fffe05 	stb	r3,-8(fp)
8021a518:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 prefetcher_ctl = 0;
8021a51c:	e03ff015 	stw	zero,-64(fp)
    alt_u32 dispatcher_ctl = 0;
8021a520:	e03ff115 	stw	zero,-60(fp)
    alt_irq_context context = 0;
8021a524:	e03ff215 	stw	zero,-56(fp)
    
    /* use helper struct to get easy access to hi/low address */
    msgdma_addr64 root_node_addr;
    root_node_addr.u64 = list_addr;  
8021a528:	e0bffc17 	ldw	r2,-16(fp)
8021a52c:	e0bff915 	stw	r2,-28(fp)
8021a530:	e0bffd17 	ldw	r2,-12(fp)
8021a534:	e0bffa15 	stw	r2,-24(fp)
     * semaphore. This ensures that accessing registers is thread-safe.
     */
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* case where prefetcher already started, return busy error */ 
    prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8021a538:	e0bffb17 	ldw	r2,-20(fp)
8021a53c:	10800617 	ldw	r2,24(r2)
8021a540:	10800037 	ldwio	r2,0(r2)
8021a544:	e0bff015 	stw	r2,-64(fp)
    if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8021a548:	e0bff017 	ldw	r2,-64(fp)
8021a54c:	1080004c 	andi	r2,r2,1
8021a550:	10000226 	beq	r2,zero,8021a55c <alt_msgdma_start_prefetcher_with_list_addr+0x68>
        /* release the registers semaphore */
        ALT_SEM_POST (dev->regs_lock);
        return -EBUSY;
8021a554:	00bffc04 	movi	r2,-16
8021a558:	00009206 	br	8021a7a4 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
    }
        
    /* Stop the msgdma dispatcher from issuing more descriptors to the
       read or write masters  */
    /* stop issuing more descriptors */
    dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8021a55c:	00800804 	movi	r2,32
8021a560:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a564:	0005303a 	rdctl	r2,status
8021a568:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a56c:	e0fff517 	ldw	r3,-44(fp)
8021a570:	00bfff84 	movi	r2,-2
8021a574:	1884703a 	and	r2,r3,r2
8021a578:	1001703a 	wrctl	status,r2
  
  return context;
8021a57c:	e0bff517 	ldw	r2,-44(fp)
    
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
8021a580:	e0bff215 	stw	r2,-56(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8021a584:	e0bffb17 	ldw	r2,-20(fp)
8021a588:	10800317 	ldw	r2,12(r2)
8021a58c:	10800104 	addi	r2,r2,4
8021a590:	e0fff117 	ldw	r3,-60(fp)
8021a594:	10c00035 	stwio	r3,0(r2)
    /*
     * Clear any (previous) status register information
     * that might occlude our error checking later.
     */
    IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8021a598:	e0bffb17 	ldw	r2,-20(fp)
8021a59c:	10800317 	ldw	r2,12(r2)
8021a5a0:	e0fffb17 	ldw	r3,-20(fp)
8021a5a4:	18c00317 	ldw	r3,12(r3)
8021a5a8:	18c00037 	ldwio	r3,0(r3)
8021a5ac:	10c00035 	stwio	r3,0(r2)
8021a5b0:	e0bff217 	ldw	r2,-56(fp)
8021a5b4:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a5b8:	e0bff317 	ldw	r2,-52(fp)
8021a5bc:	1001703a 	wrctl	status,r2
     * If a callback routine has been previously registered which will be
     * called from the msgdma ISR. Set up dispatcher to:
     *  - Run
     *  - Stop on an error with any particular descriptor
     */
    if(dev->callback)
8021a5c0:	e0bffb17 	ldw	r2,-20(fp)
8021a5c4:	10800b17 	ldw	r2,44(r2)
8021a5c8:	10002326 	beq	r2,zero,8021a658 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
    {
        dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
8021a5cc:	e0bffb17 	ldw	r2,-20(fp)
8021a5d0:	10c00d17 	ldw	r3,52(r2)
8021a5d4:	e0bff117 	ldw	r2,-60(fp)
8021a5d8:	1884b03a 	or	r2,r3,r2
8021a5dc:	10800514 	ori	r2,r2,20
8021a5e0:	e0bff115 	stw	r2,-60(fp)
                | ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8021a5e4:	e0fff117 	ldw	r3,-60(fp)
8021a5e8:	00bff7c4 	movi	r2,-33
8021a5ec:	1884703a 	and	r2,r3,r2
8021a5f0:	e0bff115 	stw	r2,-60(fp)
        
        prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8021a5f4:	e0bff017 	ldw	r2,-64(fp)
8021a5f8:	10800214 	ori	r2,r2,8
8021a5fc:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a600:	0005303a 	rdctl	r2,status
8021a604:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a608:	e0fff717 	ldw	r3,-36(fp)
8021a60c:	00bfff84 	movi	r2,-2
8021a610:	1884703a 	and	r2,r3,r2
8021a614:	1001703a 	wrctl	status,r2
  
  return context;
8021a618:	e0bff717 	ldw	r2,-36(fp)
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8021a61c:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8021a620:	e0bffb17 	ldw	r2,-20(fp)
8021a624:	10800317 	ldw	r2,12(r2)
8021a628:	10800104 	addi	r2,r2,4
8021a62c:	e0fff117 	ldw	r3,-60(fp)
8021a630:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8021a634:	e0bffb17 	ldw	r2,-20(fp)
8021a638:	10800617 	ldw	r2,24(r2)
8021a63c:	e0fff017 	ldw	r3,-64(fp)
8021a640:	10c00035 	stwio	r3,0(r2)
8021a644:	e0bff217 	ldw	r2,-56(fp)
8021a648:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a64c:	e0bff417 	ldw	r2,-48(fp)
8021a650:	1001703a 	wrctl	status,r2
8021a654:	00002306 	br	8021a6e4 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
      *   - Stop on an error with any particular descriptor
      *   - Disable interrupt generation
      */
     else
     {
         dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8021a658:	e0bffb17 	ldw	r2,-20(fp)
8021a65c:	10c00d17 	ldw	r3,52(r2)
8021a660:	e0bff117 	ldw	r2,-60(fp)
8021a664:	1884b03a 	or	r2,r3,r2
8021a668:	10800114 	ori	r2,r2,4
8021a66c:	e0bff115 	stw	r2,-60(fp)
         dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
8021a670:	e0fff117 	ldw	r3,-60(fp)
8021a674:	00bff3c4 	movi	r2,-49
8021a678:	1884703a 	and	r2,r3,r2
8021a67c:	e0bff115 	stw	r2,-60(fp)
                 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
8021a680:	e0fff017 	ldw	r3,-64(fp)
8021a684:	00bffdc4 	movi	r2,-9
8021a688:	1884703a 	and	r2,r3,r2
8021a68c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a690:	0005303a 	rdctl	r2,status
8021a694:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a698:	e0fff817 	ldw	r3,-32(fp)
8021a69c:	00bfff84 	movi	r2,-2
8021a6a0:	1884703a 	and	r2,r3,r2
8021a6a4:	1001703a 	wrctl	status,r2
  
  return context;
8021a6a8:	e0bff817 	ldw	r2,-32(fp)
         /* making sure the read-modify-write below can't be pre-empted */
         context = alt_irq_disable_all();
8021a6ac:	e0bff215 	stw	r2,-56(fp)
         IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8021a6b0:	e0bffb17 	ldw	r2,-20(fp)
8021a6b4:	10800317 	ldw	r2,12(r2)
8021a6b8:	10800104 	addi	r2,r2,4
8021a6bc:	e0fff117 	ldw	r3,-60(fp)
8021a6c0:	10c00035 	stwio	r3,0(r2)
         IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8021a6c4:	e0bffb17 	ldw	r2,-20(fp)
8021a6c8:	10800617 	ldw	r2,24(r2)
8021a6cc:	e0fff017 	ldw	r3,-64(fp)
8021a6d0:	10c00035 	stwio	r3,0(r2)
8021a6d4:	e0bff217 	ldw	r2,-56(fp)
8021a6d8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a6dc:	e0bff617 	ldw	r2,-40(fp)
8021a6e0:	1001703a 	wrctl	status,r2
         alt_irq_enable_all(context);
     }   
    
     /* set next descriptor registers to point to the list root-node */
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
8021a6e4:	e0bffb17 	ldw	r2,-20(fp)
8021a6e8:	10800617 	ldw	r2,24(r2)
8021a6ec:	10800104 	addi	r2,r2,4
8021a6f0:	e0fff917 	ldw	r3,-28(fp)
8021a6f4:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[0]);
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
8021a6f8:	e0bffb17 	ldw	r2,-20(fp)
8021a6fc:	10800617 	ldw	r2,24(r2)
8021a700:	10800204 	addi	r2,r2,8
8021a704:	e0fffa17 	ldw	r3,-24(fp)
8021a708:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[1]);
        
     /* set park-mode */
     if (park_mode_en){
8021a70c:	e0bffe03 	ldbu	r2,-8(fp)
8021a710:	10000426 	beq	r2,zero,8021a724 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
8021a714:	e0bff017 	ldw	r2,-64(fp)
8021a718:	10800414 	ori	r2,r2,16
8021a71c:	e0bff015 	stw	r2,-64(fp)
8021a720:	00000406 	br	8021a734 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
8021a724:	e0fff017 	ldw	r3,-64(fp)
8021a728:	00bffbc4 	movi	r2,-17
8021a72c:	1884703a 	and	r2,r3,r2
8021a730:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set poll-en */
     if (poll_en){
8021a734:	e0bfff03 	ldbu	r2,-4(fp)
8021a738:	10000e26 	beq	r2,zero,8021a774 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
8021a73c:	e0bff017 	ldw	r2,-64(fp)
8021a740:	10800094 	ori	r2,r2,2
8021a744:	e0bff015 	stw	r2,-64(fp)
         if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8021a748:	e0bffb17 	ldw	r2,-20(fp)
8021a74c:	10800617 	ldw	r2,24(r2)
8021a750:	10800304 	addi	r2,r2,12
8021a754:	10800037 	ldwio	r2,0(r2)
8021a758:	10000a1e 	bne	r2,zero,8021a784 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                 dev->prefetcher_base) == 0){
             /* set poll frequency to some non-zero default value */
             IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8021a75c:	e0bffb17 	ldw	r2,-20(fp)
8021a760:	10800617 	ldw	r2,24(r2)
8021a764:	10800304 	addi	r2,r2,12
8021a768:	00c03fc4 	movi	r3,255
8021a76c:	10c00035 	stwio	r3,0(r2)
8021a770:	00000406 	br	8021a784 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                     dev->prefetcher_base, 0xFF);
         }
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
8021a774:	e0fff017 	ldw	r3,-64(fp)
8021a778:	00bfff44 	movi	r2,-3
8021a77c:	1884703a 	and	r2,r3,r2
8021a780:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set the prefetcher run bit */
     prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
8021a784:	e0bff017 	ldw	r2,-64(fp)
8021a788:	10800054 	ori	r2,r2,1
8021a78c:	e0bff015 	stw	r2,-64(fp)
     /* start the dma since run bit is set */
     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8021a790:	e0bffb17 	ldw	r2,-20(fp)
8021a794:	10800617 	ldw	r2,24(r2)
8021a798:	e0fff017 	ldw	r3,-64(fp)
8021a79c:	10c00035 	stwio	r3,0(r2)
      * Now that access to the registers is complete, release the registers
      * semaphore so that other threads can access the registers.
      */
     ALT_SEM_POST (dev->regs_lock);
     
     return 0;
8021a7a0:	0005883a 	mov	r2,zero
}
8021a7a4:	e037883a 	mov	sp,fp
8021a7a8:	df000017 	ldw	fp,0(sp)
8021a7ac:	dec00104 	addi	sp,sp,4
8021a7b0:	f800283a 	ret

8021a7b4 <alt_msgdma_start_prefetcher_with_std_desc_list>:
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{    
8021a7b4:	defff504 	addi	sp,sp,-44
8021a7b8:	dfc00a15 	stw	ra,40(sp)
8021a7bc:	df000915 	stw	fp,36(sp)
8021a7c0:	dc400815 	stw	r17,32(sp)
8021a7c4:	dc000715 	stw	r16,28(sp)
8021a7c8:	df000904 	addi	fp,sp,36
8021a7cc:	e13ff815 	stw	r4,-32(fp)
8021a7d0:	e17ff915 	stw	r5,-28(fp)
8021a7d4:	300b883a 	mov	r5,r6
8021a7d8:	3809883a 	mov	r4,r7
8021a7dc:	e0c00217 	ldw	r3,8(fp)
8021a7e0:	e0800317 	ldw	r2,12(fp)
8021a7e4:	e17ffa05 	stb	r5,-24(fp)
8021a7e8:	e13ffb05 	stb	r4,-20(fp)
8021a7ec:	e0fffc05 	stb	r3,-16(fp)
8021a7f0:	e0bffd05 	stb	r2,-12(fp)
    if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
8021a7f4:	e0bffc03 	ldbu	r2,-16(fp)
8021a7f8:	e0fffd03 	ldbu	r3,-12(fp)
8021a7fc:	180d883a 	mov	r6,r3
8021a800:	100b883a 	mov	r5,r2
8021a804:	e13ff917 	ldw	r4,-28(fp)
8021a808:	021a2a40 	call	8021a2a4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
8021a80c:	10000226 	beq	r2,zero,8021a818 <alt_msgdma_start_prefetcher_with_std_desc_list+0x64>
    {
        return -EINVAL;
8021a810:	00bffa84 	movi	r2,-22
8021a814:	00000b06 	br	8021a844 <alt_msgdma_start_prefetcher_with_std_desc_list+0x90>
    }

    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
8021a818:	e0bff917 	ldw	r2,-28(fp)
8021a81c:	1021883a 	mov	r16,r2
8021a820:	0023883a 	mov	r17,zero
8021a824:	e0fffa03 	ldbu	r3,-24(fp)
8021a828:	e0bffb03 	ldbu	r2,-20(fp)
8021a82c:	d8800015 	stw	r2,0(sp)
8021a830:	180f883a 	mov	r7,r3
8021a834:	800b883a 	mov	r5,r16
8021a838:	880d883a 	mov	r6,r17
8021a83c:	e13ff817 	ldw	r4,-32(fp)
8021a840:	021a4f40 	call	8021a4f4 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
8021a844:	e6fffe04 	addi	sp,fp,-8
8021a848:	dfc00317 	ldw	ra,12(sp)
8021a84c:	df000217 	ldw	fp,8(sp)
8021a850:	dc400117 	ldw	r17,4(sp)
8021a854:	dc000017 	ldw	r16,0(sp)
8021a858:	dec00404 	addi	sp,sp,16
8021a85c:	f800283a 	ret

8021a860 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{
8021a860:	defff504 	addi	sp,sp,-44
8021a864:	dfc00a15 	stw	ra,40(sp)
8021a868:	df000915 	stw	fp,36(sp)
8021a86c:	dc400815 	stw	r17,32(sp)
8021a870:	dc000715 	stw	r16,28(sp)
8021a874:	df000904 	addi	fp,sp,36
8021a878:	e13ff815 	stw	r4,-32(fp)
8021a87c:	e17ff915 	stw	r5,-28(fp)
8021a880:	300b883a 	mov	r5,r6
8021a884:	3809883a 	mov	r4,r7
8021a888:	e0c00217 	ldw	r3,8(fp)
8021a88c:	e0800317 	ldw	r2,12(fp)
8021a890:	e17ffa05 	stb	r5,-24(fp)
8021a894:	e13ffb05 	stb	r4,-20(fp)
8021a898:	e0fffc05 	stb	r3,-16(fp)
8021a89c:	e0bffd05 	stb	r2,-12(fp)
    
     if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
8021a8a0:	e0bffc03 	ldbu	r2,-16(fp)
8021a8a4:	e0fffd03 	ldbu	r3,-12(fp)
8021a8a8:	180d883a 	mov	r6,r3
8021a8ac:	100b883a 	mov	r5,r2
8021a8b0:	e13ff917 	ldw	r4,-28(fp)
8021a8b4:	021a3b00 	call	8021a3b0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8021a8b8:	10000226 	beq	r2,zero,8021a8c4 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x64>
    {
        return -EINVAL;
8021a8bc:	00bffa84 	movi	r2,-22
8021a8c0:	00000b06 	br	8021a8f0 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x90>
    }
        
    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
8021a8c4:	e0bff917 	ldw	r2,-28(fp)
8021a8c8:	1021883a 	mov	r16,r2
8021a8cc:	0023883a 	mov	r17,zero
8021a8d0:	e0fffa03 	ldbu	r3,-24(fp)
8021a8d4:	e0bffb03 	ldbu	r2,-20(fp)
8021a8d8:	d8800015 	stw	r2,0(sp)
8021a8dc:	180f883a 	mov	r7,r3
8021a8e0:	800b883a 	mov	r5,r16
8021a8e4:	880d883a 	mov	r6,r17
8021a8e8:	e13ff817 	ldw	r4,-32(fp)
8021a8ec:	021a4f40 	call	8021a4f4 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
8021a8f0:	e6fffe04 	addi	sp,fp,-8
8021a8f4:	dfc00317 	ldw	ra,12(sp)
8021a8f8:	df000217 	ldw	fp,8(sp)
8021a8fc:	dc400117 	ldw	r17,4(sp)
8021a900:	dc000017 	ldw	r16,0(sp)
8021a904:	dec00404 	addi	sp,sp,16
8021a908:	f800283a 	ret

8021a90c <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
8021a90c:	defffc04 	addi	sp,sp,-16
8021a910:	dfc00315 	stw	ra,12(sp)
8021a914:	df000215 	stw	fp,8(sp)
8021a918:	df000204 	addi	fp,sp,8
8021a91c:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
8021a920:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
8021a924:	d1601104 	addi	r5,gp,-32700
8021a928:	e13fff17 	ldw	r4,-4(fp)
8021a92c:	021af080 	call	8021af08 <alt_find_dev>
8021a930:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8021a934:	e0bffe17 	ldw	r2,-8(fp)
8021a938:	1000041e 	bne	r2,zero,8021a94c <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
8021a93c:	0218c740 	call	80218c74 <alt_get_errno>
8021a940:	1007883a 	mov	r3,r2
8021a944:	008004c4 	movi	r2,19
8021a948:	18800015 	stw	r2,0(r3)
    }

    return dev;
8021a94c:	e0bffe17 	ldw	r2,-8(fp)
}
8021a950:	e037883a 	mov	sp,fp
8021a954:	dfc00117 	ldw	ra,4(sp)
8021a958:	df000017 	ldw	fp,0(sp)
8021a95c:	dec00204 	addi	sp,sp,8
8021a960:	f800283a 	ret

8021a964 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8021a964:	defff804 	addi	sp,sp,-32
8021a968:	dfc00715 	stw	ra,28(sp)
8021a96c:	df000615 	stw	fp,24(sp)
8021a970:	df000604 	addi	fp,sp,24
8021a974:	e13ffd15 	stw	r4,-12(fp)
8021a978:	e17ffe15 	stw	r5,-8(fp)
8021a97c:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8021a980:	e0bffd17 	ldw	r2,-12(fp)
8021a984:	10801783 	ldbu	r2,94(r2)
8021a988:	10803fcc 	andi	r2,r2,255
8021a98c:	10000b26 	beq	r2,zero,8021a9bc <alt_msgdma_init+0x58>
    {
        /* start prefetcher reset sequence */
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8021a990:	e0bffd17 	ldw	r2,-12(fp)
8021a994:	10800617 	ldw	r2,24(r2)
8021a998:	00c00104 	movi	r3,4
8021a99c:	10c00035 	stwio	r3,0(r2)
                ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
        /* wait until hw clears the bit */
        while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8021a9a0:	0001883a 	nop
8021a9a4:	e0bffd17 	ldw	r2,-12(fp)
8021a9a8:	10800617 	ldw	r2,24(r2)
8021a9ac:	10800037 	ldwio	r2,0(r2)
8021a9b0:	1080010c 	andi	r2,r2,4
8021a9b4:	1005d0ba 	srai	r2,r2,2
8021a9b8:	103ffa1e 	bne	r2,zero,8021a9a4 <__reset+0xfa1fa9a4>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8021a9bc:	e0bffd17 	ldw	r2,-12(fp)
8021a9c0:	10800317 	ldw	r2,12(r2)
8021a9c4:	10800104 	addi	r2,r2,4
8021a9c8:	00c00084 	movi	r3,2
8021a9cc:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8021a9d0:	0001883a 	nop
8021a9d4:	e0bffd17 	ldw	r2,-12(fp)
8021a9d8:	10800317 	ldw	r2,12(r2)
8021a9dc:	10800037 	ldwio	r2,0(r2)
            & ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8021a9e0:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8021a9e4:	103ffb1e 	bne	r2,zero,8021a9d4 <__reset+0xfa1fa9d4>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8021a9e8:	e0bffd17 	ldw	r2,-12(fp)
8021a9ec:	10800317 	ldw	r2,12(r2)
8021a9f0:	10800104 	addi	r2,r2,4
8021a9f4:	10800037 	ldwio	r2,0(r2)
8021a9f8:	1007883a 	mov	r3,r2
8021a9fc:	00bffbc4 	movi	r2,-17
8021aa00:	1884703a 	and	r2,r3,r2
8021aa04:	e0bffb15 	stw	r2,-20(fp)
            & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8021aa08:	e0bffb17 	ldw	r2,-20(fp)
8021aa0c:	10800814 	ori	r2,r2,32
8021aa10:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8021aa14:	e0bffd17 	ldw	r2,-12(fp)
8021aa18:	10800317 	ldw	r2,12(r2)
8021aa1c:	10800104 	addi	r2,r2,4
8021aa20:	e0fffb17 	ldw	r3,-20(fp)
8021aa24:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8021aa28:	e0bffd17 	ldw	r2,-12(fp)
8021aa2c:	10800317 	ldw	r2,12(r2)
8021aa30:	e0fffd17 	ldw	r3,-12(fp)
8021aa34:	18c00317 	ldw	r3,12(r3)
8021aa38:	18c00037 	ldwio	r3,0(r3)
8021aa3c:	10c00035 	stwio	r3,0(r2)
            IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
8021aa40:	e0bffd17 	ldw	r2,-12(fp)
8021aa44:	10801783 	ldbu	r2,94(r2)
8021aa48:	10803fcc 	andi	r2,r2,255
8021aa4c:	10000826 	beq	r2,zero,8021aa70 <alt_msgdma_init+0x10c>
    {
        /* clear all status bits that are set, since theyre W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
8021aa50:	e0bffd17 	ldw	r2,-12(fp)
8021aa54:	10800617 	ldw	r2,24(r2)
8021aa58:	10800404 	addi	r2,r2,16
8021aa5c:	e0fffd17 	ldw	r3,-12(fp)
8021aa60:	18c00617 	ldw	r3,24(r3)
8021aa64:	18c00404 	addi	r3,r3,16
8021aa68:	18c00037 	ldwio	r3,0(r3)
8021aa6c:	10c00035 	stwio	r3,0(r2)
                IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8021aa70:	d1601104 	addi	r5,gp,-32700
8021aa74:	e13ffd17 	ldw	r4,-12(fp)
8021aa78:	021ada40 	call	8021ada4 <alt_dev_llist_insert>
8021aa7c:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8021aa80:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
8021aa84:	e0bffc17 	ldw	r2,-16(fp)
8021aa88:	1000081e 	bne	r2,zero,8021aaac <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8021aa8c:	d8000015 	stw	zero,0(sp)
8021aa90:	e1fffd17 	ldw	r7,-12(fp)
8021aa94:	01a008b4 	movhi	r6,32802
8021aa98:	31a39c04 	addi	r6,r6,-29072
8021aa9c:	e17fff17 	ldw	r5,-4(fp)
8021aaa0:	e13ffe17 	ldw	r4,-8(fp)
8021aaa4:	021af980 	call	8021af98 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8021aaa8:	00000406 	br	8021aabc <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8021aaac:	012008b4 	movhi	r4,32802
8021aab0:	21375c04 	addi	r4,r4,-8848
8021aab4:	021b5cc0 	call	8021b5cc <alt_printf>
    }
    
    return;
8021aab8:	0001883a 	nop

}
8021aabc:	e037883a 	mov	sp,fp
8021aac0:	dfc00117 	ldw	ra,4(sp)
8021aac4:	df000017 	ldw	fp,0(sp)
8021aac8:	dec00204 	addi	sp,sp,8
8021aacc:	f800283a 	ret

8021aad0 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
    alt_msgdma_dev *dev,
    alt_msgdma_callback callback,
    alt_u32 control,
    void *context)
{
8021aad0:	defffb04 	addi	sp,sp,-20
8021aad4:	df000415 	stw	fp,16(sp)
8021aad8:	df000404 	addi	fp,sp,16
8021aadc:	e13ffc15 	stw	r4,-16(fp)
8021aae0:	e17ffd15 	stw	r5,-12(fp)
8021aae4:	e1bffe15 	stw	r6,-8(fp)
8021aae8:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8021aaec:	e0bffc17 	ldw	r2,-16(fp)
8021aaf0:	e0fffd17 	ldw	r3,-12(fp)
8021aaf4:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8021aaf8:	e0bffc17 	ldw	r2,-16(fp)
8021aafc:	e0ffff17 	ldw	r3,-4(fp)
8021ab00:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8021ab04:	e0bffc17 	ldw	r2,-16(fp)
8021ab08:	e0fffe17 	ldw	r3,-8(fp)
8021ab0c:	10c00d15 	stw	r3,52(r2)

    return ;
8021ab10:	0001883a 	nop
}
8021ab14:	e037883a 	mov	sp,fp
8021ab18:	df000017 	ldw	fp,0(sp)
8021ab1c:	dec00104 	addi	sp,sp,4
8021ab20:	f800283a 	ret

8021ab24 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8021ab24:	defffc04 	addi	sp,sp,-16
8021ab28:	dfc00315 	stw	ra,12(sp)
8021ab2c:	df000215 	stw	fp,8(sp)
8021ab30:	df000204 	addi	fp,sp,8
8021ab34:	e13ffe15 	stw	r4,-8(fp)
8021ab38:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
8021ab3c:	000d883a 	mov	r6,zero
8021ab40:	e17fff17 	ldw	r5,-4(fp)
8021ab44:	e13ffe17 	ldw	r4,-8(fp)
8021ab48:	02191d40 	call	802191d4 <alt_msgdma_descriptor_async_transfer>

}
8021ab4c:	e037883a 	mov	sp,fp
8021ab50:	dfc00117 	ldw	ra,4(sp)
8021ab54:	df000017 	ldw	fp,0(sp)
8021ab58:	dec00204 	addi	sp,sp,8
8021ab5c:	f800283a 	ret

8021ab60 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
8021ab60:	defffc04 	addi	sp,sp,-16
8021ab64:	dfc00315 	stw	ra,12(sp)
8021ab68:	df000215 	stw	fp,8(sp)
8021ab6c:	df000204 	addi	fp,sp,8
8021ab70:	e13ffe15 	stw	r4,-8(fp)
8021ab74:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
8021ab78:	e1bfff17 	ldw	r6,-4(fp)
8021ab7c:	000b883a 	mov	r5,zero
8021ab80:	e13ffe17 	ldw	r4,-8(fp)
8021ab84:	02191d40 	call	802191d4 <alt_msgdma_descriptor_async_transfer>
}
8021ab88:	e037883a 	mov	sp,fp
8021ab8c:	dfc00117 	ldw	ra,4(sp)
8021ab90:	df000017 	ldw	fp,0(sp)
8021ab94:	dec00204 	addi	sp,sp,8
8021ab98:	f800283a 	ret

8021ab9c <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8021ab9c:	defffc04 	addi	sp,sp,-16
8021aba0:	dfc00315 	stw	ra,12(sp)
8021aba4:	df000215 	stw	fp,8(sp)
8021aba8:	df000204 	addi	fp,sp,8
8021abac:	e13ffe15 	stw	r4,-8(fp)
8021abb0:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
8021abb4:	000d883a 	mov	r6,zero
8021abb8:	e17fff17 	ldw	r5,-4(fp)
8021abbc:	e13ffe17 	ldw	r4,-8(fp)
8021abc0:	02194a40 	call	802194a4 <alt_msgdma_descriptor_sync_transfer>
}
8021abc4:	e037883a 	mov	sp,fp
8021abc8:	dfc00117 	ldw	ra,4(sp)
8021abcc:	df000017 	ldw	fp,0(sp)
8021abd0:	dec00204 	addi	sp,sp,8
8021abd4:	f800283a 	ret

8021abd8 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
8021abd8:	defffc04 	addi	sp,sp,-16
8021abdc:	dfc00315 	stw	ra,12(sp)
8021abe0:	df000215 	stw	fp,8(sp)
8021abe4:	df000204 	addi	fp,sp,8
8021abe8:	e13ffe15 	stw	r4,-8(fp)
8021abec:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8021abf0:	e1bfff17 	ldw	r6,-4(fp)
8021abf4:	000b883a 	mov	r5,zero
8021abf8:	e13ffe17 	ldw	r4,-8(fp)
8021abfc:	02194a40 	call	802194a4 <alt_msgdma_descriptor_sync_transfer>
}
8021ac00:	e037883a 	mov	sp,fp
8021ac04:	dfc00117 	ldw	ra,4(sp)
8021ac08:	df000017 	ldw	fp,0(sp)
8021ac0c:	dec00204 	addi	sp,sp,8
8021ac10:	f800283a 	ret

8021ac14 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8021ac14:	defff504 	addi	sp,sp,-44
8021ac18:	df000a15 	stw	fp,40(sp)
8021ac1c:	df000a04 	addi	fp,sp,40
8021ac20:	e13ffc15 	stw	r4,-16(fp)
8021ac24:	e17ffd15 	stw	r5,-12(fp)
8021ac28:	e1bffe15 	stw	r6,-8(fp)
8021ac2c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
8021ac30:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8021ac34:	d0a02c17 	ldw	r2,-32592(gp)
  
  if (alt_ticks_per_second ())
8021ac38:	10003c26 	beq	r2,zero,8021ad2c <alt_alarm_start+0x118>
  {
    if (alarm)
8021ac3c:	e0bffc17 	ldw	r2,-16(fp)
8021ac40:	10003826 	beq	r2,zero,8021ad24 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8021ac44:	e0bffc17 	ldw	r2,-16(fp)
8021ac48:	e0fffe17 	ldw	r3,-8(fp)
8021ac4c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
8021ac50:	e0bffc17 	ldw	r2,-16(fp)
8021ac54:	e0ffff17 	ldw	r3,-4(fp)
8021ac58:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021ac5c:	0005303a 	rdctl	r2,status
8021ac60:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021ac64:	e0fff917 	ldw	r3,-28(fp)
8021ac68:	00bfff84 	movi	r2,-2
8021ac6c:	1884703a 	and	r2,r3,r2
8021ac70:	1001703a 	wrctl	status,r2
  
  return context;
8021ac74:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
8021ac78:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8021ac7c:	d0a02d17 	ldw	r2,-32588(gp)
      
      current_nticks = alt_nticks();
8021ac80:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
8021ac84:	e0fffd17 	ldw	r3,-12(fp)
8021ac88:	e0bff617 	ldw	r2,-40(fp)
8021ac8c:	1885883a 	add	r2,r3,r2
8021ac90:	10c00044 	addi	r3,r2,1
8021ac94:	e0bffc17 	ldw	r2,-16(fp)
8021ac98:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8021ac9c:	e0bffc17 	ldw	r2,-16(fp)
8021aca0:	10c00217 	ldw	r3,8(r2)
8021aca4:	e0bff617 	ldw	r2,-40(fp)
8021aca8:	1880042e 	bgeu	r3,r2,8021acbc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8021acac:	e0bffc17 	ldw	r2,-16(fp)
8021acb0:	00c00044 	movi	r3,1
8021acb4:	10c00405 	stb	r3,16(r2)
8021acb8:	00000206 	br	8021acc4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8021acbc:	e0bffc17 	ldw	r2,-16(fp)
8021acc0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
8021acc4:	e0bffc17 	ldw	r2,-16(fp)
8021acc8:	d0e00f04 	addi	r3,gp,-32708
8021accc:	e0fffa15 	stw	r3,-24(fp)
8021acd0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8021acd4:	e0bffb17 	ldw	r2,-20(fp)
8021acd8:	e0fffa17 	ldw	r3,-24(fp)
8021acdc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8021ace0:	e0bffa17 	ldw	r2,-24(fp)
8021ace4:	10c00017 	ldw	r3,0(r2)
8021ace8:	e0bffb17 	ldw	r2,-20(fp)
8021acec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8021acf0:	e0bffa17 	ldw	r2,-24(fp)
8021acf4:	10800017 	ldw	r2,0(r2)
8021acf8:	e0fffb17 	ldw	r3,-20(fp)
8021acfc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8021ad00:	e0bffa17 	ldw	r2,-24(fp)
8021ad04:	e0fffb17 	ldw	r3,-20(fp)
8021ad08:	10c00015 	stw	r3,0(r2)
8021ad0c:	e0bff817 	ldw	r2,-32(fp)
8021ad10:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021ad14:	e0bff717 	ldw	r2,-36(fp)
8021ad18:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8021ad1c:	0005883a 	mov	r2,zero
8021ad20:	00000306 	br	8021ad30 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
8021ad24:	00bffa84 	movi	r2,-22
8021ad28:	00000106 	br	8021ad30 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
8021ad2c:	00bfde84 	movi	r2,-134
  }
}
8021ad30:	e037883a 	mov	sp,fp
8021ad34:	df000017 	ldw	fp,0(sp)
8021ad38:	dec00104 	addi	sp,sp,4
8021ad3c:	f800283a 	ret

8021ad40 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
8021ad40:	defffd04 	addi	sp,sp,-12
8021ad44:	df000215 	stw	fp,8(sp)
8021ad48:	df000204 	addi	fp,sp,8
8021ad4c:	e13ffe15 	stw	r4,-8(fp)
8021ad50:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8021ad54:	0001883a 	nop
8021ad58:	e037883a 	mov	sp,fp
8021ad5c:	df000017 	ldw	fp,0(sp)
8021ad60:	dec00104 	addi	sp,sp,4
8021ad64:	f800283a 	ret

8021ad68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021ad68:	defffe04 	addi	sp,sp,-8
8021ad6c:	dfc00115 	stw	ra,4(sp)
8021ad70:	df000015 	stw	fp,0(sp)
8021ad74:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021ad78:	d0a00c17 	ldw	r2,-32720(gp)
8021ad7c:	10000326 	beq	r2,zero,8021ad8c <alt_get_errno+0x24>
8021ad80:	d0a00c17 	ldw	r2,-32720(gp)
8021ad84:	103ee83a 	callr	r2
8021ad88:	00000106 	br	8021ad90 <alt_get_errno+0x28>
8021ad8c:	d0a02704 	addi	r2,gp,-32612
}
8021ad90:	e037883a 	mov	sp,fp
8021ad94:	dfc00117 	ldw	ra,4(sp)
8021ad98:	df000017 	ldw	fp,0(sp)
8021ad9c:	dec00204 	addi	sp,sp,8
8021ada0:	f800283a 	ret

8021ada4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
8021ada4:	defffa04 	addi	sp,sp,-24
8021ada8:	dfc00515 	stw	ra,20(sp)
8021adac:	df000415 	stw	fp,16(sp)
8021adb0:	df000404 	addi	fp,sp,16
8021adb4:	e13ffe15 	stw	r4,-8(fp)
8021adb8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
8021adbc:	e0bffe17 	ldw	r2,-8(fp)
8021adc0:	10000326 	beq	r2,zero,8021add0 <alt_dev_llist_insert+0x2c>
8021adc4:	e0bffe17 	ldw	r2,-8(fp)
8021adc8:	10800217 	ldw	r2,8(r2)
8021adcc:	1000061e 	bne	r2,zero,8021ade8 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
8021add0:	021ad680 	call	8021ad68 <alt_get_errno>
8021add4:	1007883a 	mov	r3,r2
8021add8:	00800584 	movi	r2,22
8021addc:	18800015 	stw	r2,0(r3)
    return -EINVAL;
8021ade0:	00bffa84 	movi	r2,-22
8021ade4:	00001306 	br	8021ae34 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8021ade8:	e0bffe17 	ldw	r2,-8(fp)
8021adec:	e0ffff17 	ldw	r3,-4(fp)
8021adf0:	e0fffc15 	stw	r3,-16(fp)
8021adf4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8021adf8:	e0bffd17 	ldw	r2,-12(fp)
8021adfc:	e0fffc17 	ldw	r3,-16(fp)
8021ae00:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8021ae04:	e0bffc17 	ldw	r2,-16(fp)
8021ae08:	10c00017 	ldw	r3,0(r2)
8021ae0c:	e0bffd17 	ldw	r2,-12(fp)
8021ae10:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8021ae14:	e0bffc17 	ldw	r2,-16(fp)
8021ae18:	10800017 	ldw	r2,0(r2)
8021ae1c:	e0fffd17 	ldw	r3,-12(fp)
8021ae20:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8021ae24:	e0bffc17 	ldw	r2,-16(fp)
8021ae28:	e0fffd17 	ldw	r3,-12(fp)
8021ae2c:	10c00015 	stw	r3,0(r2)

  return 0;  
8021ae30:	0005883a 	mov	r2,zero
}
8021ae34:	e037883a 	mov	sp,fp
8021ae38:	dfc00117 	ldw	ra,4(sp)
8021ae3c:	df000017 	ldw	fp,0(sp)
8021ae40:	dec00204 	addi	sp,sp,8
8021ae44:	f800283a 	ret

8021ae48 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8021ae48:	defffd04 	addi	sp,sp,-12
8021ae4c:	dfc00215 	stw	ra,8(sp)
8021ae50:	df000115 	stw	fp,4(sp)
8021ae54:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8021ae58:	00a008b4 	movhi	r2,32802
8021ae5c:	10afe604 	addi	r2,r2,-16488
8021ae60:	e0bfff15 	stw	r2,-4(fp)
8021ae64:	00000606 	br	8021ae80 <_do_ctors+0x38>
        (*ctor) (); 
8021ae68:	e0bfff17 	ldw	r2,-4(fp)
8021ae6c:	10800017 	ldw	r2,0(r2)
8021ae70:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8021ae74:	e0bfff17 	ldw	r2,-4(fp)
8021ae78:	10bfff04 	addi	r2,r2,-4
8021ae7c:	e0bfff15 	stw	r2,-4(fp)
8021ae80:	e0ffff17 	ldw	r3,-4(fp)
8021ae84:	00a008b4 	movhi	r2,32802
8021ae88:	10afe704 	addi	r2,r2,-16484
8021ae8c:	18bff62e 	bgeu	r3,r2,8021ae68 <__reset+0xfa1fae68>
        (*ctor) (); 
}
8021ae90:	0001883a 	nop
8021ae94:	e037883a 	mov	sp,fp
8021ae98:	dfc00117 	ldw	ra,4(sp)
8021ae9c:	df000017 	ldw	fp,0(sp)
8021aea0:	dec00204 	addi	sp,sp,8
8021aea4:	f800283a 	ret

8021aea8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8021aea8:	defffd04 	addi	sp,sp,-12
8021aeac:	dfc00215 	stw	ra,8(sp)
8021aeb0:	df000115 	stw	fp,4(sp)
8021aeb4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8021aeb8:	00a008b4 	movhi	r2,32802
8021aebc:	10afe604 	addi	r2,r2,-16488
8021aec0:	e0bfff15 	stw	r2,-4(fp)
8021aec4:	00000606 	br	8021aee0 <_do_dtors+0x38>
        (*dtor) (); 
8021aec8:	e0bfff17 	ldw	r2,-4(fp)
8021aecc:	10800017 	ldw	r2,0(r2)
8021aed0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8021aed4:	e0bfff17 	ldw	r2,-4(fp)
8021aed8:	10bfff04 	addi	r2,r2,-4
8021aedc:	e0bfff15 	stw	r2,-4(fp)
8021aee0:	e0ffff17 	ldw	r3,-4(fp)
8021aee4:	00a008b4 	movhi	r2,32802
8021aee8:	10afe704 	addi	r2,r2,-16484
8021aeec:	18bff62e 	bgeu	r3,r2,8021aec8 <__reset+0xfa1faec8>
        (*dtor) (); 
}
8021aef0:	0001883a 	nop
8021aef4:	e037883a 	mov	sp,fp
8021aef8:	dfc00117 	ldw	ra,4(sp)
8021aefc:	df000017 	ldw	fp,0(sp)
8021af00:	dec00204 	addi	sp,sp,8
8021af04:	f800283a 	ret

8021af08 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8021af08:	defffa04 	addi	sp,sp,-24
8021af0c:	dfc00515 	stw	ra,20(sp)
8021af10:	df000415 	stw	fp,16(sp)
8021af14:	df000404 	addi	fp,sp,16
8021af18:	e13ffe15 	stw	r4,-8(fp)
8021af1c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8021af20:	e0bfff17 	ldw	r2,-4(fp)
8021af24:	10800017 	ldw	r2,0(r2)
8021af28:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8021af2c:	e13ffe17 	ldw	r4,-8(fp)
8021af30:	0206de00 	call	80206de0 <strlen>
8021af34:	10800044 	addi	r2,r2,1
8021af38:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8021af3c:	00000d06 	br	8021af74 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8021af40:	e0bffc17 	ldw	r2,-16(fp)
8021af44:	10800217 	ldw	r2,8(r2)
8021af48:	e0fffd17 	ldw	r3,-12(fp)
8021af4c:	180d883a 	mov	r6,r3
8021af50:	e17ffe17 	ldw	r5,-8(fp)
8021af54:	1009883a 	mov	r4,r2
8021af58:	021baec0 	call	8021baec <memcmp>
8021af5c:	1000021e 	bne	r2,zero,8021af68 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8021af60:	e0bffc17 	ldw	r2,-16(fp)
8021af64:	00000706 	br	8021af84 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8021af68:	e0bffc17 	ldw	r2,-16(fp)
8021af6c:	10800017 	ldw	r2,0(r2)
8021af70:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8021af74:	e0fffc17 	ldw	r3,-16(fp)
8021af78:	e0bfff17 	ldw	r2,-4(fp)
8021af7c:	18bff01e 	bne	r3,r2,8021af40 <__reset+0xfa1faf40>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8021af80:	0005883a 	mov	r2,zero
}
8021af84:	e037883a 	mov	sp,fp
8021af88:	dfc00117 	ldw	ra,4(sp)
8021af8c:	df000017 	ldw	fp,0(sp)
8021af90:	dec00204 	addi	sp,sp,8
8021af94:	f800283a 	ret

8021af98 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021af98:	defff904 	addi	sp,sp,-28
8021af9c:	dfc00615 	stw	ra,24(sp)
8021afa0:	df000515 	stw	fp,20(sp)
8021afa4:	df000504 	addi	fp,sp,20
8021afa8:	e13ffc15 	stw	r4,-16(fp)
8021afac:	e17ffd15 	stw	r5,-12(fp)
8021afb0:	e1bffe15 	stw	r6,-8(fp)
8021afb4:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8021afb8:	e0800217 	ldw	r2,8(fp)
8021afbc:	d8800015 	stw	r2,0(sp)
8021afc0:	e1ffff17 	ldw	r7,-4(fp)
8021afc4:	e1bffe17 	ldw	r6,-8(fp)
8021afc8:	e17ffd17 	ldw	r5,-12(fp)
8021afcc:	e13ffc17 	ldw	r4,-16(fp)
8021afd0:	021b1480 	call	8021b148 <alt_iic_isr_register>
}  
8021afd4:	e037883a 	mov	sp,fp
8021afd8:	dfc00117 	ldw	ra,4(sp)
8021afdc:	df000017 	ldw	fp,0(sp)
8021afe0:	dec00204 	addi	sp,sp,8
8021afe4:	f800283a 	ret

8021afe8 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8021afe8:	defff904 	addi	sp,sp,-28
8021afec:	df000615 	stw	fp,24(sp)
8021aff0:	df000604 	addi	fp,sp,24
8021aff4:	e13ffe15 	stw	r4,-8(fp)
8021aff8:	e17fff15 	stw	r5,-4(fp)
8021affc:	e0bfff17 	ldw	r2,-4(fp)
8021b000:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021b004:	0005303a 	rdctl	r2,status
8021b008:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021b00c:	e0fffb17 	ldw	r3,-20(fp)
8021b010:	00bfff84 	movi	r2,-2
8021b014:	1884703a 	and	r2,r3,r2
8021b018:	1001703a 	wrctl	status,r2
  
  return context;
8021b01c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021b020:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8021b024:	00c00044 	movi	r3,1
8021b028:	e0bffa17 	ldw	r2,-24(fp)
8021b02c:	1884983a 	sll	r2,r3,r2
8021b030:	1007883a 	mov	r3,r2
8021b034:	d0a02817 	ldw	r2,-32608(gp)
8021b038:	1884b03a 	or	r2,r3,r2
8021b03c:	d0a02815 	stw	r2,-32608(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021b040:	d0a02817 	ldw	r2,-32608(gp)
8021b044:	100170fa 	wrctl	ienable,r2
8021b048:	e0bffc17 	ldw	r2,-16(fp)
8021b04c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021b050:	e0bffd17 	ldw	r2,-12(fp)
8021b054:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021b058:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8021b05c:	0001883a 	nop
}
8021b060:	e037883a 	mov	sp,fp
8021b064:	df000017 	ldw	fp,0(sp)
8021b068:	dec00104 	addi	sp,sp,4
8021b06c:	f800283a 	ret

8021b070 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8021b070:	defff904 	addi	sp,sp,-28
8021b074:	df000615 	stw	fp,24(sp)
8021b078:	df000604 	addi	fp,sp,24
8021b07c:	e13ffe15 	stw	r4,-8(fp)
8021b080:	e17fff15 	stw	r5,-4(fp)
8021b084:	e0bfff17 	ldw	r2,-4(fp)
8021b088:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021b08c:	0005303a 	rdctl	r2,status
8021b090:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021b094:	e0fffb17 	ldw	r3,-20(fp)
8021b098:	00bfff84 	movi	r2,-2
8021b09c:	1884703a 	and	r2,r3,r2
8021b0a0:	1001703a 	wrctl	status,r2
  
  return context;
8021b0a4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021b0a8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8021b0ac:	00c00044 	movi	r3,1
8021b0b0:	e0bffa17 	ldw	r2,-24(fp)
8021b0b4:	1884983a 	sll	r2,r3,r2
8021b0b8:	0084303a 	nor	r2,zero,r2
8021b0bc:	1007883a 	mov	r3,r2
8021b0c0:	d0a02817 	ldw	r2,-32608(gp)
8021b0c4:	1884703a 	and	r2,r3,r2
8021b0c8:	d0a02815 	stw	r2,-32608(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021b0cc:	d0a02817 	ldw	r2,-32608(gp)
8021b0d0:	100170fa 	wrctl	ienable,r2
8021b0d4:	e0bffc17 	ldw	r2,-16(fp)
8021b0d8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021b0dc:	e0bffd17 	ldw	r2,-12(fp)
8021b0e0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021b0e4:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8021b0e8:	0001883a 	nop
}
8021b0ec:	e037883a 	mov	sp,fp
8021b0f0:	df000017 	ldw	fp,0(sp)
8021b0f4:	dec00104 	addi	sp,sp,4
8021b0f8:	f800283a 	ret

8021b0fc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8021b0fc:	defffc04 	addi	sp,sp,-16
8021b100:	df000315 	stw	fp,12(sp)
8021b104:	df000304 	addi	fp,sp,12
8021b108:	e13ffe15 	stw	r4,-8(fp)
8021b10c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8021b110:	000530fa 	rdctl	r2,ienable
8021b114:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8021b118:	00c00044 	movi	r3,1
8021b11c:	e0bfff17 	ldw	r2,-4(fp)
8021b120:	1884983a 	sll	r2,r3,r2
8021b124:	1007883a 	mov	r3,r2
8021b128:	e0bffd17 	ldw	r2,-12(fp)
8021b12c:	1884703a 	and	r2,r3,r2
8021b130:	1004c03a 	cmpne	r2,r2,zero
8021b134:	10803fcc 	andi	r2,r2,255
}
8021b138:	e037883a 	mov	sp,fp
8021b13c:	df000017 	ldw	fp,0(sp)
8021b140:	dec00104 	addi	sp,sp,4
8021b144:	f800283a 	ret

8021b148 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021b148:	defff504 	addi	sp,sp,-44
8021b14c:	dfc00a15 	stw	ra,40(sp)
8021b150:	df000915 	stw	fp,36(sp)
8021b154:	df000904 	addi	fp,sp,36
8021b158:	e13ffc15 	stw	r4,-16(fp)
8021b15c:	e17ffd15 	stw	r5,-12(fp)
8021b160:	e1bffe15 	stw	r6,-8(fp)
8021b164:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8021b168:	00bffa84 	movi	r2,-22
8021b16c:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8021b170:	e0bffd17 	ldw	r2,-12(fp)
8021b174:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8021b178:	e0bff817 	ldw	r2,-32(fp)
8021b17c:	10800808 	cmpgei	r2,r2,32
8021b180:	1000271e 	bne	r2,zero,8021b220 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021b184:	0005303a 	rdctl	r2,status
8021b188:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021b18c:	e0fffb17 	ldw	r3,-20(fp)
8021b190:	00bfff84 	movi	r2,-2
8021b194:	1884703a 	and	r2,r3,r2
8021b198:	1001703a 	wrctl	status,r2
  
  return context;
8021b19c:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8021b1a0:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8021b1a4:	00a008b4 	movhi	r2,32802
8021b1a8:	10bff804 	addi	r2,r2,-32
8021b1ac:	e0fff817 	ldw	r3,-32(fp)
8021b1b0:	180690fa 	slli	r3,r3,3
8021b1b4:	10c5883a 	add	r2,r2,r3
8021b1b8:	e0fffe17 	ldw	r3,-8(fp)
8021b1bc:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8021b1c0:	00a008b4 	movhi	r2,32802
8021b1c4:	10bff804 	addi	r2,r2,-32
8021b1c8:	e0fff817 	ldw	r3,-32(fp)
8021b1cc:	180690fa 	slli	r3,r3,3
8021b1d0:	10c5883a 	add	r2,r2,r3
8021b1d4:	10800104 	addi	r2,r2,4
8021b1d8:	e0ffff17 	ldw	r3,-4(fp)
8021b1dc:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8021b1e0:	e0bffe17 	ldw	r2,-8(fp)
8021b1e4:	10000526 	beq	r2,zero,8021b1fc <alt_iic_isr_register+0xb4>
8021b1e8:	e0bff817 	ldw	r2,-32(fp)
8021b1ec:	100b883a 	mov	r5,r2
8021b1f0:	e13ffc17 	ldw	r4,-16(fp)
8021b1f4:	021afe80 	call	8021afe8 <alt_ic_irq_enable>
8021b1f8:	00000406 	br	8021b20c <alt_iic_isr_register+0xc4>
8021b1fc:	e0bff817 	ldw	r2,-32(fp)
8021b200:	100b883a 	mov	r5,r2
8021b204:	e13ffc17 	ldw	r4,-16(fp)
8021b208:	021b0700 	call	8021b070 <alt_ic_irq_disable>
8021b20c:	e0bff715 	stw	r2,-36(fp)
8021b210:	e0bffa17 	ldw	r2,-24(fp)
8021b214:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021b218:	e0bff917 	ldw	r2,-28(fp)
8021b21c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8021b220:	e0bff717 	ldw	r2,-36(fp)
}
8021b224:	e037883a 	mov	sp,fp
8021b228:	dfc00117 	ldw	ra,4(sp)
8021b22c:	df000017 	ldw	fp,0(sp)
8021b230:	dec00204 	addi	sp,sp,8
8021b234:	f800283a 	ret

8021b238 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8021b238:	defff904 	addi	sp,sp,-28
8021b23c:	dfc00615 	stw	ra,24(sp)
8021b240:	df000515 	stw	fp,20(sp)
8021b244:	df000504 	addi	fp,sp,20
8021b248:	e13ffc15 	stw	r4,-16(fp)
8021b24c:	e17ffd15 	stw	r5,-12(fp)
8021b250:	e1bffe15 	stw	r6,-8(fp)
8021b254:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8021b258:	e1bfff17 	ldw	r6,-4(fp)
8021b25c:	e17ffe17 	ldw	r5,-8(fp)
8021b260:	e13ffd17 	ldw	r4,-12(fp)
8021b264:	021b4780 	call	8021b478 <open>
8021b268:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8021b26c:	e0bffb17 	ldw	r2,-20(fp)
8021b270:	10001c16 	blt	r2,zero,8021b2e4 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8021b274:	00a008b4 	movhi	r2,32802
8021b278:	10b99704 	addi	r2,r2,-6564
8021b27c:	e0fffb17 	ldw	r3,-20(fp)
8021b280:	18c00324 	muli	r3,r3,12
8021b284:	10c5883a 	add	r2,r2,r3
8021b288:	10c00017 	ldw	r3,0(r2)
8021b28c:	e0bffc17 	ldw	r2,-16(fp)
8021b290:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8021b294:	00a008b4 	movhi	r2,32802
8021b298:	10b99704 	addi	r2,r2,-6564
8021b29c:	e0fffb17 	ldw	r3,-20(fp)
8021b2a0:	18c00324 	muli	r3,r3,12
8021b2a4:	10c5883a 	add	r2,r2,r3
8021b2a8:	10800104 	addi	r2,r2,4
8021b2ac:	10c00017 	ldw	r3,0(r2)
8021b2b0:	e0bffc17 	ldw	r2,-16(fp)
8021b2b4:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8021b2b8:	00a008b4 	movhi	r2,32802
8021b2bc:	10b99704 	addi	r2,r2,-6564
8021b2c0:	e0fffb17 	ldw	r3,-20(fp)
8021b2c4:	18c00324 	muli	r3,r3,12
8021b2c8:	10c5883a 	add	r2,r2,r3
8021b2cc:	10800204 	addi	r2,r2,8
8021b2d0:	10c00017 	ldw	r3,0(r2)
8021b2d4:	e0bffc17 	ldw	r2,-16(fp)
8021b2d8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8021b2dc:	e13ffb17 	ldw	r4,-20(fp)
8021b2e0:	02172d00 	call	802172d0 <alt_release_fd>
  }
} 
8021b2e4:	0001883a 	nop
8021b2e8:	e037883a 	mov	sp,fp
8021b2ec:	dfc00117 	ldw	ra,4(sp)
8021b2f0:	df000017 	ldw	fp,0(sp)
8021b2f4:	dec00204 	addi	sp,sp,8
8021b2f8:	f800283a 	ret

8021b2fc <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8021b2fc:	defffb04 	addi	sp,sp,-20
8021b300:	dfc00415 	stw	ra,16(sp)
8021b304:	df000315 	stw	fp,12(sp)
8021b308:	df000304 	addi	fp,sp,12
8021b30c:	e13ffd15 	stw	r4,-12(fp)
8021b310:	e17ffe15 	stw	r5,-8(fp)
8021b314:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8021b318:	01c07fc4 	movi	r7,511
8021b31c:	01800044 	movi	r6,1
8021b320:	e17ffd17 	ldw	r5,-12(fp)
8021b324:	012008b4 	movhi	r4,32802
8021b328:	21399a04 	addi	r4,r4,-6552
8021b32c:	021b2380 	call	8021b238 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8021b330:	01c07fc4 	movi	r7,511
8021b334:	000d883a 	mov	r6,zero
8021b338:	e17ffe17 	ldw	r5,-8(fp)
8021b33c:	012008b4 	movhi	r4,32802
8021b340:	21399704 	addi	r4,r4,-6564
8021b344:	021b2380 	call	8021b238 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8021b348:	01c07fc4 	movi	r7,511
8021b34c:	01800044 	movi	r6,1
8021b350:	e17fff17 	ldw	r5,-4(fp)
8021b354:	012008b4 	movhi	r4,32802
8021b358:	21399d04 	addi	r4,r4,-6540
8021b35c:	021b2380 	call	8021b238 <alt_open_fd>
}  
8021b360:	0001883a 	nop
8021b364:	e037883a 	mov	sp,fp
8021b368:	dfc00117 	ldw	ra,4(sp)
8021b36c:	df000017 	ldw	fp,0(sp)
8021b370:	dec00204 	addi	sp,sp,8
8021b374:	f800283a 	ret

8021b378 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021b378:	defffe04 	addi	sp,sp,-8
8021b37c:	dfc00115 	stw	ra,4(sp)
8021b380:	df000015 	stw	fp,0(sp)
8021b384:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021b388:	d0a00c17 	ldw	r2,-32720(gp)
8021b38c:	10000326 	beq	r2,zero,8021b39c <alt_get_errno+0x24>
8021b390:	d0a00c17 	ldw	r2,-32720(gp)
8021b394:	103ee83a 	callr	r2
8021b398:	00000106 	br	8021b3a0 <alt_get_errno+0x28>
8021b39c:	d0a02704 	addi	r2,gp,-32612
}
8021b3a0:	e037883a 	mov	sp,fp
8021b3a4:	dfc00117 	ldw	ra,4(sp)
8021b3a8:	df000017 	ldw	fp,0(sp)
8021b3ac:	dec00204 	addi	sp,sp,8
8021b3b0:	f800283a 	ret

8021b3b4 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8021b3b4:	defffd04 	addi	sp,sp,-12
8021b3b8:	df000215 	stw	fp,8(sp)
8021b3bc:	df000204 	addi	fp,sp,8
8021b3c0:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8021b3c4:	e0bfff17 	ldw	r2,-4(fp)
8021b3c8:	10800217 	ldw	r2,8(r2)
8021b3cc:	10d00034 	orhi	r3,r2,16384
8021b3d0:	e0bfff17 	ldw	r2,-4(fp)
8021b3d4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021b3d8:	e03ffe15 	stw	zero,-8(fp)
8021b3dc:	00001d06 	br	8021b454 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8021b3e0:	00a008b4 	movhi	r2,32802
8021b3e4:	10b99704 	addi	r2,r2,-6564
8021b3e8:	e0fffe17 	ldw	r3,-8(fp)
8021b3ec:	18c00324 	muli	r3,r3,12
8021b3f0:	10c5883a 	add	r2,r2,r3
8021b3f4:	10c00017 	ldw	r3,0(r2)
8021b3f8:	e0bfff17 	ldw	r2,-4(fp)
8021b3fc:	10800017 	ldw	r2,0(r2)
8021b400:	1880111e 	bne	r3,r2,8021b448 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021b404:	00a008b4 	movhi	r2,32802
8021b408:	10b99704 	addi	r2,r2,-6564
8021b40c:	e0fffe17 	ldw	r3,-8(fp)
8021b410:	18c00324 	muli	r3,r3,12
8021b414:	10c5883a 	add	r2,r2,r3
8021b418:	10800204 	addi	r2,r2,8
8021b41c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8021b420:	1000090e 	bge	r2,zero,8021b448 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8021b424:	e0bffe17 	ldw	r2,-8(fp)
8021b428:	10c00324 	muli	r3,r2,12
8021b42c:	00a008b4 	movhi	r2,32802
8021b430:	10b99704 	addi	r2,r2,-6564
8021b434:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021b438:	e0bfff17 	ldw	r2,-4(fp)
8021b43c:	18800226 	beq	r3,r2,8021b448 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8021b440:	00bffcc4 	movi	r2,-13
8021b444:	00000806 	br	8021b468 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021b448:	e0bffe17 	ldw	r2,-8(fp)
8021b44c:	10800044 	addi	r2,r2,1
8021b450:	e0bffe15 	stw	r2,-8(fp)
8021b454:	d0a00b17 	ldw	r2,-32724(gp)
8021b458:	1007883a 	mov	r3,r2
8021b45c:	e0bffe17 	ldw	r2,-8(fp)
8021b460:	18bfdf2e 	bgeu	r3,r2,8021b3e0 <__reset+0xfa1fb3e0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8021b464:	0005883a 	mov	r2,zero
}
8021b468:	e037883a 	mov	sp,fp
8021b46c:	df000017 	ldw	fp,0(sp)
8021b470:	dec00104 	addi	sp,sp,4
8021b474:	f800283a 	ret

8021b478 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8021b478:	defff604 	addi	sp,sp,-40
8021b47c:	dfc00915 	stw	ra,36(sp)
8021b480:	df000815 	stw	fp,32(sp)
8021b484:	df000804 	addi	fp,sp,32
8021b488:	e13ffd15 	stw	r4,-12(fp)
8021b48c:	e17ffe15 	stw	r5,-8(fp)
8021b490:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8021b494:	00bfffc4 	movi	r2,-1
8021b498:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8021b49c:	00bffb44 	movi	r2,-19
8021b4a0:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8021b4a4:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8021b4a8:	d1600904 	addi	r5,gp,-32732
8021b4ac:	e13ffd17 	ldw	r4,-12(fp)
8021b4b0:	021af080 	call	8021af08 <alt_find_dev>
8021b4b4:	e0bff815 	stw	r2,-32(fp)
8021b4b8:	e0bff817 	ldw	r2,-32(fp)
8021b4bc:	1000051e 	bne	r2,zero,8021b4d4 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8021b4c0:	e13ffd17 	ldw	r4,-12(fp)
8021b4c4:	021b8580 	call	8021b858 <alt_find_file>
8021b4c8:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8021b4cc:	00800044 	movi	r2,1
8021b4d0:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8021b4d4:	e0bff817 	ldw	r2,-32(fp)
8021b4d8:	10002926 	beq	r2,zero,8021b580 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8021b4dc:	e13ff817 	ldw	r4,-32(fp)
8021b4e0:	021b9600 	call	8021b960 <alt_get_fd>
8021b4e4:	e0bff915 	stw	r2,-28(fp)
8021b4e8:	e0bff917 	ldw	r2,-28(fp)
8021b4ec:	1000030e 	bge	r2,zero,8021b4fc <open+0x84>
    {
      status = index;
8021b4f0:	e0bff917 	ldw	r2,-28(fp)
8021b4f4:	e0bffa15 	stw	r2,-24(fp)
8021b4f8:	00002306 	br	8021b588 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8021b4fc:	e0bff917 	ldw	r2,-28(fp)
8021b500:	10c00324 	muli	r3,r2,12
8021b504:	00a008b4 	movhi	r2,32802
8021b508:	10b99704 	addi	r2,r2,-6564
8021b50c:	1885883a 	add	r2,r3,r2
8021b510:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8021b514:	e0fffe17 	ldw	r3,-8(fp)
8021b518:	00900034 	movhi	r2,16384
8021b51c:	10bfffc4 	addi	r2,r2,-1
8021b520:	1886703a 	and	r3,r3,r2
8021b524:	e0bffc17 	ldw	r2,-16(fp)
8021b528:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8021b52c:	e0bffb17 	ldw	r2,-20(fp)
8021b530:	1000051e 	bne	r2,zero,8021b548 <open+0xd0>
8021b534:	e13ffc17 	ldw	r4,-16(fp)
8021b538:	021b3b40 	call	8021b3b4 <alt_file_locked>
8021b53c:	e0bffa15 	stw	r2,-24(fp)
8021b540:	e0bffa17 	ldw	r2,-24(fp)
8021b544:	10001016 	blt	r2,zero,8021b588 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8021b548:	e0bff817 	ldw	r2,-32(fp)
8021b54c:	10800317 	ldw	r2,12(r2)
8021b550:	10000826 	beq	r2,zero,8021b574 <open+0xfc>
8021b554:	e0bff817 	ldw	r2,-32(fp)
8021b558:	10800317 	ldw	r2,12(r2)
8021b55c:	e1ffff17 	ldw	r7,-4(fp)
8021b560:	e1bffe17 	ldw	r6,-8(fp)
8021b564:	e17ffd17 	ldw	r5,-12(fp)
8021b568:	e13ffc17 	ldw	r4,-16(fp)
8021b56c:	103ee83a 	callr	r2
8021b570:	00000106 	br	8021b578 <open+0x100>
8021b574:	0005883a 	mov	r2,zero
8021b578:	e0bffa15 	stw	r2,-24(fp)
8021b57c:	00000206 	br	8021b588 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8021b580:	00bffb44 	movi	r2,-19
8021b584:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8021b588:	e0bffa17 	ldw	r2,-24(fp)
8021b58c:	1000090e 	bge	r2,zero,8021b5b4 <open+0x13c>
  {
    alt_release_fd (index);  
8021b590:	e13ff917 	ldw	r4,-28(fp)
8021b594:	02172d00 	call	802172d0 <alt_release_fd>
    ALT_ERRNO = -status;
8021b598:	021b3780 	call	8021b378 <alt_get_errno>
8021b59c:	1007883a 	mov	r3,r2
8021b5a0:	e0bffa17 	ldw	r2,-24(fp)
8021b5a4:	0085c83a 	sub	r2,zero,r2
8021b5a8:	18800015 	stw	r2,0(r3)
    return -1;
8021b5ac:	00bfffc4 	movi	r2,-1
8021b5b0:	00000106 	br	8021b5b8 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8021b5b4:	e0bff917 	ldw	r2,-28(fp)
}
8021b5b8:	e037883a 	mov	sp,fp
8021b5bc:	dfc00117 	ldw	ra,4(sp)
8021b5c0:	df000017 	ldw	fp,0(sp)
8021b5c4:	dec00204 	addi	sp,sp,8
8021b5c8:	f800283a 	ret

8021b5cc <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
8021b5cc:	defff204 	addi	sp,sp,-56
8021b5d0:	dfc00a15 	stw	ra,40(sp)
8021b5d4:	df000915 	stw	fp,36(sp)
8021b5d8:	df000904 	addi	fp,sp,36
8021b5dc:	e13fff15 	stw	r4,-4(fp)
8021b5e0:	e1400215 	stw	r5,8(fp)
8021b5e4:	e1800315 	stw	r6,12(fp)
8021b5e8:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
8021b5ec:	e0800204 	addi	r2,fp,8
8021b5f0:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8021b5f4:	e0bfff17 	ldw	r2,-4(fp)
8021b5f8:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
8021b5fc:	00006f06 	br	8021b7bc <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
8021b600:	e0bff807 	ldb	r2,-32(fp)
8021b604:	10800960 	cmpeqi	r2,r2,37
8021b608:	1000041e 	bne	r2,zero,8021b61c <alt_printf+0x50>
        {
            alt_putchar(c);
8021b60c:	e0bff807 	ldb	r2,-32(fp)
8021b610:	1009883a 	mov	r4,r2
8021b614:	021b7f80 	call	8021b7f8 <alt_putchar>
8021b618:	00006806 	br	8021b7bc <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
8021b61c:	e0bff717 	ldw	r2,-36(fp)
8021b620:	10c00044 	addi	r3,r2,1
8021b624:	e0fff715 	stw	r3,-36(fp)
8021b628:	10800003 	ldbu	r2,0(r2)
8021b62c:	e0bff805 	stb	r2,-32(fp)
8021b630:	e0bff807 	ldb	r2,-32(fp)
8021b634:	10006926 	beq	r2,zero,8021b7dc <alt_printf+0x210>
            {
                if (c == '%')
8021b638:	e0bff807 	ldb	r2,-32(fp)
8021b63c:	10800958 	cmpnei	r2,r2,37
8021b640:	1000041e 	bne	r2,zero,8021b654 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
8021b644:	e0bff807 	ldb	r2,-32(fp)
8021b648:	1009883a 	mov	r4,r2
8021b64c:	021b7f80 	call	8021b7f8 <alt_putchar>
8021b650:	00005a06 	br	8021b7bc <alt_printf+0x1f0>
                } 
                else if (c == 'c')
8021b654:	e0bff807 	ldb	r2,-32(fp)
8021b658:	108018d8 	cmpnei	r2,r2,99
8021b65c:	1000081e 	bne	r2,zero,8021b680 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
8021b660:	e0bffe17 	ldw	r2,-8(fp)
8021b664:	10c00104 	addi	r3,r2,4
8021b668:	e0fffe15 	stw	r3,-8(fp)
8021b66c:	10800017 	ldw	r2,0(r2)
8021b670:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
8021b674:	e13ffd17 	ldw	r4,-12(fp)
8021b678:	021b7f80 	call	8021b7f8 <alt_putchar>
8021b67c:	00004f06 	br	8021b7bc <alt_printf+0x1f0>
                }
                else if (c == 'x')
8021b680:	e0bff807 	ldb	r2,-32(fp)
8021b684:	10801e18 	cmpnei	r2,r2,120
8021b688:	1000341e 	bne	r2,zero,8021b75c <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
8021b68c:	e0bffe17 	ldw	r2,-8(fp)
8021b690:	10c00104 	addi	r3,r2,4
8021b694:	e0fffe15 	stw	r3,-8(fp)
8021b698:	10800017 	ldw	r2,0(r2)
8021b69c:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
8021b6a0:	e0bffb17 	ldw	r2,-20(fp)
8021b6a4:	1000031e 	bne	r2,zero,8021b6b4 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8021b6a8:	01000c04 	movi	r4,48
8021b6ac:	021b7f80 	call	8021b7f8 <alt_putchar>
                        continue;
8021b6b0:	00004206 	br	8021b7bc <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
8021b6b4:	00800704 	movi	r2,28
8021b6b8:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
8021b6bc:	00000306 	br	8021b6cc <alt_printf+0x100>
                        digit_shift -= 4;
8021b6c0:	e0bff917 	ldw	r2,-28(fp)
8021b6c4:	10bfff04 	addi	r2,r2,-4
8021b6c8:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
8021b6cc:	00c003c4 	movi	r3,15
8021b6d0:	e0bff917 	ldw	r2,-28(fp)
8021b6d4:	1884983a 	sll	r2,r3,r2
8021b6d8:	1007883a 	mov	r3,r2
8021b6dc:	e0bffb17 	ldw	r2,-20(fp)
8021b6e0:	1884703a 	and	r2,r3,r2
8021b6e4:	103ff626 	beq	r2,zero,8021b6c0 <__reset+0xfa1fb6c0>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8021b6e8:	00001906 	br	8021b750 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
8021b6ec:	00c003c4 	movi	r3,15
8021b6f0:	e0bff917 	ldw	r2,-28(fp)
8021b6f4:	1884983a 	sll	r2,r3,r2
8021b6f8:	1007883a 	mov	r3,r2
8021b6fc:	e0bffb17 	ldw	r2,-20(fp)
8021b700:	1886703a 	and	r3,r3,r2
8021b704:	e0bff917 	ldw	r2,-28(fp)
8021b708:	1884d83a 	srl	r2,r3,r2
8021b70c:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
8021b710:	e0bffc17 	ldw	r2,-16(fp)
8021b714:	108002a8 	cmpgeui	r2,r2,10
8021b718:	1000041e 	bne	r2,zero,8021b72c <alt_printf+0x160>
                            c = '0' + digit;
8021b71c:	e0bffc17 	ldw	r2,-16(fp)
8021b720:	10800c04 	addi	r2,r2,48
8021b724:	e0bff805 	stb	r2,-32(fp)
8021b728:	00000306 	br	8021b738 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
8021b72c:	e0bffc17 	ldw	r2,-16(fp)
8021b730:	108015c4 	addi	r2,r2,87
8021b734:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
8021b738:	e0bff807 	ldb	r2,-32(fp)
8021b73c:	1009883a 	mov	r4,r2
8021b740:	021b7f80 	call	8021b7f8 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8021b744:	e0bff917 	ldw	r2,-28(fp)
8021b748:	10bfff04 	addi	r2,r2,-4
8021b74c:	e0bff915 	stw	r2,-28(fp)
8021b750:	e0bff917 	ldw	r2,-28(fp)
8021b754:	103fe50e 	bge	r2,zero,8021b6ec <__reset+0xfa1fb6ec>
8021b758:	00001806 	br	8021b7bc <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
8021b75c:	e0bff807 	ldb	r2,-32(fp)
8021b760:	10801cd8 	cmpnei	r2,r2,115
8021b764:	1000151e 	bne	r2,zero,8021b7bc <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8021b768:	e0bffe17 	ldw	r2,-8(fp)
8021b76c:	10c00104 	addi	r3,r2,4
8021b770:	e0fffe15 	stw	r3,-8(fp)
8021b774:	10800017 	ldw	r2,0(r2)
8021b778:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
8021b77c:	00000906 	br	8021b7a4 <alt_printf+0x1d8>
                      alt_putchar(*s++);
8021b780:	e0bffa17 	ldw	r2,-24(fp)
8021b784:	10c00044 	addi	r3,r2,1
8021b788:	e0fffa15 	stw	r3,-24(fp)
8021b78c:	10800003 	ldbu	r2,0(r2)
8021b790:	10803fcc 	andi	r2,r2,255
8021b794:	1080201c 	xori	r2,r2,128
8021b798:	10bfe004 	addi	r2,r2,-128
8021b79c:	1009883a 	mov	r4,r2
8021b7a0:	021b7f80 	call	8021b7f8 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
8021b7a4:	e0bffa17 	ldw	r2,-24(fp)
8021b7a8:	10800003 	ldbu	r2,0(r2)
8021b7ac:	10803fcc 	andi	r2,r2,255
8021b7b0:	1080201c 	xori	r2,r2,128
8021b7b4:	10bfe004 	addi	r2,r2,-128
8021b7b8:	103ff11e 	bne	r2,zero,8021b780 <__reset+0xfa1fb780>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
8021b7bc:	e0bff717 	ldw	r2,-36(fp)
8021b7c0:	10c00044 	addi	r3,r2,1
8021b7c4:	e0fff715 	stw	r3,-36(fp)
8021b7c8:	10800003 	ldbu	r2,0(r2)
8021b7cc:	e0bff805 	stb	r2,-32(fp)
8021b7d0:	e0bff807 	ldb	r2,-32(fp)
8021b7d4:	103f8a1e 	bne	r2,zero,8021b600 <__reset+0xfa1fb600>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8021b7d8:	00000106 	br	8021b7e0 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
8021b7dc:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8021b7e0:	0001883a 	nop
8021b7e4:	e037883a 	mov	sp,fp
8021b7e8:	dfc00117 	ldw	ra,4(sp)
8021b7ec:	df000017 	ldw	fp,0(sp)
8021b7f0:	dec00504 	addi	sp,sp,20
8021b7f4:	f800283a 	ret

8021b7f8 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
8021b7f8:	defffd04 	addi	sp,sp,-12
8021b7fc:	dfc00215 	stw	ra,8(sp)
8021b800:	df000115 	stw	fp,4(sp)
8021b804:	df000104 	addi	fp,sp,4
8021b808:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
8021b80c:	d0a00217 	ldw	r2,-32760(gp)
8021b810:	10800217 	ldw	r2,8(r2)
8021b814:	100b883a 	mov	r5,r2
8021b818:	e13fff17 	ldw	r4,-4(fp)
8021b81c:	021bc080 	call	8021bc08 <putc>
#endif
#endif
}
8021b820:	e037883a 	mov	sp,fp
8021b824:	dfc00117 	ldw	ra,4(sp)
8021b828:	df000017 	ldw	fp,0(sp)
8021b82c:	dec00204 	addi	sp,sp,8
8021b830:	f800283a 	ret

8021b834 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8021b834:	deffff04 	addi	sp,sp,-4
8021b838:	df000015 	stw	fp,0(sp)
8021b83c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8021b840:	000170fa 	wrctl	ienable,zero
}
8021b844:	0001883a 	nop
8021b848:	e037883a 	mov	sp,fp
8021b84c:	df000017 	ldw	fp,0(sp)
8021b850:	dec00104 	addi	sp,sp,4
8021b854:	f800283a 	ret

8021b858 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8021b858:	defffb04 	addi	sp,sp,-20
8021b85c:	dfc00415 	stw	ra,16(sp)
8021b860:	df000315 	stw	fp,12(sp)
8021b864:	df000304 	addi	fp,sp,12
8021b868:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8021b86c:	d0a00717 	ldw	r2,-32740(gp)
8021b870:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8021b874:	00003106 	br	8021b93c <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8021b878:	e0bffd17 	ldw	r2,-12(fp)
8021b87c:	10800217 	ldw	r2,8(r2)
8021b880:	1009883a 	mov	r4,r2
8021b884:	0206de00 	call	80206de0 <strlen>
8021b888:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8021b88c:	e0bffd17 	ldw	r2,-12(fp)
8021b890:	10c00217 	ldw	r3,8(r2)
8021b894:	e0bffe17 	ldw	r2,-8(fp)
8021b898:	10bfffc4 	addi	r2,r2,-1
8021b89c:	1885883a 	add	r2,r3,r2
8021b8a0:	10800003 	ldbu	r2,0(r2)
8021b8a4:	10803fcc 	andi	r2,r2,255
8021b8a8:	1080201c 	xori	r2,r2,128
8021b8ac:	10bfe004 	addi	r2,r2,-128
8021b8b0:	10800bd8 	cmpnei	r2,r2,47
8021b8b4:	1000031e 	bne	r2,zero,8021b8c4 <alt_find_file+0x6c>
    {
      len -= 1;
8021b8b8:	e0bffe17 	ldw	r2,-8(fp)
8021b8bc:	10bfffc4 	addi	r2,r2,-1
8021b8c0:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8021b8c4:	e0bffe17 	ldw	r2,-8(fp)
8021b8c8:	e0ffff17 	ldw	r3,-4(fp)
8021b8cc:	1885883a 	add	r2,r3,r2
8021b8d0:	10800003 	ldbu	r2,0(r2)
8021b8d4:	10803fcc 	andi	r2,r2,255
8021b8d8:	1080201c 	xori	r2,r2,128
8021b8dc:	10bfe004 	addi	r2,r2,-128
8021b8e0:	10800be0 	cmpeqi	r2,r2,47
8021b8e4:	1000081e 	bne	r2,zero,8021b908 <alt_find_file+0xb0>
8021b8e8:	e0bffe17 	ldw	r2,-8(fp)
8021b8ec:	e0ffff17 	ldw	r3,-4(fp)
8021b8f0:	1885883a 	add	r2,r3,r2
8021b8f4:	10800003 	ldbu	r2,0(r2)
8021b8f8:	10803fcc 	andi	r2,r2,255
8021b8fc:	1080201c 	xori	r2,r2,128
8021b900:	10bfe004 	addi	r2,r2,-128
8021b904:	10000a1e 	bne	r2,zero,8021b930 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8021b908:	e0bffd17 	ldw	r2,-12(fp)
8021b90c:	10800217 	ldw	r2,8(r2)
8021b910:	e0fffe17 	ldw	r3,-8(fp)
8021b914:	180d883a 	mov	r6,r3
8021b918:	e17fff17 	ldw	r5,-4(fp)
8021b91c:	1009883a 	mov	r4,r2
8021b920:	021baec0 	call	8021baec <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8021b924:	1000021e 	bne	r2,zero,8021b930 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8021b928:	e0bffd17 	ldw	r2,-12(fp)
8021b92c:	00000706 	br	8021b94c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
8021b930:	e0bffd17 	ldw	r2,-12(fp)
8021b934:	10800017 	ldw	r2,0(r2)
8021b938:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8021b93c:	e0fffd17 	ldw	r3,-12(fp)
8021b940:	d0a00704 	addi	r2,gp,-32740
8021b944:	18bfcc1e 	bne	r3,r2,8021b878 <__reset+0xfa1fb878>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8021b948:	0005883a 	mov	r2,zero
}
8021b94c:	e037883a 	mov	sp,fp
8021b950:	dfc00117 	ldw	ra,4(sp)
8021b954:	df000017 	ldw	fp,0(sp)
8021b958:	dec00204 	addi	sp,sp,8
8021b95c:	f800283a 	ret

8021b960 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
8021b960:	defffc04 	addi	sp,sp,-16
8021b964:	df000315 	stw	fp,12(sp)
8021b968:	df000304 	addi	fp,sp,12
8021b96c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
8021b970:	00bffa04 	movi	r2,-24
8021b974:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021b978:	e03ffd15 	stw	zero,-12(fp)
8021b97c:	00001906 	br	8021b9e4 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
8021b980:	00a008b4 	movhi	r2,32802
8021b984:	10b99704 	addi	r2,r2,-6564
8021b988:	e0fffd17 	ldw	r3,-12(fp)
8021b98c:	18c00324 	muli	r3,r3,12
8021b990:	10c5883a 	add	r2,r2,r3
8021b994:	10800017 	ldw	r2,0(r2)
8021b998:	10000f1e 	bne	r2,zero,8021b9d8 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8021b99c:	00a008b4 	movhi	r2,32802
8021b9a0:	10b99704 	addi	r2,r2,-6564
8021b9a4:	e0fffd17 	ldw	r3,-12(fp)
8021b9a8:	18c00324 	muli	r3,r3,12
8021b9ac:	10c5883a 	add	r2,r2,r3
8021b9b0:	e0ffff17 	ldw	r3,-4(fp)
8021b9b4:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8021b9b8:	d0e00b17 	ldw	r3,-32724(gp)
8021b9bc:	e0bffd17 	ldw	r2,-12(fp)
8021b9c0:	1880020e 	bge	r3,r2,8021b9cc <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8021b9c4:	e0bffd17 	ldw	r2,-12(fp)
8021b9c8:	d0a00b15 	stw	r2,-32724(gp)
      }
      rc = i;
8021b9cc:	e0bffd17 	ldw	r2,-12(fp)
8021b9d0:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8021b9d4:	00000606 	br	8021b9f0 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021b9d8:	e0bffd17 	ldw	r2,-12(fp)
8021b9dc:	10800044 	addi	r2,r2,1
8021b9e0:	e0bffd15 	stw	r2,-12(fp)
8021b9e4:	e0bffd17 	ldw	r2,-12(fp)
8021b9e8:	10800810 	cmplti	r2,r2,32
8021b9ec:	103fe41e 	bne	r2,zero,8021b980 <__reset+0xfa1fb980>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
8021b9f0:	e0bffe17 	ldw	r2,-8(fp)
}
8021b9f4:	e037883a 	mov	sp,fp
8021b9f8:	df000017 	ldw	fp,0(sp)
8021b9fc:	dec00104 	addi	sp,sp,4
8021ba00:	f800283a 	ret

8021ba04 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8021ba04:	defffe04 	addi	sp,sp,-8
8021ba08:	df000115 	stw	fp,4(sp)
8021ba0c:	df000104 	addi	fp,sp,4
8021ba10:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8021ba14:	e0bfff17 	ldw	r2,-4(fp)
8021ba18:	10bffe84 	addi	r2,r2,-6
8021ba1c:	10c00428 	cmpgeui	r3,r2,16
8021ba20:	18001a1e 	bne	r3,zero,8021ba8c <alt_exception_cause_generated_bad_addr+0x88>
8021ba24:	100690ba 	slli	r3,r2,2
8021ba28:	00a008b4 	movhi	r2,32802
8021ba2c:	10ae8f04 	addi	r2,r2,-17860
8021ba30:	1885883a 	add	r2,r3,r2
8021ba34:	10800017 	ldw	r2,0(r2)
8021ba38:	1000683a 	jmp	r2
8021ba3c:	8021ba7c 	xorhi	zero,r16,34537
8021ba40:	8021ba7c 	xorhi	zero,r16,34537
8021ba44:	8021ba8c 	andi	zero,r16,34538
8021ba48:	8021ba8c 	andi	zero,r16,34538
8021ba4c:	8021ba8c 	andi	zero,r16,34538
8021ba50:	8021ba7c 	xorhi	zero,r16,34537
8021ba54:	8021ba84 	addi	zero,r16,-30998
8021ba58:	8021ba8c 	andi	zero,r16,34538
8021ba5c:	8021ba7c 	xorhi	zero,r16,34537
8021ba60:	8021ba7c 	xorhi	zero,r16,34537
8021ba64:	8021ba8c 	andi	zero,r16,34538
8021ba68:	8021ba7c 	xorhi	zero,r16,34537
8021ba6c:	8021ba84 	addi	zero,r16,-30998
8021ba70:	8021ba8c 	andi	zero,r16,34538
8021ba74:	8021ba8c 	andi	zero,r16,34538
8021ba78:	8021ba7c 	xorhi	zero,r16,34537
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
8021ba7c:	00800044 	movi	r2,1
8021ba80:	00000306 	br	8021ba90 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8021ba84:	0005883a 	mov	r2,zero
8021ba88:	00000106 	br	8021ba90 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8021ba8c:	0005883a 	mov	r2,zero
  }
}
8021ba90:	e037883a 	mov	sp,fp
8021ba94:	df000017 	ldw	fp,0(sp)
8021ba98:	dec00104 	addi	sp,sp,4
8021ba9c:	f800283a 	ret

8021baa0 <atexit>:
8021baa0:	200b883a 	mov	r5,r4
8021baa4:	000f883a 	mov	r7,zero
8021baa8:	000d883a 	mov	r6,zero
8021baac:	0009883a 	mov	r4,zero
8021bab0:	021bcd01 	jmpi	8021bcd0 <__register_exitproc>

8021bab4 <exit>:
8021bab4:	defffe04 	addi	sp,sp,-8
8021bab8:	000b883a 	mov	r5,zero
8021babc:	dc000015 	stw	r16,0(sp)
8021bac0:	dfc00115 	stw	ra,4(sp)
8021bac4:	2021883a 	mov	r16,r4
8021bac8:	021bde80 	call	8021bde8 <__call_exitprocs>
8021bacc:	00a008b4 	movhi	r2,32802
8021bad0:	10be8004 	addi	r2,r2,-1536
8021bad4:	11000017 	ldw	r4,0(r2)
8021bad8:	20800f17 	ldw	r2,60(r4)
8021badc:	10000126 	beq	r2,zero,8021bae4 <exit+0x30>
8021bae0:	103ee83a 	callr	r2
8021bae4:	8009883a 	mov	r4,r16
8021bae8:	021bf680 	call	8021bf68 <_exit>

8021baec <memcmp>:
8021baec:	01c000c4 	movi	r7,3
8021baf0:	3980192e 	bgeu	r7,r6,8021bb58 <memcmp+0x6c>
8021baf4:	2144b03a 	or	r2,r4,r5
8021baf8:	11c4703a 	and	r2,r2,r7
8021bafc:	10000f26 	beq	r2,zero,8021bb3c <memcmp+0x50>
8021bb00:	20800003 	ldbu	r2,0(r4)
8021bb04:	28c00003 	ldbu	r3,0(r5)
8021bb08:	10c0151e 	bne	r2,r3,8021bb60 <memcmp+0x74>
8021bb0c:	31bfff84 	addi	r6,r6,-2
8021bb10:	01ffffc4 	movi	r7,-1
8021bb14:	00000406 	br	8021bb28 <memcmp+0x3c>
8021bb18:	20800003 	ldbu	r2,0(r4)
8021bb1c:	28c00003 	ldbu	r3,0(r5)
8021bb20:	31bfffc4 	addi	r6,r6,-1
8021bb24:	10c00e1e 	bne	r2,r3,8021bb60 <memcmp+0x74>
8021bb28:	21000044 	addi	r4,r4,1
8021bb2c:	29400044 	addi	r5,r5,1
8021bb30:	31fff91e 	bne	r6,r7,8021bb18 <__reset+0xfa1fbb18>
8021bb34:	0005883a 	mov	r2,zero
8021bb38:	f800283a 	ret
8021bb3c:	20c00017 	ldw	r3,0(r4)
8021bb40:	28800017 	ldw	r2,0(r5)
8021bb44:	18bfee1e 	bne	r3,r2,8021bb00 <__reset+0xfa1fbb00>
8021bb48:	31bfff04 	addi	r6,r6,-4
8021bb4c:	21000104 	addi	r4,r4,4
8021bb50:	29400104 	addi	r5,r5,4
8021bb54:	39bff936 	bltu	r7,r6,8021bb3c <__reset+0xfa1fbb3c>
8021bb58:	303fe91e 	bne	r6,zero,8021bb00 <__reset+0xfa1fbb00>
8021bb5c:	003ff506 	br	8021bb34 <__reset+0xfa1fbb34>
8021bb60:	10c5c83a 	sub	r2,r2,r3
8021bb64:	f800283a 	ret

8021bb68 <_putc_r>:
8021bb68:	defffc04 	addi	sp,sp,-16
8021bb6c:	dc000215 	stw	r16,8(sp)
8021bb70:	dfc00315 	stw	ra,12(sp)
8021bb74:	2021883a 	mov	r16,r4
8021bb78:	20000226 	beq	r4,zero,8021bb84 <_putc_r+0x1c>
8021bb7c:	20800e17 	ldw	r2,56(r4)
8021bb80:	10001b26 	beq	r2,zero,8021bbf0 <_putc_r+0x88>
8021bb84:	30800217 	ldw	r2,8(r6)
8021bb88:	10bfffc4 	addi	r2,r2,-1
8021bb8c:	30800215 	stw	r2,8(r6)
8021bb90:	10000a16 	blt	r2,zero,8021bbbc <_putc_r+0x54>
8021bb94:	30800017 	ldw	r2,0(r6)
8021bb98:	11400005 	stb	r5,0(r2)
8021bb9c:	30800017 	ldw	r2,0(r6)
8021bba0:	10c00044 	addi	r3,r2,1
8021bba4:	30c00015 	stw	r3,0(r6)
8021bba8:	10800003 	ldbu	r2,0(r2)
8021bbac:	dfc00317 	ldw	ra,12(sp)
8021bbb0:	dc000217 	ldw	r16,8(sp)
8021bbb4:	dec00404 	addi	sp,sp,16
8021bbb8:	f800283a 	ret
8021bbbc:	30c00617 	ldw	r3,24(r6)
8021bbc0:	10c00616 	blt	r2,r3,8021bbdc <_putc_r+0x74>
8021bbc4:	30800017 	ldw	r2,0(r6)
8021bbc8:	00c00284 	movi	r3,10
8021bbcc:	11400005 	stb	r5,0(r2)
8021bbd0:	30800017 	ldw	r2,0(r6)
8021bbd4:	11400003 	ldbu	r5,0(r2)
8021bbd8:	28fff11e 	bne	r5,r3,8021bba0 <__reset+0xfa1fbba0>
8021bbdc:	8009883a 	mov	r4,r16
8021bbe0:	dfc00317 	ldw	ra,12(sp)
8021bbe4:	dc000217 	ldw	r16,8(sp)
8021bbe8:	dec00404 	addi	sp,sp,16
8021bbec:	02134501 	jmpi	80213450 <__swbuf_r>
8021bbf0:	d9400015 	stw	r5,0(sp)
8021bbf4:	d9800115 	stw	r6,4(sp)
8021bbf8:	020d2f40 	call	8020d2f4 <__sinit>
8021bbfc:	d9800117 	ldw	r6,4(sp)
8021bc00:	d9400017 	ldw	r5,0(sp)
8021bc04:	003fdf06 	br	8021bb84 <__reset+0xfa1fbb84>

8021bc08 <putc>:
8021bc08:	00a008b4 	movhi	r2,32802
8021bc0c:	defffc04 	addi	sp,sp,-16
8021bc10:	10be8104 	addi	r2,r2,-1532
8021bc14:	dc000115 	stw	r16,4(sp)
8021bc18:	14000017 	ldw	r16,0(r2)
8021bc1c:	dc400215 	stw	r17,8(sp)
8021bc20:	dfc00315 	stw	ra,12(sp)
8021bc24:	2023883a 	mov	r17,r4
8021bc28:	80000226 	beq	r16,zero,8021bc34 <putc+0x2c>
8021bc2c:	80800e17 	ldw	r2,56(r16)
8021bc30:	10001a26 	beq	r2,zero,8021bc9c <putc+0x94>
8021bc34:	28800217 	ldw	r2,8(r5)
8021bc38:	10bfffc4 	addi	r2,r2,-1
8021bc3c:	28800215 	stw	r2,8(r5)
8021bc40:	10000b16 	blt	r2,zero,8021bc70 <putc+0x68>
8021bc44:	28800017 	ldw	r2,0(r5)
8021bc48:	14400005 	stb	r17,0(r2)
8021bc4c:	28800017 	ldw	r2,0(r5)
8021bc50:	10c00044 	addi	r3,r2,1
8021bc54:	28c00015 	stw	r3,0(r5)
8021bc58:	10800003 	ldbu	r2,0(r2)
8021bc5c:	dfc00317 	ldw	ra,12(sp)
8021bc60:	dc400217 	ldw	r17,8(sp)
8021bc64:	dc000117 	ldw	r16,4(sp)
8021bc68:	dec00404 	addi	sp,sp,16
8021bc6c:	f800283a 	ret
8021bc70:	28c00617 	ldw	r3,24(r5)
8021bc74:	10c00e16 	blt	r2,r3,8021bcb0 <putc+0xa8>
8021bc78:	28800017 	ldw	r2,0(r5)
8021bc7c:	01000284 	movi	r4,10
8021bc80:	14400005 	stb	r17,0(r2)
8021bc84:	28800017 	ldw	r2,0(r5)
8021bc88:	10c00003 	ldbu	r3,0(r2)
8021bc8c:	193ff01e 	bne	r3,r4,8021bc50 <__reset+0xfa1fbc50>
8021bc90:	280d883a 	mov	r6,r5
8021bc94:	180b883a 	mov	r5,r3
8021bc98:	00000706 	br	8021bcb8 <putc+0xb0>
8021bc9c:	8009883a 	mov	r4,r16
8021bca0:	d9400015 	stw	r5,0(sp)
8021bca4:	020d2f40 	call	8020d2f4 <__sinit>
8021bca8:	d9400017 	ldw	r5,0(sp)
8021bcac:	003fe106 	br	8021bc34 <__reset+0xfa1fbc34>
8021bcb0:	280d883a 	mov	r6,r5
8021bcb4:	880b883a 	mov	r5,r17
8021bcb8:	8009883a 	mov	r4,r16
8021bcbc:	dfc00317 	ldw	ra,12(sp)
8021bcc0:	dc400217 	ldw	r17,8(sp)
8021bcc4:	dc000117 	ldw	r16,4(sp)
8021bcc8:	dec00404 	addi	sp,sp,16
8021bccc:	02134501 	jmpi	80213450 <__swbuf_r>

8021bcd0 <__register_exitproc>:
8021bcd0:	defffa04 	addi	sp,sp,-24
8021bcd4:	dc000315 	stw	r16,12(sp)
8021bcd8:	042008b4 	movhi	r16,32802
8021bcdc:	843e8004 	addi	r16,r16,-1536
8021bce0:	80c00017 	ldw	r3,0(r16)
8021bce4:	dc400415 	stw	r17,16(sp)
8021bce8:	dfc00515 	stw	ra,20(sp)
8021bcec:	18805217 	ldw	r2,328(r3)
8021bcf0:	2023883a 	mov	r17,r4
8021bcf4:	10003726 	beq	r2,zero,8021bdd4 <__register_exitproc+0x104>
8021bcf8:	10c00117 	ldw	r3,4(r2)
8021bcfc:	010007c4 	movi	r4,31
8021bd00:	20c00e16 	blt	r4,r3,8021bd3c <__register_exitproc+0x6c>
8021bd04:	1a000044 	addi	r8,r3,1
8021bd08:	8800221e 	bne	r17,zero,8021bd94 <__register_exitproc+0xc4>
8021bd0c:	18c00084 	addi	r3,r3,2
8021bd10:	18c7883a 	add	r3,r3,r3
8021bd14:	18c7883a 	add	r3,r3,r3
8021bd18:	12000115 	stw	r8,4(r2)
8021bd1c:	10c7883a 	add	r3,r2,r3
8021bd20:	19400015 	stw	r5,0(r3)
8021bd24:	0005883a 	mov	r2,zero
8021bd28:	dfc00517 	ldw	ra,20(sp)
8021bd2c:	dc400417 	ldw	r17,16(sp)
8021bd30:	dc000317 	ldw	r16,12(sp)
8021bd34:	dec00604 	addi	sp,sp,24
8021bd38:	f800283a 	ret
8021bd3c:	00800034 	movhi	r2,0
8021bd40:	10800004 	addi	r2,r2,0
8021bd44:	10002626 	beq	r2,zero,8021bde0 <__register_exitproc+0x110>
8021bd48:	01006404 	movi	r4,400
8021bd4c:	d9400015 	stw	r5,0(sp)
8021bd50:	d9800115 	stw	r6,4(sp)
8021bd54:	d9c00215 	stw	r7,8(sp)
8021bd58:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021bd5c:	d9400017 	ldw	r5,0(sp)
8021bd60:	d9800117 	ldw	r6,4(sp)
8021bd64:	d9c00217 	ldw	r7,8(sp)
8021bd68:	10001d26 	beq	r2,zero,8021bde0 <__register_exitproc+0x110>
8021bd6c:	81000017 	ldw	r4,0(r16)
8021bd70:	10000115 	stw	zero,4(r2)
8021bd74:	02000044 	movi	r8,1
8021bd78:	22405217 	ldw	r9,328(r4)
8021bd7c:	0007883a 	mov	r3,zero
8021bd80:	12400015 	stw	r9,0(r2)
8021bd84:	20805215 	stw	r2,328(r4)
8021bd88:	10006215 	stw	zero,392(r2)
8021bd8c:	10006315 	stw	zero,396(r2)
8021bd90:	883fde26 	beq	r17,zero,8021bd0c <__reset+0xfa1fbd0c>
8021bd94:	18c9883a 	add	r4,r3,r3
8021bd98:	2109883a 	add	r4,r4,r4
8021bd9c:	1109883a 	add	r4,r2,r4
8021bda0:	21802215 	stw	r6,136(r4)
8021bda4:	01800044 	movi	r6,1
8021bda8:	12406217 	ldw	r9,392(r2)
8021bdac:	30cc983a 	sll	r6,r6,r3
8021bdb0:	4992b03a 	or	r9,r9,r6
8021bdb4:	12406215 	stw	r9,392(r2)
8021bdb8:	21c04215 	stw	r7,264(r4)
8021bdbc:	01000084 	movi	r4,2
8021bdc0:	893fd21e 	bne	r17,r4,8021bd0c <__reset+0xfa1fbd0c>
8021bdc4:	11006317 	ldw	r4,396(r2)
8021bdc8:	218cb03a 	or	r6,r4,r6
8021bdcc:	11806315 	stw	r6,396(r2)
8021bdd0:	003fce06 	br	8021bd0c <__reset+0xfa1fbd0c>
8021bdd4:	18805304 	addi	r2,r3,332
8021bdd8:	18805215 	stw	r2,328(r3)
8021bddc:	003fc606 	br	8021bcf8 <__reset+0xfa1fbcf8>
8021bde0:	00bfffc4 	movi	r2,-1
8021bde4:	003fd006 	br	8021bd28 <__reset+0xfa1fbd28>

8021bde8 <__call_exitprocs>:
8021bde8:	defff504 	addi	sp,sp,-44
8021bdec:	df000915 	stw	fp,36(sp)
8021bdf0:	dd400615 	stw	r21,24(sp)
8021bdf4:	dc800315 	stw	r18,12(sp)
8021bdf8:	dfc00a15 	stw	ra,40(sp)
8021bdfc:	ddc00815 	stw	r23,32(sp)
8021be00:	dd800715 	stw	r22,28(sp)
8021be04:	dd000515 	stw	r20,20(sp)
8021be08:	dcc00415 	stw	r19,16(sp)
8021be0c:	dc400215 	stw	r17,8(sp)
8021be10:	dc000115 	stw	r16,4(sp)
8021be14:	d9000015 	stw	r4,0(sp)
8021be18:	2839883a 	mov	fp,r5
8021be1c:	04800044 	movi	r18,1
8021be20:	057fffc4 	movi	r21,-1
8021be24:	00a008b4 	movhi	r2,32802
8021be28:	10be8004 	addi	r2,r2,-1536
8021be2c:	12000017 	ldw	r8,0(r2)
8021be30:	45005217 	ldw	r20,328(r8)
8021be34:	44c05204 	addi	r19,r8,328
8021be38:	a0001c26 	beq	r20,zero,8021beac <__call_exitprocs+0xc4>
8021be3c:	a0800117 	ldw	r2,4(r20)
8021be40:	15ffffc4 	addi	r23,r2,-1
8021be44:	b8000d16 	blt	r23,zero,8021be7c <__call_exitprocs+0x94>
8021be48:	14000044 	addi	r16,r2,1
8021be4c:	8421883a 	add	r16,r16,r16
8021be50:	8421883a 	add	r16,r16,r16
8021be54:	84402004 	addi	r17,r16,128
8021be58:	a463883a 	add	r17,r20,r17
8021be5c:	a421883a 	add	r16,r20,r16
8021be60:	e0001e26 	beq	fp,zero,8021bedc <__call_exitprocs+0xf4>
8021be64:	80804017 	ldw	r2,256(r16)
8021be68:	e0801c26 	beq	fp,r2,8021bedc <__call_exitprocs+0xf4>
8021be6c:	bdffffc4 	addi	r23,r23,-1
8021be70:	843fff04 	addi	r16,r16,-4
8021be74:	8c7fff04 	addi	r17,r17,-4
8021be78:	bd7ff91e 	bne	r23,r21,8021be60 <__reset+0xfa1fbe60>
8021be7c:	00800034 	movhi	r2,0
8021be80:	10800004 	addi	r2,r2,0
8021be84:	10000926 	beq	r2,zero,8021beac <__call_exitprocs+0xc4>
8021be88:	a0800117 	ldw	r2,4(r20)
8021be8c:	1000301e 	bne	r2,zero,8021bf50 <__call_exitprocs+0x168>
8021be90:	a0800017 	ldw	r2,0(r20)
8021be94:	10003226 	beq	r2,zero,8021bf60 <__call_exitprocs+0x178>
8021be98:	a009883a 	mov	r4,r20
8021be9c:	98800015 	stw	r2,0(r19)
8021bea0:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021bea4:	9d000017 	ldw	r20,0(r19)
8021bea8:	a03fe41e 	bne	r20,zero,8021be3c <__reset+0xfa1fbe3c>
8021beac:	dfc00a17 	ldw	ra,40(sp)
8021beb0:	df000917 	ldw	fp,36(sp)
8021beb4:	ddc00817 	ldw	r23,32(sp)
8021beb8:	dd800717 	ldw	r22,28(sp)
8021bebc:	dd400617 	ldw	r21,24(sp)
8021bec0:	dd000517 	ldw	r20,20(sp)
8021bec4:	dcc00417 	ldw	r19,16(sp)
8021bec8:	dc800317 	ldw	r18,12(sp)
8021becc:	dc400217 	ldw	r17,8(sp)
8021bed0:	dc000117 	ldw	r16,4(sp)
8021bed4:	dec00b04 	addi	sp,sp,44
8021bed8:	f800283a 	ret
8021bedc:	a0800117 	ldw	r2,4(r20)
8021bee0:	80c00017 	ldw	r3,0(r16)
8021bee4:	10bfffc4 	addi	r2,r2,-1
8021bee8:	15c01426 	beq	r2,r23,8021bf3c <__call_exitprocs+0x154>
8021beec:	80000015 	stw	zero,0(r16)
8021bef0:	183fde26 	beq	r3,zero,8021be6c <__reset+0xfa1fbe6c>
8021bef4:	95c8983a 	sll	r4,r18,r23
8021bef8:	a0806217 	ldw	r2,392(r20)
8021befc:	a5800117 	ldw	r22,4(r20)
8021bf00:	2084703a 	and	r2,r4,r2
8021bf04:	10000b26 	beq	r2,zero,8021bf34 <__call_exitprocs+0x14c>
8021bf08:	a0806317 	ldw	r2,396(r20)
8021bf0c:	2088703a 	and	r4,r4,r2
8021bf10:	20000c1e 	bne	r4,zero,8021bf44 <__call_exitprocs+0x15c>
8021bf14:	89400017 	ldw	r5,0(r17)
8021bf18:	d9000017 	ldw	r4,0(sp)
8021bf1c:	183ee83a 	callr	r3
8021bf20:	a0800117 	ldw	r2,4(r20)
8021bf24:	15bfbf1e 	bne	r2,r22,8021be24 <__reset+0xfa1fbe24>
8021bf28:	98800017 	ldw	r2,0(r19)
8021bf2c:	153fcf26 	beq	r2,r20,8021be6c <__reset+0xfa1fbe6c>
8021bf30:	003fbc06 	br	8021be24 <__reset+0xfa1fbe24>
8021bf34:	183ee83a 	callr	r3
8021bf38:	003ff906 	br	8021bf20 <__reset+0xfa1fbf20>
8021bf3c:	a5c00115 	stw	r23,4(r20)
8021bf40:	003feb06 	br	8021bef0 <__reset+0xfa1fbef0>
8021bf44:	89000017 	ldw	r4,0(r17)
8021bf48:	183ee83a 	callr	r3
8021bf4c:	003ff406 	br	8021bf20 <__reset+0xfa1fbf20>
8021bf50:	a0800017 	ldw	r2,0(r20)
8021bf54:	a027883a 	mov	r19,r20
8021bf58:	1029883a 	mov	r20,r2
8021bf5c:	003fb606 	br	8021be38 <__reset+0xfa1fbe38>
8021bf60:	0005883a 	mov	r2,zero
8021bf64:	003ffb06 	br	8021bf54 <__reset+0xfa1fbf54>

8021bf68 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8021bf68:	defffd04 	addi	sp,sp,-12
8021bf6c:	df000215 	stw	fp,8(sp)
8021bf70:	df000204 	addi	fp,sp,8
8021bf74:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
8021bf78:	0001883a 	nop
8021bf7c:	e0bfff17 	ldw	r2,-4(fp)
8021bf80:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8021bf84:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8021bf88:	10000226 	beq	r2,zero,8021bf94 <_exit+0x2c>
    ALT_SIM_FAIL();
8021bf8c:	002af070 	cmpltui	zero,zero,43969
8021bf90:	00000106 	br	8021bf98 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8021bf94:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
8021bf98:	003fff06 	br	8021bf98 <__reset+0xfa1fbf98>
