<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 47</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#000000;}
	.ft02{font-size:11px;font-family:Times;color:#0860a8;}
	.ft03{font-size:9px;font-family:Times;color:#0860a8;}
	.ft04{font-size:6px;font-family:Times;color:#0860a8;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page47-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce047.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:772px;white-space:nowrap" class="ft00">Vol. 3A</p>
<p style="position:absolute;top:1102px;left:814px;white-space:nowrap" class="ft01">xlvii</p>
<p style="position:absolute;top:47px;left:773px;white-space:nowrap" class="ft02">CONTENTS</p>
<p style="position:absolute;top:78px;left:810px;white-space:nowrap" class="ft03">PAGE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-738.html">Table&#160;18-66.</a></p>
<p style="position:absolute;top:100px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-738.html">Effect of Logical Processor and CPL Qualification&#160;</a></p>
<p style="position:absolute;top:115px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-738.html">for Logical-Processor-Specific (TS) Events18-102</a></p>
<p style="position:absolute;top:130px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-739.html">Table&#160;18-67.</a></p>
<p style="position:absolute;top:130px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-739.html">Effect of Logical Processor and CPL Qualification&#160;</a></p>
<p style="position:absolute;top:145px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-739.html">for Non-logical-Processor-specific (TI) Events18-103</a></p>
<p style="position:absolute;top:160px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-758.html">Table&#160;19-1.</a></p>
<p style="position:absolute;top:160px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-758.html">Architectural&#160;Performance&#160;Events.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;19-2</a></p>
<p style="position:absolute;top:175px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-758.html">Table&#160;19-2.</a></p>
<p style="position:absolute;top:175px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-758.html">Fixed-Function&#160;Performance Counter&#160;and Pre-defined Performance Events&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;19-2</a></p>
<p style="position:absolute;top:190px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-759.html">Table 19-3.</a></p>
<p style="position:absolute;top:190px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-759.html">Non-Architectural Performance&#160;Events&#160;of the Processor&#160;Core&#160;Supported&#160;by&#160;Skylake&#160;Microarchitecture&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;19-3</a></p>
<p style="position:absolute;top:205px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-768.html">Table&#160;19-4.</a></p>
<p style="position:absolute;top:205px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-768.html">Intel® TSX Performance Event Addendum&#160;in&#160;Processors based&#160;on&#160;Skylake&#160;Microarchitecture&#160;.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;.&#160;19-12</a></p>
<p style="position:absolute;top:220px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-769.html">Table 19-5.</a></p>
<p style="position:absolute;top:220px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-769.html">Non-Architectural Performance&#160;Events&#160;of the Processor&#160;Core&#160;Supported&#160;by&#160;Broadwell Microarchitecture&#160;.&#160;. .&#160;. .&#160;.&#160;19-13</a></p>
<p style="position:absolute;top:235px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-777.html">Table&#160;19-6.</a></p>
<p style="position:absolute;top:235px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-777.html">Intel® TSX Performance Event Addendum&#160;in&#160;Processors Based&#160;on&#160;Broadwell Microarchitecture&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;19-21</a></p>
<p style="position:absolute;top:250px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-777.html">Table 19-7.</a></p>
<p style="position:absolute;top:250px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-777.html">Non-Architectural Performance&#160;Events&#160;in&#160;the Processor Core&#160;of&#160;</a></p>
<p style="position:absolute;top:265px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-777.html">4th&#160;Generation&#160;Intel® Core™&#160;Processors19-21</a></p>
<p style="position:absolute;top:280px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-786.html">Table 19-8.</a></p>
<p style="position:absolute;top:280px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-786.html">Intel TSX Performance Events in&#160;Processors&#160;Based on&#160;Haswell Microarchitecture.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;19-30</a></p>
<p style="position:absolute;top:295px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-788.html">Table&#160;19-9.</a></p>
<p style="position:absolute;top:295px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-788.html">Non-Architectural&#160;Uncore&#160;Performance Events in&#160;the 4th&#160;Generation&#160;Intel® Core™&#160;Processors&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;19-32</a></p>
<p style="position:absolute;top:310px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-789.html">Table 19-10.</a></p>
<p style="position:absolute;top:310px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-789.html">Non-Architectural Performance&#160;Events&#160;Applicable&#160;only to the&#160;Processor Core&#160;of&#160;</a></p>
<p style="position:absolute;top:325px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-789.html">Intel® Xeon® Processor&#160;E5&#160;v3&#160;Family19-33</a></p>
<p style="position:absolute;top:340px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-790.html">Table 19-11.</a></p>
<p style="position:absolute;top:340px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-790.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor&#160;Core of&#160;</a></p>
<p style="position:absolute;top:355px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-790.html">3rd&#160;Generation&#160;Intel® Core™ i7, i5, i3&#160;Processors19-34</a></p>
<p style="position:absolute;top:370px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-798.html">Table 19-12.</a></p>
<p style="position:absolute;top:370px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-798.html">Non-Architectural Performance&#160;Events&#160;Applicable&#160;Only to the&#160;Processor&#160;Core of&#160;</a></p>
<p style="position:absolute;top:385px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-798.html">Intel® Xeon® Processor&#160;E5&#160;v2&#160;Family and&#160;Intel® Xeon® Processor E7&#160;v2 Family19-42</a></p>
<p style="position:absolute;top:400px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-799.html">Table 19-13.</a></p>
<p style="position:absolute;top:400px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-799.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor Core Common&#160;to&#160;2nd Generation&#160;Intel® Core™&#160;i7-2xxx, Intel®&#160;</a></p>
<p style="position:absolute;top:415px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-799.html">Core™ i5-2xxx, Intel® Core™&#160;i3-2xxx Processor Series&#160;and&#160;Intel® Xeon® Processors E3&#160;and E5&#160;Family19-43</a></p>
<p style="position:absolute;top:430px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-808.html">Table 19-14.</a></p>
<p style="position:absolute;top:430px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-808.html">Non-Architectural Performance&#160;Events&#160;applicable&#160;only&#160;to&#160;the&#160;Processor core&#160;for 2nd Generation Intel®&#160;Core™ i7-2xxx,&#160;</a></p>
<p style="position:absolute;top:445px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-808.html">Intel® Core™ i5-2xxx, Intel® Core™ i3-2xxx Processor Series19-52</a></p>
<p style="position:absolute;top:460px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-810.html">Table 19-15.</a></p>
<p style="position:absolute;top:460px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-810.html">Non-Architectural Performance&#160;Events&#160;Applicable&#160;only to the&#160;Processor Core&#160;of&#160;</a></p>
<p style="position:absolute;top:475px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-810.html">Intel® Xeon® Processor&#160;E5&#160;Family19-54</a></p>
<p style="position:absolute;top:490px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-812.html">Table 19-16.</a></p>
<p style="position:absolute;top:490px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-812.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor&#160;Uncore&#160;for 2nd Generation&#160;</a></p>
<p style="position:absolute;top:505px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-812.html">Intel® Core™ i7-2xxx, Intel® Core™&#160;i5-2xxx,&#160;Intel® Core™ i3-2xxx Processor Series19-56</a></p>
<p style="position:absolute;top:520px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-813.html">Table 19-17.</a></p>
<p style="position:absolute;top:520px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-813.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor&#160;Core for&#160;</a></p>
<p style="position:absolute;top:535px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-813.html">Intel® Core™ i7&#160;Processor and Intel® Xeon® Processor 5500&#160;Series19-57</a></p>
<p style="position:absolute;top:550px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-830.html">Table 19-18.</a></p>
<p style="position:absolute;top:550px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-830.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor&#160;Uncore&#160;for&#160;</a></p>
<p style="position:absolute;top:565px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-830.html">Intel® Core™ i7&#160;Processor and Intel® Xeon® Processor 5500&#160;Series19-74</a></p>
<p style="position:absolute;top:580px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-842.html">Table 19-19.</a></p>
<p style="position:absolute;top:580px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-842.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor&#160;Core for&#160;</a></p>
<p style="position:absolute;top:595px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-842.html">Processors Based on Intel® Microarchitecture Code&#160;Name&#160;Westmere19-86</a></p>
<p style="position:absolute;top:610px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-858.html">Table 19-20.</a></p>
<p style="position:absolute;top:610px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-858.html">Non-Architectural Performance&#160;Events&#160;In the&#160;Processor&#160;Uncore&#160;for&#160;</a></p>
<p style="position:absolute;top:625px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-858.html">Processors Based on Intel® Microarchitecture Code&#160;Name&#160;Westmere19-102</a></p>
<p style="position:absolute;top:640px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-873.html">Table 19-21.</a></p>
<p style="position:absolute;top:640px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-873.html">Non-Architectural Performance&#160;Events&#160;for&#160;Processors&#160;Based on&#160;Enhanced&#160;Intel Core&#160;Microarchitecture.&#160;. .&#160;. .&#160;. .19-117</a></p>
<p style="position:absolute;top:655px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-873.html">Table&#160;19-22.</a></p>
<p style="position:absolute;top:655px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-873.html">Fixed-Function&#160;Performance Counter&#160;and Pre-defined Performance Events&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .19-117</a></p>
<p style="position:absolute;top:670px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-874.html">Table 19-23.</a></p>
<p style="position:absolute;top:670px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-874.html">Non-Architectural Performance&#160;Events&#160;in&#160;Processors Based&#160;on&#160;Intel® Core™&#160;Microarchitecture.&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. . .19-118</a></p>
<p style="position:absolute;top:685px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-899.html">Table&#160;19-24.</a></p>
<p style="position:absolute;top:685px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-899.html">Non-Architectural Performance Events&#160;for the Goldmont Microarchitecture&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-143</a></p>
<p style="position:absolute;top:700px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-905.html">Table&#160;19-25.</a></p>
<p style="position:absolute;top:700px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-905.html">Performance&#160;Events&#160;for Silvermont Microarchitecture.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-149</a></p>
<p style="position:absolute;top:715px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-910.html">Table&#160;19-26.</a></p>
<p style="position:absolute;top:715px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-910.html">Non-Architectural Performance Events&#160;for 45 nm,&#160;32 nm&#160;Intel®&#160;Atom™&#160;Processors. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .19-154</a></p>
<p style="position:absolute;top:730px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-924.html">Table&#160;19-27.</a></p>
<p style="position:absolute;top:730px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-924.html">Non-Architectural Performance Events&#160;in&#160;Intel® Core™&#160;Solo and&#160;Intel® Core™&#160;Duo Processors. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-168</a></p>
<p style="position:absolute;top:745px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-929.html">Table&#160;19-28.</a></p>
<p style="position:absolute;top:745px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-929.html">Performance&#160;Monitoring&#160;Events Supported by Intel NetBurst® Microarchitecture&#160;</a></p>
<p style="position:absolute;top:760px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-929.html">for Non-Retirement Counting19-173</a></p>
<p style="position:absolute;top:775px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-947.html">Table&#160;19-29.</a></p>
<p style="position:absolute;top:775px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-947.html">Performance&#160;Monitoring Events For Intel NetBurst® Microarchitecture&#160;</a></p>
<p style="position:absolute;top:790px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-947.html">for&#160;At-Retirement Counting19-191</a></p>
<p style="position:absolute;top:805px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-951.html">Table 19-30.</a></p>
<p style="position:absolute;top:805px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-951.html">Intel NetBurst® Microarchitecture Model-Specific&#160;Performance&#160;Monitoring&#160;Events&#160;</a></p>
<p style="position:absolute;top:820px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-951.html">(For&#160;Model Encoding&#160;3, 4 or&#160;6)19-195</a></p>
<p style="position:absolute;top:835px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-952.html">Table&#160;19-32.</a></p>
<p style="position:absolute;top:835px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-952.html">List&#160;of&#160;Metrics&#160;Available&#160;for&#160;Execution&#160;Tagging&#160;(For&#160;Execution Event&#160;Only)&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-196</a></p>
<p style="position:absolute;top:850px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-952.html">Table 19-33.</a></p>
<p style="position:absolute;top:850px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-952.html">List&#160;of&#160;Metrics Available for Replay&#160;Tagging (For&#160;Replay&#160;Event&#160;Only)&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-196</a></p>
<p style="position:absolute;top:865px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-952.html">Table&#160;19-31.</a></p>
<p style="position:absolute;top:865px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-952.html">List&#160;of&#160;Metrics&#160;Available&#160;for&#160;Front_end Tagging&#160;(For&#160;Front_end Event&#160;Only)&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-196</a></p>
<p style="position:absolute;top:880px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-954.html">Table&#160;19-34.</a></p>
<p style="position:absolute;top:880px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-954.html">Event Mask Qualification&#160;for Logical Processors&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-198</a></p>
<p style="position:absolute;top:895px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-959.html">Table&#160;19-35.</a></p>
<p style="position:absolute;top:895px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-959.html">Performance&#160;Monitoring Events&#160;on&#160;Intel</a></p>
<p style="position:absolute;top:896px;left:386px;white-space:nowrap" class="ft04">®&#160;</p>
<p style="position:absolute;top:895px;left:397px;white-space:nowrap" class="ft01">Pentium</p>
<p style="position:absolute;top:896px;left:445px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:895px;left:453px;white-space:nowrap" class="ft01">&#160;M&#160;Processors&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-203</p>
<p style="position:absolute;top:910px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-960.html">Table&#160;19-36.</a></p>
<p style="position:absolute;top:910px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-960.html">Performance&#160;Monitoring&#160;Events&#160;Modified&#160;on&#160;Intel</a></p>
<p style="position:absolute;top:911px;left:438px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:910px;left:447px;white-space:nowrap" class="ft01">&#160;Pentium</p>
<p style="position:absolute;top:911px;left:497px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:910px;left:506px;white-space:nowrap" class="ft01">&#160;M Processors&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-204</p>
<p style="position:absolute;top:925px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-961.html">Table&#160;19-37.</a></p>
<p style="position:absolute;top:925px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-961.html">Events That Can&#160;Be&#160;Counted&#160;with the&#160;P6 Family Performance-Monitoring&#160;Counters.&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.19-205</a></p>
<p style="position:absolute;top:940px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-970.html">Table&#160;19-38.</a></p>
<p style="position:absolute;top:940px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-970.html">Events That Can&#160;Be&#160;Counted&#160;with Pentium Processor Performance-Monitoring&#160;Counters.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .19-214</a></p>
<p style="position:absolute;top:955px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-982.html">Table&#160;20-1.</a></p>
<p style="position:absolute;top:955px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-982.html">Real-Address Mode&#160;Exceptions&#160;and Interrupts&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;20-6</a></p>
<p style="position:absolute;top:970px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-993.html">Table&#160;20-2.</a></p>
<p style="position:absolute;top:970px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-993.html">Software&#160;Interrupt Handling&#160;Methods While&#160;in&#160;Virtual-8086 Mode&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;.&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;20-17</a></p>
<p style="position:absolute;top:985px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-997.html">Table 21-1.</a></p>
<p style="position:absolute;top:985px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-997.html">Characteristics of&#160;16-Bit and 32-Bit&#160;Program Modules&#160;.&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;21-1</a></p>
<p style="position:absolute;top:1000px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1008.html">Table&#160;22-1.</a></p>
<p style="position:absolute;top:1000px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1008.html">New&#160;Instruction&#160;in&#160;the&#160;Pentium Processor and&#160;Later&#160;IA-32 Processors&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;22-4</a></p>
<p style="position:absolute;top:1015px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1020.html">Table&#160;22-3.</a></p>
<p style="position:absolute;top:1015px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1020.html">EM&#160;and&#160;MP Flag&#160;Interpretation&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. . .&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;22-16</a></p>
<p style="position:absolute;top:1030px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1020.html">Table 22-2.</a></p>
<p style="position:absolute;top:1030px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1020.html">Recommended&#160;Values&#160;of&#160;the EM, MP, and NE Flags&#160;for Intel486&#160;SX Microprocessor/Intel&#160;487&#160;SX&#160;Math&#160;Coprocessor&#160;</a></p>
<p style="position:absolute;top:1045px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1020.html">System22-16</a></p>
<p style="position:absolute;top:1060px;left:69px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1025.html">Table 22-4.</a></p>
<p style="position:absolute;top:1060px;left:159px;white-space:nowrap" class="ft01"><a href="o_fe12b1e2a880e0ce-1025.html">Exception&#160;Conditions for&#160;Legacy SIMD/MMX&#160;Instructions&#160;with&#160;FP&#160;Exception and&#160;16-Byte Alignment&#160;. .&#160;. .&#160;. .&#160;. .&#160;. .&#160;.&#160;22-21</a></p>
</div>
</body>
</html>
