/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/byte2word.v:1" *)
module Byte2Word(H_i, L_i, Y_o);
  wire [15:0] \$auto$splice.cc:141:get_spliced_signal$2 ;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/byte2word.v:7" *)
  wire [15:0] \$auto$splice.cc:237:run$3 ;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/byte2word.v:3" *)
  input [7:0] H_i;
  (* intersynth_conntype = "Byte" *)
  (* src = "../../verilog/byte2word.v:5" *)
  input [7:0] L_i;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/byte2word.v:7" *)
  output [15:0] Y_o;
  \$concat  #(
    .A_WIDTH(32'b00000000000000000000000000001000),
    .B_WIDTH(32'b00000000000000000000000000001000)
  ) \$auto$splice.cc:135:get_spliced_signal$1  (
    .A(L_i),
    .B(H_i),
    .Y(\$auto$splice.cc:141:get_spliced_signal$2 )
  );
  assign \$auto$splice.cc:237:run$3  = { H_i, L_i };
  assign Y_o = \$auto$splice.cc:141:get_spliced_signal$2 ;
endmodule
