Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/reference_switch/hw/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v8_00_b.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v8_00_b.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v8_00_b.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_and.vhd" in Library microblaze_v8_00_b.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dsp_module.vhd" in Library microblaze_v8_00_b.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v8_00_b.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v8_00_b.
Package <MMU_Types> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v8_00_b.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare.vhd" in Library microblaze_v8_00_b.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v8_00_b.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/parity.vhd" in Library microblaze_v8_00_b.
Entity <Parity_Recursive_LUT6> compiled.
Entity <Parity_Recursive_LUT6> (Architecture <IMP>) compiled.
Entity <Parity> compiled.
Entity <Parity> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v8_00_b.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v8_00_b.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v8_00_b.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_div.vhd" in Library microblaze_v8_00_b.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v8_00_b.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v8_00_b.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux_bus.vhd" in Library microblaze_v8_00_b.
Entity <mux_bus> compiled.
Entity <mux_bus> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v8_00_b.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_equal.vhd" in Library microblaze_v8_00_b.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd" in Library microblaze_v8_00_b.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/ram_module.vhd" in Library microblaze_v8_00_b.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/comparator.vhd" in Library microblaze_v8_00_b.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_or.vhd" in Library microblaze_v8_00_b.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/cache_valid_bit_detect.vhd" in Library microblaze_v8_00_b.
Entity <cache_valid_bit_detect> compiled.
Entity <cache_valid_bit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_bit.vhd" in Library microblaze_v8_00_b.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v8_00_b.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v8_00_b.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v8_00_b.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v8_00_b.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v8_00_b.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v8_00_b.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v8_00_b.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/cache_interface.vhd" in Library microblaze_v8_00_b.
Entity <Cache_Interface> compiled.
Entity <Cache_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v8_00_b.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v8_00_b.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu.vhd" in Library microblaze_v8_00_b.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v8_00_b.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd" in Library microblaze_v8_00_b.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v8_00_b.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v8_00_b.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v8_00_b.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v8_00_b.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v8_00_b.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v8_00_b.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v8_00_b.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v8_00_b.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd" in Library microblaze_v8_00_b.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pvr.vhd" in Library microblaze_v8_00_b.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v8_00_b.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v8_00_b.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v8_00_b.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/cachehit_detect.vhd" in Library microblaze_v8_00_b.
Entity <cachehit_detect> compiled.
Entity <cachehit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/victim_cache.vhd" in Library microblaze_v8_00_b.
Entity <LRU_Module> compiled.
Entity <LRU_Module> (Architecture <LRU_Module>) compiled.
Entity <victim_cache> compiled.
Entity <victim_cache> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/stream_cache.vhd" in Library microblaze_v8_00_b.
Entity <stream_cache> compiled.
Entity <stream_cache> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/address_hit.vhd" in Library microblaze_v8_00_b.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v8_00_b.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v8_00_b.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux4_8.vhd" in Library microblaze_v8_00_b.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file.vhd" in Library microblaze_v8_00_b.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select.vhd" in Library microblaze_v8_00_b.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic.vhd" in Library microblaze_v8_00_b.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v8_00_b.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/div_unit.vhd" in Library microblaze_v8_00_b.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/result_mux.vhd" in Library microblaze_v8_00_b.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect.vhd" in Library microblaze_v8_00_b.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg.vhd" in Library microblaze_v8_00_b.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module.vhd" in Library microblaze_v8_00_b.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v8_00_b.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fsl_module.vhd" in Library microblaze_v8_00_b.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/streaming_axi.vhd" in Library microblaze_v8_00_b.
Entity <Streaming_AXI> compiled.
Entity <Streaming_AXI> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v8_00_b.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/decode.vhd" in Library microblaze_v8_00_b.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow.vhd" in Library microblaze_v8_00_b.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v8_00_b.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v8_00_b.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/daxi_interface.vhd" in Library microblaze_v8_00_b.
Entity <DAXI_interface> compiled.
Entity <DAXI_interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v8_00_b.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/iaxi_interface.vhd" in Library microblaze_v8_00_b.
Entity <IAXI_Interface> compiled.
Entity <IAXI_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/debug.vhd" in Library microblaze_v8_00_b.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/icache.vhd" in Library microblaze_v8_00_b.
Entity <Icache> compiled.
Entity <Icache> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dcache_wb.vhd" in Library microblaze_v8_00_b.
Entity <DCache_wb> compiled.
Entity <DCache_wb> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dcache.vhd" in Library microblaze_v8_00_b.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers.vhd" in Library microblaze_v8_00_b.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/instr_mux.vhd" in Library microblaze_v8_00_b.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd" in Library microblaze_v8_00_b.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v8_00_b.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v8_00_b.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v8_00_b.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu.vhd" in Library microblaze_v8_00_b.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux4.vhd" in Library microblaze_v8_00_b.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/gen_srlfifo.vhd" in Library microblaze_v8_00_b.
Entity <srl_fifo> compiled.
Entity <srl_fifo> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" in Library microblaze_v8_00_b.
Entity <MicroBlaze> compiled.
WARNING:HDLParsers:3293 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd" Line 1057. Constant 'C_CORE_GENERATION_INFO' C_CORE_GENERATION_INFO is not locally static.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/reference_switch/hw/hdl/microblaze_0_wrapper.vhd" in Library work.
Entity <microblaze_0_wrapper> compiled.
Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_ASYNC_INTERRUPT = 1
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 1
	C_D_LMB = 1
	C_D_PLB = 0
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 1
	C_FAMILY = "virtex5"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 100000000
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 2
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 0
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 0
	C_USE_EXT_NM_BRK = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 0
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_DBUS_EXCEPTION = false
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = false
	C_DETECT_DIV_OVERFLOW = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = false
	C_ILL_OPCODE_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = false
	C_USE_EXT_NM_BRK = false
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = false
	C_USE_LWX_SWX_EXCLUSIVE = false
	C_USE_LWX_SWX_INSTR = true
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = false
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <Data_Flow_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 1
	C_D_LMB = 1
	C_D_PLB = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 1
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 2
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 0
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00010011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = true
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_REVERSE_INSTR = 1
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = false
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <carry_or> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <read_data_mux> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = true

Analyzing hierarchy for entity <DAXI_interface> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE = false
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_OUTPUT_DFFS = false

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = false
	C_TARGET = "virtex5"
	C_USE_ICACHE = false
	C_USE_I_EXT = false
	C_USE_I_LMB = true

Analyzing hierarchy for entity <MMU> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DCACHE_USE_WRITEBACK = 0
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PARITY = false
	C_MMU_TLB_READ = true
	C_MMU_TLB_WRITE = true
	C_MMU_ZONES = 16
	C_TARGET = "virtex5"
	C_USE_MMU = 0

Analyzing hierarchy for entity <PC_Module_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_TARGET = "virtex5"
	C_USE_BTC = false
	C_USE_MMU = 0

Analyzing hierarchy for entity <PreFetch_Buffer_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_FAULT_TOLERANT = 0
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Jump_Logic> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Register_File_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Operand_Select_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Shift_Logic_Module_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <MUL_Unit> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_USE_HW_MUL = false
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Barrel_Shifter_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_BARREL = true

Analyzing hierarchy for entity <WB_Mux> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU = false
	C_USE_HW_MUL = false
	C_USE_MMU = 0

Analyzing hierarchy for entity <Zero_Detect_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Byte_Doublet_Handle_gti> in library <microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ENDIANNESS = 1
	C_REVERSE_INSTR = 1
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Data_Flow_Logic> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_FSL_LINKS = 0
	C_MAX_FSL_LINKS = 16
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <msr_reg_gti> in library <Microblaze_v8_00_b> (architecture <msr_reg>) with generics.
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MMU = 0

Analyzing hierarchy for entity <exception_registers_gti> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DETECT_DIV_OVERFLOW = true
	C_DIV_ZERO_EXCEPTION = false
	C_FAULT_TOLERANT = 0
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0

Analyzing hierarchy for entity <FPU> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "virtex5"
	C_USE_FPU = 0

Analyzing hierarchy for entity <PVR> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 1
	C_D_LMB = 1
	C_D_PLB = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 1
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 2
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 0
	C_MB_VERSION = "00010011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = false
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <carry_equal> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	Size = 8

Analyzing hierarchy for entity <WB_Mux_Bit> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_DATA_WIDTH = 2
	C_LUT_SIZE = 6
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <mux_bus> in library <Microblaze_v8_00_b> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_SIZE = 32
	C_TARGET = "virtex5"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_0_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_0_wrapper> analyzed. Unit <microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v8_00_b> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_ASYNC_INTERRUPT = 1
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 1
	C_D_LMB = 1
	C_D_PLB = 0
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 1
	C_FAMILY = "virtex5"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 100000000
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 2
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 0
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 0
	C_USE_EXT_NM_BRK = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 0
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_DBUS_EXCEPTION = false
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = false
	C_DETECT_DIV_OVERFLOW = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = false
	C_ILL_OPCODE_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = false
	C_USE_EXT_NM_BRK = false
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = false
	C_USE_LWX_SWX_EXCLUSIVE = false
	C_USE_LWX_SWX_INSTR = true
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = false
	C_USE_PCMP_INSTR = true
    Set user-defined property "KEEP =  true" for signal <ex_valid_jump>.
    Set user-defined property "INIT =  9009000000009009" for instance <Using_FPGA_4.of_read_ex_write_op1_conflict_INST1> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000000000" for instance <Using_FPGA_4.of_read_ex_write_op1_conflict_INST2> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000009009" for instance <Using_FPGA_4.of_read_mem_write_op1_conflict_INST1> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000000000" for instance <Using_FPGA_4.of_read_mem_write_op1_conflict_INST2> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000009009" for instance <Using_FPGA_4.of_read_ex_write_op2_conflict_INST1> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000000000" for instance <Using_FPGA_4.of_read_ex_write_op2_conflict_INST2> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000009009" for instance <Using_FPGA_4.of_read_mem_write_op2_conflict_INST1> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000000000" for instance <Using_FPGA_4.of_read_mem_write_op2_conflict_INST2> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000009009" for instance <Using_FPGA_4.of_read_ex_write_op3_conflict_INST1> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000000000" for instance <Using_FPGA_4.of_read_ex_write_op3_conflict_INST2> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000009009" for instance <Using_FPGA_4.of_read_mem_write_op3_conflict_INST1> in unit <Decode_gti>.
    Set user-defined property "INIT =  9009000000000000" for instance <Using_FPGA_4.of_read_mem_write_op3_conflict_INST2> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_3.of_clear_MSR_BIP_hold_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_load_store_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_is_load_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_byte_access_i_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_doublet_access_i_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_is_lwx_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_is_swx_instr_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.ex_reverse_mem_access_inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst> in unit <Decode_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst> in unit <Decode_gti>.
INFO:Xst:2679 - Register <if_hold_incr_MMU_1> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <if_valid_req_prev_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_Take_Interrupt_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_Take_Ext_BRK_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <OF_Take_Exception_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_ESR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_EAR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_EDR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_BTR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Interrupt_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Ext_NM_BRK_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Ext_BRK_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Interrupt_Brk_combo> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break_No_Dbg> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Dbg_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_set_MSR_IE_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_mul_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_fpu_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Not_FPU_Instr> in unit <Decode_gti> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_div_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Div_Unsigned> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEM_DataBus_Exclusive> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_ICache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_DCache_decode> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_div_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_cmp_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_ESR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_EAR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_EDR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_BTR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_potential_exception> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_clr_ESR_l> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Div_Overflow> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_set_MSR_IE_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_mul_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Write_DCache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_ESR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_EAR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_EDR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_FSR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_PVR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_BTR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEM_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_potential_exception_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Take_Intr_or_Exc> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Take_Intr_or_Exc_keep> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_is_mul_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_Write_DCache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode_gti> analyzed. Unit <Decode_gti> generated.

Analyzing generic Entity <PC_Module_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_BTC_PARITY = false
	C_BTC_SIZE = 0
	C_TARGET = "virtex5"
	C_USE_BTC = false
	C_USE_MMU = 0
WARNING:Xst:1610 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module_gti.vhd" line 414: Width mismatch. <if_pc> has a width of 32 bits but assigned expression is 33-bit wide.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF> in unit <PC_Module_gti>.
Entity <PC_Module_gti> analyzed. Unit <PC_Module_gti> generated.

Analyzing generic Entity <PreFetch_Buffer_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_FAULT_TOLERANT = 0
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0
    Set user-defined property "KEEP =  true" for signal <of_ibuf_sel>.
    Set user-defined property "KEEP =  true" for signal <of_buffer_sel_i>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  00000000CCF0AACC" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  00000000CCF0AACC" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  00000000CCF0AACC" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  00000000CCF0AACC" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0000FFFFCCF0AACC" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  FF00FFFFAE0AAE0A" for instance <Using_FPGA_Buffers.Mux_Select_Empty_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA_Buffers.Last_Sel_DFF> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  00FF000051F551F5" for instance <Using_FPGA_Buffers.Mux_Select_OF_Valid_LUT6> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.OF_Valid_DFF> in unit <PreFetch_Buffer_gti>.
Entity <PreFetch_Buffer_gti> analyzed. Unit <PreFetch_Buffer_gti> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <Jump_Logic> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <Jump_Logic> analyzed. Unit <Jump_Logic> generated.

Analyzing generic Entity <Data_Flow_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 1
	C_D_LMB = 1
	C_D_PLB = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 1
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 2
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 0
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00010011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = true
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_REVERSE_INSTR = 1
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = false
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set property "max_fanout = 1000000" for signal <ex_op1_i>.
    Set property "max_fanout = 1000000" for signal <ex_op2>.
    Set property "max_fanout = 1000000" for signal <ex_op3>.
    Set property "ram_style = distributed" for unit <Register_File_gti>.
    Set user-defined property "INIT =  00FF00FFFEFEFEFE" for instance <Using_DAXI_ALU_Carry.Using_FPGA.Using_6LUT.direct_lut_INST> in unit <Data_Flow_gti>.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd" line 1929: Unconnected output port 'MEM_FPU_Done' of component 'FPU'.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd" line 1929: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow_gti> analyzed. Unit <Data_Flow_gti> generated.

Analyzing generic Entity <Register_File_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_LUT6.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_LUT6.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_LUT6.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_LUT6.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
Entity <Register_File_gti> analyzed. Unit <Register_File_gti> generated.

Analyzing generic Entity <Operand_Select_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
Entity <Operand_Select_gti> analyzed. Unit <Operand_Select_gti> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "virtex5"
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set user-defined property "KEEP =  true" for signal <sign_0_15>.
    Set user-defined property "KEEP =  true" for signal <sign_16_23>.
    Set user-defined property "KEEP =  true" for signal <mask_0_15>.
    Set user-defined property "KEEP =  true" for signal <mask_16_23>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[31].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[30].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[29].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[28].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[27].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[26].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[25].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[24].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[15].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[14].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[13].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[12].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[11].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[10].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[9].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[8].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[7].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[6].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[5].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[4].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[3].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[2].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[1].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[0].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  0000000000020002" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Using_FPGA_LUT6.I_PCMP_LUT6_29> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  0000000000FC00FC" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Using_FPGA_LUT6.I_PCMP_LUT6_30> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  7FFF8000FF0CFF0C" for instance <Use_PCMP_instr.Using_FPGA_PCMP.Using_FPGA_LUT6.I_PCMP_LUT6_31> in unit <Shift_Logic_Module_gti>.
Entity <Shift_Logic_Module_gti> analyzed. Unit <Shift_Logic_Module_gti> generated.

Analyzing generic Entity <carry_equal> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
	Size = 8
Entity <carry_equal> analyzed. Unit <carry_equal> generated.

Analyzing generic Entity <MUL_Unit> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_USE_HW_MUL = false
	C_USE_MUL64 = false
Entity <MUL_Unit> analyzed. Unit <MUL_Unit> generated.

Analyzing generic Entity <Barrel_Shifter_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_BARREL = true
Entity <Barrel_Shifter_gti> analyzed. Unit <Barrel_Shifter_gti> generated.

Analyzing generic Entity <WB_Mux> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU = false
	C_USE_HW_MUL = false
	C_USE_MMU = 0
Entity <WB_Mux> analyzed. Unit <WB_Mux> generated.

Analyzing generic Entity <WB_Mux_Bit> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_DATA_WIDTH = 2
	C_LUT_SIZE = 6
	C_TARGET = "virtex5"
    Set property "BELTYPE = LUT" for signal <wb_fwd_i>.
Entity <WB_Mux_Bit> analyzed. Unit <WB_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <Zero_Detect_gti> analyzed. Unit <Zero_Detect_gti> generated.

Analyzing generic Entity <Byte_Doublet_Handle_gti> in library <microblaze_v8_00_b> (Architecture <IMP>).
	C_ENDIANNESS = 1
	C_REVERSE_INSTR = 1
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"
Entity <Byte_Doublet_Handle_gti> analyzed. Unit <Byte_Doublet_Handle_gti> generated.

Analyzing generic Entity <Data_Flow_Logic> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_FSL_LINKS = 0
	C_MAX_FSL_LINKS = 16
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst> in unit <Data_Flow_Logic>.
Entity <Data_Flow_Logic> analyzed. Unit <Data_Flow_Logic> generated.

Analyzing generic Entity <msr_reg_gti> in library <Microblaze_v8_00_b> (Architecture <msr_reg>).
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MMU = 0
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[17].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[18].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[19].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[20].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[21].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[22].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[23].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[25].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[27].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_1.MSR_Bits[31].Using_FDR.MSR_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_ex_I> in unit <msr_reg_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_of_I> in unit <msr_reg_gti>.
Entity <msr_reg_gti> analyzed. Unit <msr_reg_gti> generated.

Analyzing generic Entity <exception_registers_gti> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DETECT_DIV_OVERFLOW = true
	C_DIV_ZERO_EXCEPTION = false
	C_FAULT_TOLERANT = 0
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0
    Set user-defined property "INIT =  00" for instance <FPGA_Target.exception_carry_select_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  96969696FF00AAAA" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  0" for instance <FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE> in unit <exception_registers_gti>.
INFO:Xst:2679 - Register <WB_ESR_i<27>> in unit <exception_registers_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <exception_registers_gti> analyzed. Unit <exception_registers_gti> generated.

Analyzing generic Entity <mux_bus> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_SIZE = 32
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[0].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[1].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[2].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[3].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[4].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[5].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[6].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[7].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[8].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[9].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[10].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[11].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[12].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[13].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[14].I_MUX_LUT6> in unit <mux_bus>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Use_LUT6.Mux_Loop[15].I_MUX_LUT6> in unit <mux_bus>.
Entity <mux_bus> analyzed. Unit <mux_bus> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "virtex5"
	C_USE_FPU = 0
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 1
	C_D_LMB = 1
	C_D_PLB = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 1
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 2
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 0
	C_MB_VERSION = "00010011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = false
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <carry_or> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <carry_or> analyzed. Unit <carry_or> generated.

Analyzing generic Entity <read_data_mux> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = true
Entity <read_data_mux> analyzed. Unit <read_data_mux> generated.

Analyzing generic Entity <DAXI_interface> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE = false
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_OUTPUT_DFFS = false
Entity <DAXI_interface> analyzed. Unit <DAXI_interface> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = false
	C_TARGET = "virtex5"
	C_USE_ICACHE = false
	C_USE_I_EXT = false
	C_USE_I_LMB = true
Entity <instr_mux> analyzed. Unit <instr_mux> generated.

Analyzing generic Entity <MMU> in library <Microblaze_v8_00_b> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DCACHE_USE_WRITEBACK = 0
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PARITY = false
	C_MMU_TLB_READ = true
	C_MMU_TLB_WRITE = true
	C_MMU_ZONES = 16
	C_TARGET = "virtex5"
	C_USE_MMU = 0
Entity <MMU> analyzed. Unit <MMU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <mem_access_failed> in unit <DAXI_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <read_data_mux>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/read_data_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_DLMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DCache_valid_read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <read_data_mux> synthesized.


Synthesizing Unit <DAXI_interface>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/daxi_interface.vhd".
WARNING:Xst:647 - Input <WB_Byte_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RRESP<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BRESP<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exclusive> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Doublet_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <WB_DAXI_Data_Strobe>.
    Found 32-bit register for signal <WB_DAXI_Read_Data>.
    Found 1-bit register for signal <MEM_DAXI_Exception>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 1-bit register for signal <M_AXI_DP_ARVALID_i>.
    Found 1-bit register for signal <M_AXI_DP_AWVALID_i>.
    Found 1-bit register for signal <M_AXI_DP_WVALID_i>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <DAXI_interface> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <IDebug_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDebug_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <instr_mux> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mmu.vhd".
WARNING:Xst:647 - Input <WB_exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_potential_exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBHI<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBX<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBLO<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_ZPR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Write_DCache_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBSX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBHI<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBLO<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <utlb_IValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_Hit_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_HitIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_Hit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_DValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_zpr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_tlbx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <if_Instr_Storage_Excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_valid_TLB_Addr_UTLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_valid_TLB_Addr_ITLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_tlb_addr_mmu_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataRdy_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_regs_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_done_regrd_wait> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_done_regrd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_regs_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_regs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_potential_exc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_allow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_MMU_Stall_UTLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Data_Storage_Excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataRdy_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZPR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZIndex_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <USizeMask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TLBX_Low> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrZpr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrSx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrPid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrLo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrHi> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegRdLo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegRdHi> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegDataLowOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegDataLowIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NoWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MaskedData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_UM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IZone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IZIndex_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ITLBLo_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ITLBHi_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ISIZE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IEx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IData_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_ZSEL_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_G_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_EX_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Fetch_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_strobe_UTLB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_strobe_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_LMB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_ZSEL_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_W_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_WR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_I_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_G_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_EX_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataHigh_E_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataHigh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D_UM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZPR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DTLBHi_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DSIZE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DData_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_W_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_WR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_I_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATAHI_E_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MMU> synthesized.


Synthesizing Unit <MUL_Unit>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MUL_Unit> synthesized.


Synthesizing Unit <Barrel_Shifter_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/barrel_shifter_gti.vhd".
    Found 1-bit register for signal <mem_left_shift<0>>.
    Found 32-bit register for signal <mem_mux3>.
    Found 2-bit register for signal <mem_shift16_8>.
    Found 1-bit register for signal <mem_void_bit>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <Barrel_Shifter_gti> synthesized.


Synthesizing Unit <Byte_Doublet_Handle_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/byte_doublet_handle_gti.vhd".
WARNING:Xst:1780 - Signal <wb_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_byte_selects> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <MEM_DataBus_Write_Data>.
    Found 4-bit register for signal <MEM_DataBus_Byte_Enable>.
    Found 1-bit xor2 for signal <ex_reverse_byteorder>.
    Found 1-bit xor3 for signal <ex_unaligned_Addr_2LSb<0>>.
    Found 1-bit xor2 for signal <ex_unaligned_Addr_2LSb<1>>.
    Found 1-bit register for signal <mem_Byte_Access<0>>.
    Found 2-bit register for signal <mem_byte_selects>.
    Found 1-bit register for signal <mem_Doublet_Access<0>>.
    Found 1-bit register for signal <mem_reverse_byteorder>.
    Found 2-bit register for signal <wb_read_lsb_1_sel>.
    Found 2-bit register for signal <wb_read_lsb_sel>.
    Found 1-bit register for signal <wb_read_msb_doublet_sel>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle_gti> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Cond> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_FPU<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Valid_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <FPU> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PVR> synthesized.


Synthesizing Unit <WB_Mux_Bit>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_bit_gti.vhd".
WARNING:Xst:647 - Input <Select_Bits<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux_Bit> synthesized.


Synthesizing Unit <carry_or>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_or.vhd".
Unit <carry_or> synthesized.


Synthesizing Unit <PC_Module_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/pc_module_gti.vhd".
WARNING:Xst:647 - Input <EX_change_VM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Branch_With_Delayslot<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Valid_Fetch<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instr_Exc_Occurred<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Branch_With_Delayslot<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRALID_0x8_instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Take_Intr_or_Exc_keep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_State<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRKI_0x8_0x18<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Exc_No_Load_Store_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Sel_Input<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Valid<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid_Keep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Addr_Lookup_MMU<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Buffer_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Jump_Wanted<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_buffer_full<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Buffer_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_pc_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_pc_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bt_pc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bt_jump> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <ex_pc_i>.
    Found 32-bit register for signal <if_pc>.
    Found 32-bit register for signal <mem_pc_i>.
    Found 128-bit register for signal <PC_Buffer>.
    Summary:
	inferred 224 D-type flip-flop(s).
Unit <PC_Module_gti> synthesized.


Synthesizing Unit <PreFetch_Buffer_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/prefetch_buffer_gti.vhd".
WARNING:Xst:647 - Input <IF_Instr_Storage_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_TLB_Miss_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Fetch_In_Progress<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <valid_fetch_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_ibuf_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_buffer_sel_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_Valid_early> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_ib_ibuf_length_1_carry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_ib_ibuf_length> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jump_load_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jump_load_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <jump_load<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_length_2and3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_length> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_ibuf_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_ibuf_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ex_branch_with_delayslot_i<0>>.
    Found 172-bit register for signal <ibuffer>.
    Summary:
	inferred 173 D-type flip-flop(s).
Unit <PreFetch_Buffer_gti> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <Jump_Logic>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/jump_logic_gti.vhd".
WARNING:Xst:647 - Input <OF_instr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_instr<11:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_which_branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ex_jump_q<0>>.
    Found 1-bit register for signal <ex_missed_fetch_on_branch_ended_hold<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq_n<0>>.
    Found 1-bit register for signal <force1>.
    Found 1-bit register for signal <force2>.
    Found 1-bit register for signal <force_Val1>.
    Found 1-bit register for signal <force_Val2_N>.
    Found 1-bit register for signal <use_Reg_Neg_DI>.
    Found 1-bit register for signal <use_Reg_Neg_S>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Jump_Logic> synthesized.


Synthesizing Unit <Register_File_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/register_file_gti.vhd".
WARNING:Xst:1780 - Signal <Reg_File> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Register_File_gti> synthesized.


Synthesizing Unit <Operand_Select_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/operand_select_gti.vhd".
WARNING:Xst:647 - Input <OF_Op1_Sel_SPR_MSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EX_Op1>.
    Found 32-bit register for signal <EX_Op2>.
    Found 32-bit register for signal <EX_Op3>.
    Found 32-bit register for signal <EX_Branch_CMP_Op1>.
    Found 16-bit register for signal <imm_reg>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <Operand_Select_gti> synthesized.


Synthesizing Unit <WB_Mux>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/wb_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_Sel_SPR_EAR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_FPU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EDR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_BTR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_MMU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Mul_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_ESR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_MUL_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MMU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FPU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux> synthesized.


Synthesizing Unit <Zero_Detect_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/zero_detect_gti.vhd".
Unit <Zero_Detect_gti> synthesized.


Synthesizing Unit <Data_Flow_Logic>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_logic_gti.vhd".
WARNING:Xst:647 - Input <MEM_Sel_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_EX_Result_Load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FSL_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <WB_FSL_No>.
    Found 1-bit register for signal <MEM_Not_Mul_Op<0>>.
    Found 32-bit register for signal <WB_MEM_Result>.
    Found 1-bit register for signal <MEM_Not_FPU_Op<0>>.
    Found 4-bit register for signal <mem_FSL_No>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <Data_Flow_Logic> synthesized.


Synthesizing Unit <msr_reg_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/msr_reg_gti.vhd".
WARNING:Xst:647 - Input <EX_Restore_WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR_Load_DZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Clear_VM_UM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR_Clear_EE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_first_cycle<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<17:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <wb_MSR_i>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <msr_reg_gti> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu_bit.vhd".
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 469.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <carry_equal>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/carry_equal.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_0$xor0002>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0002>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
Unit <carry_equal> synthesized.


Synthesizing Unit <mux_bus>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/mux_bus.vhd".
Unit <mux_bus> synthesized.


Synthesizing Unit <Decode_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/decode_gti.vhd".
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_By_Zero<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ext_BRK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Req<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Internal_interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<0:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<23:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_Overflow<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FPU_Excep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Addr_Low_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <spr_select> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_use_op1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_stall_reg_conflict> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_sel_fsl_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_clear_MSR_UM_VM_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_clear_MSR_UM_VM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Take_Interrupt_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Take_Ext_BRK_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_ZPR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBLO<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBHI<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_PID<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Priv_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_carry<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Interrupt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_Zone_Protect> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_ECC_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_Illegal_Opcode_unmasked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Ext_NM_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Ext_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_wait_on_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fsl_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fpu_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_FSL_Ctrl_Error<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_Exceptions_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_pc_incr3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_pc_incr2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_nm_brk_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_ZPR_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBX_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBSX_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBLO_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBHI_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_PID_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_mmu_mts> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_ignore_delayslot_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_div_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_cmp_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_first_cycle<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_clear_MSR_UM_VM_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_branch_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Interrupt_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Interrupt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_NM_BRK_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_NM_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_BRK_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Ext_BRK<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Allow_Sel_TLB<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <allow_ext_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OF_Take_Exception_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <WB_Word_Access>.
    Found 1-bit register for signal <EX_Arith_Shift<0>>.
    Found 1-bit register for signal <EX_Pattern_Cmp_Sel<0>>.
    Found 2-bit register for signal <EX_Sext_Op>.
    Found 1-bit register for signal <EX_Sign_Extend_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_DataBus_Read_Data<0>>.
    Found 2-bit register for signal <EX_Logic_Op>.
    Found 1-bit register for signal <WB_Read_Imm_Reg_1<0>>.
    Found 3-bit register for signal <EX_FPU_Op>.
    Found 1-bit register for signal <MEM_DataBus_Write>.
    Found 1-bit register for signal <WB_SW_Instr>.
    Found 1-bit register for signal <Dbg_Clean_Stop<0>>.
    Found 1-bit register for signal <EX_Left_Shift<0>>.
    Found 32-bit register for signal <MEM_DataBus_Addr>.
    Found 1-bit register for signal <WB_PC_Valid>.
    Found 1-bit register for signal <Trace_WB_Jump_Hit>.
    Found 2-bit register for signal <EX_Shift_Op>.
    Found 1-bit register for signal <WB_Doublet_Access<0>>.
    Found 1-bit register for signal <MEM_DataBus_Access>.
    Found 1-bit register for signal <EX_Use_Carry<0>>.
    Found 2-bit register for signal <EX_ALU_Op>.
    Found 1-bit register for signal <WB_DelaySlot_Instr<0>>.
    Found 1-bit register for signal <EX_CMP_Op<0>>.
    Found 1-bit register for signal <WB_Read_Imm_Reg<0>>.
    Found 1-bit register for signal <EX_Logic_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_MEM_Res<0>>.
    Found 1-bit register for signal <EX_Unsigned_Op<0>>.
    Found 1-bit register for signal <MEM_DataBus_Read>.
    Found 1-bit register for signal <WB_Quadlet_Access<0>>.
    Found 1-bit register for signal <WB_Byte_Access<0>>.
    Found 3-bit register for signal <EX_FPU_Cond>.
    Found 1-bit register for signal <Trace_WB_Jump_Taken>.
    Found 1-bit register for signal <dbg_Stop_Instr_Fetch_delay>.
    Found 1-bit register for signal <ex_alu_sel_logic_i>.
    Found 1-bit register for signal <ex_branch_with_delayslot<0>>.
    Found 1-bit register for signal <ex_bt_hit_hold<0>>.
    Found 1-bit register for signal <ex_delayslot_Instr<0>>.
    Found 1-bit register for signal <ex_enable_alu_i>.
    Found 1-bit register for signal <ex_enable_sext_shift_i>.
    Found 1-bit register for signal <ex_gpr_write<0>>.
    Found 5-bit register for signal <ex_gpr_write_addr>.
    Found 1-bit register for signal <ex_gpr_write_dbg<0>>.
    Found 32-bit register for signal <ex_instr>.
    Found 1-bit register for signal <ex_Instr_Excep_combo<0>>.
    Found 1-bit register for signal <ex_is_bs_instr_I<0>>.
    Found 1-bit register for signal <ex_is_div_instr_I<0>>.
    Found 1-bit register for signal <ex_is_multi_instr2<0>>.
    Found 1-bit register for signal <ex_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <ex_jump_hold<0>>.
    Found 1-bit register for signal <ex_jump_nodelay<0>>.
    Found 1-bit register for signal <ex_load_alu_carry<0>>.
    Found 1-bit register for signal <ex_load_shift_carry<0>>.
    Found 1-bit register for signal <ex_mfsmsr_i<0>>.
    Found 1-bit register for signal <ex_move_to_FSR_instr<0>>.
    Found 1-bit register for signal <ex_move_to_MSR_instr<0>>.
    Found 1-bit register for signal <ex_MSR_clear_decode>.
    Found 1-bit register for signal <ex_MSR_set_decode>.
    Found 6-bit register for signal <ex_opcode>.
    Found 1-bit register for signal <ex_read_imm_reg<0>>.
    Found 1-bit register for signal <ex_read_imm_reg_1<0>>.
    Found 1-bit register for signal <ex_reservation<0>>.
    Found 1-bit register for signal <ex_sel_alu_i<0>>.
    Found 1-bit register for signal <ex_set_bip<0>>.
    Found 1-bit register for signal <ex_set_MSR_EE_instr<0>>.
    Found 1-bit register for signal <ex_valid<0>>.
    Found 1-bit register for signal <ex_valid_jump<0>>.
    Found 1-bit register for signal <ex_valid_keep<0>>.
    Found 3-bit register for signal <ex_which_branch>.
    Found 1-bit register for signal <ex_write_icache_done<0>>.
    Found 1-bit register for signal <if_fetch_in_progress<0>>.
    Found 1-bit register for signal <if_missed_fetch<0>>.
    Found 1-bit register for signal <if_missed_fetch_already_tested<0>>.
    Found 1-bit register for signal <keep_jump_taken_with_ds<0>>.
    Found 1-bit register for signal <mem_byte_access<0>>.
    Found 1-bit register for signal <mem_delayslot_instr<0>>.
    Found 1-bit register for signal <mem_doublet_access<0>>.
    Found 1-bit register for signal <mem_exception_from_ex<0>>.
    Found 1-bit register for signal <mem_gpr_write<0>>.
    Found 5-bit register for signal <mem_gpr_write_addr>.
    Found 1-bit register for signal <mem_gpr_write_dbg<0>>.
    Found 32-bit register for signal <mem_instr>.
    Found 1-bit register for signal <mem_is_bs_instr<0>>.
    Found 1-bit register for signal <mem_is_div_instr_I<0>>.
    Found 1-bit register for signal <mem_is_load_instr<0>>.
    Found 1-bit register for signal <mem_is_msr_instr<0>>.
    Found 1-bit register for signal <mem_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <mem_is_store_instr<0>>.
    Found 1-bit register for signal <mem_jump_hit<0>>.
    Found 1-bit register for signal <mem_jump_taken<0>>.
    Found 1-bit register for signal <mem_load_store_access<0>>.
    Found 1-bit register for signal <mem_read_imm_reg<0>>.
    Found 1-bit register for signal <mem_read_imm_reg_1<0>>.
    Found 1-bit register for signal <MEM_Sel_MEM_Res_I<0>>.
    Found 1-bit register for signal <mem_valid<0>>.
    Found 1-bit register for signal <mem_word_access<0>>.
    Found 5-bit comparator equal for signal <of_read_ex_write_op1_conflict_0$cmp_eq0000> created at line 1966.
    Found 5-bit comparator equal for signal <of_read_ex_write_op2_conflict_0$cmp_eq0000> created at line 1968.
    Found 5-bit comparator equal for signal <of_read_ex_write_op3_conflict_0$cmp_eq0000> created at line 1970.
    Found 1-bit register for signal <of_read_imm_reg_ii<0>>.
    Found 5-bit comparator equal for signal <of_read_mem_write_op1_conflict_0$cmp_eq0000> created at line 1972.
    Found 5-bit comparator equal for signal <of_read_mem_write_op2_conflict_0$cmp_eq0000> created at line 1974.
    Found 5-bit comparator equal for signal <of_read_mem_write_op3_conflict_0$cmp_eq0000> created at line 1976.
    Found 5-bit comparator equal for signal <of_read_wb_write_op1_conflict_0$cmp_eq0000> created at line 1978.
    Found 5-bit comparator equal for signal <of_read_wb_write_op2_conflict_0$cmp_eq0000> created at line 1980.
    Found 5-bit comparator equal for signal <of_read_wb_write_op3_conflict_0$cmp_eq0000> created at line 1982.
    Found 1-bit register for signal <of_set_MSR_EE_hold<0>>.
    Found 1-bit register for signal <wb_exception_i<0>>.
    Found 5-bit register for signal <wb_exception_kind_i>.
    Found 5-bit register for signal <wb_gpr_write_addr>.
    Found 1-bit register for signal <wb_gpr_write_dbg<0>>.
    Found 1-bit register for signal <wb_gpr_write_i<0>>.
    Found 32-bit register for signal <wb_instr>.
    Found 1-bit register for signal <wb_PipeRun_i<0>>.
    Found 1-bit register for signal <wb_valid<0>>.
    Summary:
	inferred 260 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <Decode_gti> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/alu.vhd".
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/shift_logic_gti.vhd".
WARNING:Xst:647 - Input <EX_Sign_Extend_Sel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Logic_Sel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sign_bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_1x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_11> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_10> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_00> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pcmp_result<0:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_16_23> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_0_15> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_2_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_1_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <byte4_0x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <byte3_0x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <byte2_0x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <byte1_0x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Shift_Logic_Module_gti> synthesized.


Synthesizing Unit <exception_registers_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/exception_registers_gti.vhd".
WARNING:Xst:647 - Input <WB_Exception_Kind<27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSL_No> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instruction_Exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg_1<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <WB_EDR>.
    Found 32-bit register for signal <WB_BTR>.
    Found 13-bit register for signal <WB_ESR>.
    Found 32-bit register for signal <WB_EAR>.
    Found 32-bit register for signal <mem_BTR>.
    Found 32-bit register for signal <mem_EAR>.
    Found 32-bit register for signal <wb_EAR_i>.
    Found 32-bit register for signal <wb_EAR_ii>.
    Found 32-bit register for signal <wb_EDR_i>.
    Found 8-bit register for signal <WB_ESR_i<19:26>>.
    Found 4-bit register for signal <WB_ESR_i<28:31>>.
    Summary:
	inferred 281 D-type flip-flop(s).
Unit <exception_registers_gti> synthesized.


Synthesizing Unit <Data_Flow_gti>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/data_flow_gti.vhd".
WARNING:Xst:647 - Input <MEM_Sel_EX_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Is_Div_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Div_Unsigned<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Barrel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Load_FSL_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Quadlet_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_ex_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Data_Flow_gti> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <M1_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M2_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MTimeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M3_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Capture> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M4_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MAddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IWAIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M5_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M10_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M6_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_TDI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M11_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MTimeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M7_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M12_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M8_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M13_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MWrDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M9_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M14_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M15_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Reg_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MWrErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MAddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M0_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_pc_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_gpr_wr_dbg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_databus_steered_read_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_Write_DCache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_Halted<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_brki_0x18<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Valid_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_pid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_databus_ext_exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_Exception_Taken<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_valid_req_prev> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_icache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iext_drop_request> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <icache_drop_request> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_valid_tlb_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_cache_addr_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_addr_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fsl_will_dbg_break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_tag<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache_flush<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_write_dcache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_writethrough> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ex_dbg_pc_hit<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ex_databus_exclusive> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Write_ICache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exception_Taken<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dbg_want_to_break_mem_access> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_state<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_freeze<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_disable_interrupt<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <dbg_clean_stop<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TVALID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <S_AXIS_TREADY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TLAST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TDATA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_AXIS_TVALID> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_AXIS_TREADY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_AXIS_TLAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_AXIS_TDATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ICACHE_Stat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Put_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Get_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Dbg_Inhibit_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DCACHE_Stat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <wb_dlmb_data_strobe>.
    Found 32-bit register for signal <wb_dlmb_valid_read_data>.
    Summary:
	inferred 106 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/reference_switch/hw/hdl/microblaze_0_wrapper.vhd".
Unit <microblaze_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 221
 1-bit register                                        : 165
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 8
 3-bit register                                        : 3
 32-bit register                                       : 29
 4-bit register                                        : 4
 43-bit register                                       : 4
 5-bit register                                        : 4
 6-bit register                                        : 1
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Xors                                                 : 36
 1-bit xor2                                            : 35
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <wb_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_23> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_22> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_20> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_19> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_18> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_17> of sequential type is unconnected in block <msr_reg_gti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1568
 Flip-Flops                                            : 1568
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Xors                                                 : 36
 1-bit xor2                                            : 35
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dbg_Stop_Instr_Fetch_delay> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WB_ESR_27> (without init value) has a constant value of 0 in block <exception_registers_gti>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ibuffer_0_33> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_34> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_35> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_0_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_0_19> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_33> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_34> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_35> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_1_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_1_19> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_33> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_34> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_35> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_2_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_2_19> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_33> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_11> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_34> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_12> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_35> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_13> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_36> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_14> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_42> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_20> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_37> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_15> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_38> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_16> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_39> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_17> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_40> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_18> 
INFO:Xst:2261 - The FF/Latch <ibuffer_3_41> in Unit <PreFetch_Buffer_gti> is equivalent to the following FF/Latch, which will be removed : <ibuffer_3_19> 
INFO:Xst:2261 - The FF/Latch <ex_valid_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_valid_jump_0> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_5> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_1> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_25> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_10> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_9> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_3> 
INFO:Xst:2261 - The FF/Latch <WB_Quadlet_Access_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <WB_Word_Access> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_4> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_0> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_8> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_2> 
INFO:Xst:2261 - The FF/Latch <EX_FPU_Op_22> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Arith_Shift_0> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_1> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_26> 
WARNING:Xst:1293 - FF/Latch <wb_exception_i_0> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_exception_kind_i_31> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_exception_kind_i_30> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_exception_kind_i_29> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_exception_kind_i_28> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_exception_kind_i_27> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_exception_from_ex_0> has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_dlmb_data_strobe> of sequential type is unconnected in block <microblaze>.

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <DAXI_interface> ...

Optimizing unit <Barrel_Shifter_gti> ...

Optimizing unit <Byte_Doublet_Handle_gti> ...
INFO:Xst:2261 - The FF/Latch <wb_read_lsb_1_sel_1> in Unit <Byte_Doublet_Handle_gti> is equivalent to the following FF/Latch, which will be removed : <wb_read_msb_doublet_sel> 

Optimizing unit <PC_Module_gti> ...

Optimizing unit <PreFetch_Buffer_gti> ...
WARNING:Xst:2677 - Node <ibuffer_3_42> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_41> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_40> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_39> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_38> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_37> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_36> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_35> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_34> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_33> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_32> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_31> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_30> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_29> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_28> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_27> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_26> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_25> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_24> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_23> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_22> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_21> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_10> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_9> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_8> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_7> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_6> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_5> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_4> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_3> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_2> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_1> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_0> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_42> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_41> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_40> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_39> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_38> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_37> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_36> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_35> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_34> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_33> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_32> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_31> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_30> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_29> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_28> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_27> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_26> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_25> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_24> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_23> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_22> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_21> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_10> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_9> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_8> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_7> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_6> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_5> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_4> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_3> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_2> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_1> of sequential type is unconnected in block <PreFetch_Buffer_gti>.
WARNING:Xst:2677 - Node <ibuffer_3_0> of sequential type is unconnected in block <PreFetch_Buffer_gti>.

Optimizing unit <Jump_Logic> ...

Optimizing unit <Register_File_gti> ...

Optimizing unit <Operand_Select_gti> ...

Optimizing unit <Zero_Detect_gti> ...

Optimizing unit <Data_Flow_Logic> ...

Optimizing unit <msr_reg_gti> ...

Optimizing unit <carry_equal> ...

Optimizing unit <mux_bus> ...

Optimizing unit <Decode_gti> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module_gti> ...

Optimizing unit <exception_registers_gti> ...

Optimizing unit <Data_Flow_gti> ...

Optimizing unit <microblaze> ...
WARNING:Xst:1293 - FF/Latch <microblaze_0/Performance.Decode_I/ex_bt_hit_hold_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Decode_I/ex_Instr_Excep_combo_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Decode_I/mem_jump_hit_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_31> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_30> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_29> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_28> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_27> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_26> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_25> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_24> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_23> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_22> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_21> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_20> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_19> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_18> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_17> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_16> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Decode_I/Trace_WB_Jump_Hit> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/wb_gpr_write_dbg_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_gpr_write_dbg_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_PC_Valid> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_gpr_write_dbg_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_word_access_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_div_instr_I_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_store_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_SW_Instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Quadlet_Access_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_MEM_Res_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/Dbg_Clean_Stop_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_read_imm_reg_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Logic_Sel_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_move_to_FSR_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Sign_Extend_Sel_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_valid_keep_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_bs_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_load_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_read_imm_reg_1_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_read_imm_reg_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_DataBus_Read_Data_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Read_Imm_Reg_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_read_imm_reg_1_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Cond_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Read_Imm_Reg_1_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/MEM_DAXI_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_0> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_1> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_2> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_3> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_4> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_5> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_6> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_7> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_8> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_9> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_10> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_11> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_12> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_13> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_14> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_15> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_0> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.Decode_I/mem_byte_access_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_branch_with_delayslot_0> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.Decode_I/if_missed_fetch_already_tested_0> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.Decode_I/ex_jump_hold_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_0> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Performance.Decode_I/mem_doublet_access_0> 
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_3_31> of sequential type is unconnected in block <microblaze_0_wrapper>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1116
 Flip-Flops                                            : 1116

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 4008

Cell Usage :
# BELS                             : 1563
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 36
#      LUT3                        : 309
#      LUT4                        : 50
#      LUT5                        : 227
#      LUT6                        : 449
#      LUT6_2                      : 80
#      MULT_AND                    : 2
#      MUXCY_L                     : 146
#      MUXF7                       : 128
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 1116
#      FD                          : 4
#      FDE                         : 394
#      FDR                         : 167
#      FDRE                        : 511
#      FDRS                        : 1
#      FDRSE                       : 1
#      FDS                         : 2
#      FDSE                        : 36
# RAMS                             : 16
#      RAM32M                      : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1116  out of  149760     0%  
 Number of Slice LUTs:                 1255  out of  149760     0%  
    Number used as Logic:              1191  out of  149760     0%  
    Number used as Memory:               64  out of  39360     0%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1797
   Number with an unused Flip Flop:     681  out of   1797    37%  
   Number with an unused LUT:           542  out of   1797    30%  
   Number of fully used LUT-FF pairs:   574  out of   1797    31%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                        4008
 Number of bonded IOBs:                   0  out of    680     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_11)| 1132  |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.060ns (Maximum Frequency: 246.313MHz)
   Minimum input arrival time before clock: 2.635ns
   Maximum output required time after clock: 3.027ns
   Maximum combinational path delay: 1.819ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 4.060ns (frequency: 246.313MHz)
  Total number of paths / destination ports: 149856 / 2825
-------------------------------------------------------------------------
Delay:               4.060ns (Levels of Logic = 6)
  Source:            microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF (FF)
  Destination:       microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF to microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.396   0.924  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF (microblaze_0/Performance.Decode_I/of_predecode<3>)
     LUT6:I0->O            1   0.086   0.412  microblaze_0/Performance.Decode_I/of_read_ex_write_op1_conflict_0_cmp_eq00005_SW0 (N312)
     LUT5:I4->O            2   0.086   0.604  microblaze_0/Performance.Decode_I/of_read_ex_write_op1_conflict_0_cmp_eq00005 (microblaze_0/Performance.Decode_I/of_read_ex_write_op1_conflict_0_cmp_eq0000)
     LUT6:I3->O           35   0.086   0.595  microblaze_0/Performance.Decode_I/OF_Op1_Sel_1_or00001 (microblaze_0/of_op1_sel<1>)
     LUT5:I3->O            1   0.086   0.487  microblaze_0/Performance.Data_Flow_I/ex_fwd<31>1_SW0 (N651)
     LUT5:I3->O            2   0.086   0.000  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<31>1 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<31>)
     MUXF7:I0->O           1   0.213   0.000  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[31].MUXF7_I1 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_op1<31>)
     FDRE:D                   -0.022          microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    ----------------------------------------
    Total                      4.060ns (1.039ns logic, 3.021ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 1429 / 1201
-------------------------------------------------------------------------
Offset:              2.635ns (Levels of Logic = 5)
  Source:            IREADY (PAD)
  Destination:       microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: IREADY to microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              1   0.212   0.000  microblaze_0/Performance.No_Debug.combined_carry_or_I/A_N1_INV_0 (microblaze_0/Performance.No_Debug.combined_carry_or_I/A_N)
     MUXCY_L:S->LO        82   0.504   0.716  microblaze_0/Performance.No_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/ib_ready)
     LUT3:I0->O            1   0.086   0.819  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_32_or000011 (microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/N0)
     LUT5:I0->O            1   0.086   0.000  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_32_or00001 (microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new<32>)
     MUXF7:I0->O           1   0.213   0.000  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Using_LUT6.Instr_Mux_MUXF7 (microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_ii<32>)
     FDR:D                    -0.022          microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF
    ----------------------------------------
    Total                      2.635ns (1.101ns logic, 1.534ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 16808 / 390
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 36)
  Source:            microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:       INSTR_ADDR<0> (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i to INSTR_ADDR<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            34   0.396   0.708  microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i (microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i)
     LUT4:I1->O            0   0.086   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/ex_subtract_op1 (microblaze_0/Performance.Data_Flow_I/ALU_I/ex_subtract_op)
     MUXCY_L:DI->LO        1   0.298   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_Decoding.CarryIn_MUXCY (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<32>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<31>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<30>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<29>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<28>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<27>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<26>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<25>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<24>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<23>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<22>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<21>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<20>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<19>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<18>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<17>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<16>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<15>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<14>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<13>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<12>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<11>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<10>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<9>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<8>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<7>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<6>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<5>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<4>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<3>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<2>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/alu_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I (microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/invert_result)
     XORCY:CI->O           4   0.300   0.425  microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.XOR_I (DATA_ADDR<0>)
     LUT3:I2->O            1   0.086   0.000  microblaze_0/Performance.Decode_I/PC_Module_I/new_pc<0>1 (INSTR_ADDR<0>)
    ----------------------------------------
    Total                      3.027ns (1.894ns logic, 1.133ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.819ns (Levels of Logic = 3)
  Source:            IREADY (PAD)
  Destination:       I_AS (PAD)

  Data Path: IREADY to I_AS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              1   0.212   0.000  microblaze_0/Performance.No_Debug.combined_carry_or_I/A_N1_INV_0 (microblaze_0/Performance.No_Debug.combined_carry_or_I/A_N)
     MUXCY_L:S->LO        82   0.504   1.017  microblaze_0/Performance.No_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/ib_ready)
     LUT6:I0->O            2   0.086   0.000  microblaze_0/Performance.Decode_I/ib_addr_strobe_i_0_and00011 (I_AS)
    ----------------------------------------
    Total                      1.819ns (0.802ns logic, 1.017ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 62.62 secs
 
--> 


Total memory usage is 812596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1134 (   0 filtered)
Number of infos    :  117 (   0 filtered)

