============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:39:07 pm
  Module:                 counter
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1407 ps)
           View: view_wcl_typical
          Group: cg_enable_group_clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Time Borrowed:+       0                  
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-     593                  
             Slack:=    1407                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  RC_CG_HIER_INST1/g18__5107/Y -       A->Y  R     OR2X2          1 10.7    76   110     593    (-,-) 
  RC_CG_HIER_INST1/enl_reg/D   -       -     R     TLATNX1        1    -     -     0     593    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (1756 ps) Clock Gating Setup Check at pin RC_CG_HIER_INST1/g16__2398/A
           View: view_wcl_typical
          Group: clk
     Startpoint: (F) RC_CG_HIER_INST1/enl_reg/GN
          Clock: (F) clk
       Endpoint: (F) RC_CG_HIER_INST1/g16__2398/A
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000         2000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000         2000     
                                              
  Gate Check Setup:-       0                  
     Required Time:=    4000                  
      Launch Clock:-    2000                  
         Data Path:-     244                  
             Slack:=    1756                  

Exceptions/Constraints:
  output_delay              0              clk_gating_check_6 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST1/enl_reg/GN  -       -     F     (arrival)      3    -     0     0    2000    (-,-) 
  RC_CG_HIER_INST1/enl_reg/Q   -       GN->Q F     TLATNX1        1  8.6    78   243    2243    (-,-) 
  RC_CG_HIER_INST1/g16__2398/A (b)     -     F     AND2X1         -    -     -     0    2244    (-,-) 
#-----------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 3: MET (2478 ps) Setup Check with Pin count_reg[6]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    1365                  
             Slack:=    2478                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 23.0   127   140     884    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1024    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1164    (-,-) 
  g179__4319/Y    -       A->Y  R     AND2X2         3 22.7   126   139    1303    (-,-) 
  g177__6260/Y    -       B0->Y F     AOI2BB1X1      1  8.8    86    62    1365    (-,-) 
  count_reg[6]/D  -       -     F     DFFRX1         1    -     -     0    1365    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (2528 ps) Setup Check with Pin count_reg[7]/CK->K
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/K
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     169                  
     Required Time:=    3831                  
      Launch Clock:-       0                  
         Data Path:-    1303                  
             Slack:=    2528                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 23.0   127   140     884    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1024    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1164    (-,-) 
  g179__4319/Y    -       A->Y  R     AND2X2         3 22.7   126   139    1303    (-,-) 
  count_reg[7]/K  -       -     R     JKFFRXL        3    -     -     0    1303    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (2575 ps) Setup Check with Pin count_reg[7]/CK->J
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/J
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     122                  
     Required Time:=    3878                  
      Launch Clock:-       0                  
         Data Path:-    1303                  
             Slack:=    2575                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 23.0   127   140     884    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1024    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1164    (-,-) 
  g179__4319/Y    -       A->Y  R     AND2X2         3 22.7   126   139    1303    (-,-) 
  count_reg[7]/J  -       -     R     JKFFRXL        3    -     -     0    1303    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (2617 ps) Setup Check with Pin count_reg[5]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    1226                  
             Slack:=    2617                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 23.0   127   140     884    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1024    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1164    (-,-) 
  g180__8428/Y    -       B0->Y F     AOI2BB1X1      1  8.8    86    62    1226    (-,-) 
  count_reg[5]/D  -       -     F     DFFRX1         1    -     -     0    1226    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (2757 ps) Setup Check with Pin count_reg[4]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=    2757                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 23.0   127   140     884    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 23.0   127   140    1024    (-,-) 
  g183__6783/Y    -       B0->Y F     AOI2BB1X1      1  8.8    86    62    1086    (-,-) 
  count_reg[4]/D  -       -     F     DFFRX1         1    -     -     0    1086    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (2896 ps) Setup Check with Pin count_reg[3]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-     947                  
             Slack:=    2896                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 23.0   127   140     884    (-,-) 
  g186__1617/Y    -       B0->Y F     AOI2BB1X1      1  8.8    86    62     946    (-,-) 
  count_reg[3]/D  -       -     F     DFFRX1         1    -     -     0     947    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (3036 ps) Setup Check with Pin count_reg[2]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-     807                  
             Slack:=    3036                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.7    98   124     607    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 23.0   127   137     745    (-,-) 
  g189__1705/Y    -       B0->Y F     AOI2BB1X1      1  8.8    86    62     807    (-,-) 
  count_reg[2]/D  -       -     F     DFFRX1         1    -     -     0     807    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (3074 ps) Late External Delay Assertion at pin count[7]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     526                  
             Slack:=    3074                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[7]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[7]/Q  -       CK->Q R     JKFFRXL        1  6.7   115   526     526    (-,-) 
  count[7]        -       -     R     (port)         -    -     -     0     526    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (3116 ps) Late External Delay Assertion at pin count[0]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     484                  
             Slack:=    3116                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_19_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 20.0   192   484     484    (-,-) 
  count[0]        -       -     R     (port)         -    -     -     0     484    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (3121 ps) Late External Delay Assertion at pin count[2]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     479                  
             Slack:=    3121                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_17_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[2]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[2]/Q  -       CK->Q R     DFFRX1         3 19.0   184   479     479    (-,-) 
  count[2]        -       -     R     (port)         -    -     -     0     479    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (3121 ps) Late External Delay Assertion at pin count[3]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     479                  
             Slack:=    3121                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[3]/Q  -       CK->Q R     DFFRX1         3 19.0   184   479     479    (-,-) 
  count[3]        -       -     R     (port)         -    -     -     0     479    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (3121 ps) Late External Delay Assertion at pin count[4]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) count[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     479                  
             Slack:=    3121                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX1         3 19.0   184   479     479    (-,-) 
  count[4]        -       -     R     (port)         -    -     -     0     479    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (3121 ps) Late External Delay Assertion at pin count[5]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) count[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     479                  
             Slack:=    3121                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[5]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[5]/Q  -       CK->Q R     DFFRX1         3 19.0   184   479     479    (-,-) 
  count[5]        -       -     R     (port)         -    -     -     0     479    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (3121 ps) Late External Delay Assertion at pin count[6]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     479                  
             Slack:=    3121                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_13_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[6]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[6]/Q  -       CK->Q R     DFFRX1         3 19.0   184   479     479    (-,-) 
  count[6]        -       -     R     (port)         -    -     -     0     479    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (3148 ps) Late External Delay Assertion at pin count[1]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) count[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    3148                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_18_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[1]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[1]/Q  -       CK->Q R     DFFRX1         2 13.3   140   452     452    (-,-) 
  count[1]        -       -     R     (port)         -    -     -     0     452    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (3478 ps) Setup Check with Pin count_reg[1]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     156                  
     Required Time:=    3844                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    3478                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[1]/CK -       -      R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[1]/QN -       CK->QN F     DFFRX1         1  8.8    82   366     366    (-,-) 
  count_reg[1]/D  -       -      F     DFFRX1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (3478 ps) Setup Check with Pin count_reg[0]/CK->D
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     156                  
     Required Time:=    3844                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    3478                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/QN -       CK->QN F     DFFRX1         1  8.8    82   366     366    (-,-) 
  count_reg[0]/D  -       -      F     DFFRX1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

