Index: linux-4.4.27/drivers/net/ethernet/mediatek/gsw_mt7620.c
===================================================================
--- linux-4.4.27.orig/drivers/net/ethernet/mediatek/gsw_mt7620.c
+++ linux-4.4.27/drivers/net/ethernet/mediatek/gsw_mt7620.c
@@ -67,6 +67,9 @@ static void mt7620_hw_init(struct mt7620
 	rt_sysc_w32(rt_sysc_r32(SYSC_REG_CFG1) | BIT(8), SYSC_REG_CFG1);
 	mtk_switch_w32(gsw, mtk_switch_r32(gsw, GSW_REG_CKGCR) & ~(0x3 << 4), GSW_REG_CKGCR);
 
+	// Enable MIB stats
+	mtk_switch_w32(gsw, mtk_switch_r32(gsw, GSW_REG_MIB_CNT_EN) | (1 << 1), GSW_REG_MIB_CNT_EN);
+
 	if (of_property_read_bool(np, "mediatek,mt7530")) {
 		u32 val;
 
Index: linux-4.4.27/drivers/net/ethernet/mediatek/gsw_mt7620.h
===================================================================
--- linux-4.4.27.orig/drivers/net/ethernet/mediatek/gsw_mt7620.h
+++ linux-4.4.27/drivers/net/ethernet/mediatek/gsw_mt7620.h
@@ -76,6 +76,8 @@
 #define PHY_PRE_EN		BIT(30)
 #define PMY_MDC_CONF(_x)	((_x & 0x3f) << 24)
 
+#define	GSW_REG_MIB_CNT_EN	0x4000
+
 enum {
 	/* Global attributes. */
 	GSW_ATTR_ENABLE_VLAN,
Index: linux-4.4.27/drivers/net/ethernet/mediatek/mt7530.c
===================================================================
--- linux-4.4.27.orig/drivers/net/ethernet/mediatek/mt7530.c
+++ linux-4.4.27/drivers/net/ethernet/mediatek/mt7530.c
@@ -10,6 +10,7 @@
  * GNU General Public License for more details.
  *
  * Copyright (C) 2013 John Crispin <blogic@openwrt.org>
+ * Copyright (C) 2016 Vitaly Chekryzhev <13hakta@gmail.com>
  */
 
 #include <linux/if.h>
@@ -76,6 +77,95 @@ struct mt7xxx_mib_desc {
 	const char *name;
 };
 
+#define MT7620_MIB_COUNTER_BASE	0x1010
+#define MT7620_MIB_STATS_PPE_AC_BCNT0	0x000 // PPE Accounting Group #0 Byte Counter
+#define MT7620_MIB_STATS_PPE_AC_PCNT0	0x004 // PPE Accounting Group #0 Packet Counter
+#define MT7620_MIB_STATS_PPE_AC_BCNT63	0x1F8 // PPE Accounting Group #63 Byte Counter
+#define MT7620_MIB_STATS_PPE_AC_PCNT63	0x1FC // PPE Accounting Group #63 Packet Counter
+#define MT7620_MIB_STATS_PPE_MTR_CNT0	0x200 // PPE Meter Group #0
+#define MT7620_MIB_STATS_PPE_MTR_CNT63	0x2FC // PPE Meter Group #63
+#define MT7620_MIB_STATS_GDM1_TX_GBCNT	0x300 // Transmit good byte count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_TX_GPCNT	0x304 // Transmit good packet count for CPU GDM (exclude flow control frames)
+#define MT7620_MIB_STATS_GDM1_TX_SKIPCNT	0x308 // Transmit abort count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_TX_COLCNT	0x30C // Transmit collision count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_GBCNT1	0x320 // Received good byte count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_GPCNT1	0x324 // Received good packet count for CPU GDM (exclude flow control frame)
+#define MT7620_MIB_STATS_GDM1_RX_OERCNT	0x328 // Received overflow error packet count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_FERCNT	0x32C // Received FCS error packet count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_SERCNT	0x330 // Received too short error packet count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_LERCNT	0x334 // Received too long error packet count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_CERCNT	0x338 // Received IP/TCP/UDP checksum error packet count for CPU GDM
+#define MT7620_MIB_STATS_GDM1_RX_FCCNT	0x33C // Received flow control pkt count for CPU GDM
+#define MT7620_MIB_STATS_GDM2_TX_GBCNT	0x340 // Transmit good byte count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_TX_GPCNT	0x344 // Transmit good packet count for PPE GDM (exclude flow control frames)
+#define MT7620_MIB_STATS_GDM2_TX_SKIPCNT	0x348 // Transmit abort count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_TX_COLCNT	0x34C // Transmit collision count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_GBCNT	0x360 // Received good byte count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_GPCNT	0x364 // Received good packet count for PPE GDM (exclude flow control frame)
+#define MT7620_MIB_STATS_GDM2_RX_OERCNT	0x368 // Received overflow error packet count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_FERCNT	0x36C // Received FCS error packet count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_SERCNT	0x370 // Received too short error packet count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_LERCNT	0x374 // Received too long error packet count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_CERCNT	0x378 // Received IP/TCP/UDP checksum error packet count for PPE GDM
+#define MT7620_MIB_STATS_GDM2_RX_FCCNT	0x37C // Received flow control pkt count for PPE GDM
+
+#define MT7620_MIB_COUNTER_BASE_PORT	0x4000
+#define MT7620_MIB_COUNTER_PORT_OFFSET	0x100
+#define MT7620_MIB_STATS_PORT_TGPCN	0x10	// Tx Packet Counter of Port n
+#define MT7620_MIB_STATS_PORT_TBOCN	0x14	// Tx Bad Octet Counter of Port n
+#define MT7620_MIB_STATS_PORT_TGOCN	0x18	// Tx Good Octet Counter of Port n
+#define MT7620_MIB_STATS_PORT_TEPCN	0x1C	// Tx Event Packet Counter of Port n
+#define MT7620_MIB_STATS_PORT_RGPCN	0x20	// Rx Packet Counter of Port n 
+#define MT7620_MIB_STATS_PORT_RBOCN	0x24	// Rx Bad Octet Counter of Port n
+#define MT7620_MIB_STATS_PORT_RGOCN	0x28	// Rx Good Octet Counter of Port n
+#define MT7620_MIB_STATS_PORT_REPC1N	0x2C	// Rx Event Packet Counter of Port n
+#define MT7620_MIB_STATS_PORT_REPC2N	0x30	// Rx Event Packet Counter of Port n
+
+static const struct mt7xxx_mib_desc mt7620_mibs[] = {
+	MIB_DESC(1, MT7620_MIB_STATS_PPE_AC_BCNT0, "PPE_AC_BCNT0"),
+	MIB_DESC(1, MT7620_MIB_STATS_PPE_AC_PCNT0, "PPE_AC_PCNT0"),
+	MIB_DESC(1, MT7620_MIB_STATS_PPE_AC_BCNT63, "PPE_AC_BCNT63"),
+	MIB_DESC(1, MT7620_MIB_STATS_PPE_AC_PCNT63, "PPE_AC_PCNT63"),
+	MIB_DESC(1, MT7620_MIB_STATS_PPE_MTR_CNT0, "PPE_MTR_CNT0"),
+	MIB_DESC(1, MT7620_MIB_STATS_PPE_MTR_CNT63, "PPE_MTR_CNT63"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_TX_GBCNT, "GDM1_TX_GBCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_TX_GPCNT, "GDM1_TX_GPCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_TX_SKIPCNT, "GDM1_TX_SKIPCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_TX_COLCNT, "GDM1_TX_COLCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_GBCNT1, "GDM1_RX_GBCNT1"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_GPCNT1, "GDM1_RX_GPCNT1"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_OERCNT, "GDM1_RX_OERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_FERCNT, "GDM1_RX_FERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_SERCNT, "GDM1_RX_SERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_LERCNT, "GDM1_RX_LERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_CERCNT, "GDM1_RX_CERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM1_RX_FCCNT, "GDM1_RX_FCCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_TX_GBCNT, "GDM2_TX_GBCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_TX_GPCNT, "GDM2_TX_GPCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_TX_SKIPCNT, "GDM2_TX_SKIPCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_TX_COLCNT, "GDM2_TX_COLCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_GBCNT, "GDM2_RX_GBCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_GPCNT, "GDM2_RX_GPCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_OERCNT, "GDM2_RX_OERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_FERCNT, "GDM2_RX_FERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_SERCNT, "GDM2_RX_SERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_LERCNT, "GDM2_RX_LERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_CERCNT, "GDM2_RX_CERCNT"),
+	MIB_DESC(1, MT7620_MIB_STATS_GDM2_RX_FCCNT, "GDM2_RX_FCCNT")
+};
+
+static const struct mt7xxx_mib_desc mt7620_port_mibs[] = {
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_TGPCN,  "TxGPC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_TBOCN,  "TxBOC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_TGOCN,  "TxGOC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_TEPCN,  "TxEPC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_RGPCN,  "RxGPC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_RBOCN,  "RxBOC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_RGOCN,  "RxGOC"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_REPC1N, "RxEPC1"),
+	MIB_DESC(1, MT7620_MIB_STATS_PORT_REPC2N, "RxEPC2")
+};
+
 #define MT7621_MIB_COUNTER_BASE	0x4000
 #define MT7621_MIB_COUNTER_PORT_OFFSET	0x100
 #define MT7621_STATS_TDPC	0x00
@@ -624,18 +714,6 @@ mt7530_get_port_link(struct switch_dev *
 	return 0;
 }
 
-static const struct switch_attr mt7530_global[] = {
-	{
-		.type = SWITCH_TYPE_INT,
-		.name = "enable_vlan",
-		.description = "VLAN mode (1:enabled)",
-		.max = 1,
-		.id = MT7530_ATTR_ENABLE_VLAN,
-		.get = mt7530_get_vlan_enable,
-		.set = mt7530_set_vlan_enable,
-	},
-};
-
 static u64 get_mib_counter(struct mt7530_priv *priv, int i, int port)
 {
 	unsigned int port_base;
@@ -683,6 +761,111 @@ static int mt7621_sw_get_port_mib(struct
 	return 0;
 }
 
+static u64 get_mib_counter_7620(struct mt7530_priv *priv, int i)
+{
+	u64 t;
+
+	t = mt7530_r32(priv, MT7620_MIB_COUNTER_BASE + mt7620_mibs[i].offset);
+	if (mt7620_mibs[i].size == 2) {
+		u64 hi;
+
+		hi = mt7530_r32(priv, MT7620_MIB_COUNTER_BASE + mt7620_mibs[i].offset + 4);
+		t |= hi << 32;
+	}
+
+	return t;
+}
+
+static u64 get_mib_counter_port_7620(struct mt7530_priv *priv, int i, int port)
+{
+	unsigned int port_base;
+	u64 t;
+
+	port_base = MT7620_MIB_COUNTER_BASE_PORT +
+		    MT7620_MIB_COUNTER_PORT_OFFSET * port;
+
+	t = mt7530_r32(priv, port_base + mt7620_port_mibs[i].offset);
+	if (mt7620_mibs[i].size == 2) {
+		u64 hi;
+
+		hi = mt7530_r32(priv, port_base + mt7620_port_mibs[i].offset + 4);
+		t |= hi << 32;
+	}
+
+	return t;
+}
+
+static int mt7530_sw_get_mib(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	static char buf[4096];
+	struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
+	int i, len = 0;
+
+	len += snprintf(buf + len, sizeof(buf) - len, "Switch MIB counters\n");
+
+	for (i = 0; i < sizeof(mt7620_mibs) / sizeof(*mt7620_mibs); ++i) {
+		u64 counter;
+		len += snprintf(buf + len, sizeof(buf) - len,
+				"%-11s: ", mt7620_mibs[i].name);
+		counter = get_mib_counter_7620(priv, i);
+		len += snprintf(buf + len, sizeof(buf) - len, "%llu\n",
+				counter);
+	}
+
+	val->value.s = buf;
+	val->len = len;
+	return 0;
+}
+
+
+static int mt7530_sw_get_port_mib(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	static char buf[4096];
+	struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
+	int i, len = 0;
+
+	if (val->port_vlan >= MT7530_NUM_PORTS)
+		return -EINVAL;
+
+	len += snprintf(buf + len, sizeof(buf) - len,
+			"Port %d MIB counters\n", val->port_vlan);
+
+	for (i = 0; i < sizeof(mt7620_port_mibs) / sizeof(*mt7620_port_mibs); ++i) {
+		u64 counter;
+		len += snprintf(buf + len, sizeof(buf) - len,
+				"%-11s: ", mt7620_port_mibs[i].name);
+		counter = get_mib_counter_port_7620(priv, i, val->port_vlan);
+		len += snprintf(buf + len, sizeof(buf) - len, "%llu\n",
+				counter);
+	}
+
+	val->value.s = buf;
+	val->len = len;
+	return 0;
+}
+
+static const struct switch_attr mt7530_global[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "VLAN mode (1:enabled)",
+		.max = 1,
+		.id = MT7530_ATTR_ENABLE_VLAN,
+		.get = mt7530_get_vlan_enable,
+		.set = mt7530_set_vlan_enable,
+	}, {
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get MIB counters for switch",
+		.get = mt7530_sw_get_mib,
+		.set = NULL,
+	},
+};
+
 static const struct switch_attr mt7621_port[] = {
 	{
 		.type = SWITCH_TYPE_STRING,
@@ -694,6 +877,13 @@ static const struct switch_attr mt7621_p
 };
 
 static const struct switch_attr mt7530_port[] = {
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get MIB counters for port",
+		.get = mt7530_sw_get_port_mib,
+		.set = NULL,
+	},
 };
 
 static const struct switch_attr mt7530_vlan[] = {
