
PowerDistribution.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cd8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b6  00802000  00000cd8  00000d6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  008020b6  008020b6  00000e22  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e22  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000e54  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  00000e94  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000026e9  00000000  00000000  00000f6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000062b  00000000  00000000  00003655  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000051b  00000000  00000000  00003c80  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002f0  00000000  00000000  0000419c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000204a  00000000  00000000  0000448c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007f4  00000000  00000000  000064d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d0  00000000  00000000  00006cca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  1c:	0c 94 cc 01 	jmp	0x398	; 0x398 <__vector_7>
  20:	0c 94 d6 01 	jmp	0x3ac	; 0x3ac <__vector_8>
  24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  30:	0c 94 5b 01 	jmp	0x2b6	; 0x2b6 <__vector_12>
  34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  5c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  74:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  78:	0c 94 0d 01 	jmp	0x21a	; 0x21a <__vector_30>
  7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	cd bf       	out	0x3d, r28	; 61
  b4:	df e2       	ldi	r29, 0x2F	; 47
  b6:	de bf       	out	0x3e, r29	; 62

000000b8 <__do_copy_data>:
  b8:	10 e2       	ldi	r17, 0x20	; 32
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b0 e2       	ldi	r27, 0x20	; 32
  be:	e8 ed       	ldi	r30, 0xD8	; 216
  c0:	fc e0       	ldi	r31, 0x0C	; 12
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a6 3b       	cpi	r26, 0xB6	; 182
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
  ce:	20 e2       	ldi	r18, 0x20	; 32
  d0:	a6 eb       	ldi	r26, 0xB6	; 182
  d2:	b0 e2       	ldi	r27, 0x20	; 32
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	ab 3c       	cpi	r26, 0xCB	; 203
  da:	b2 07       	cpc	r27, r18
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <main>
  e2:	0c 94 6a 06 	jmp	0xcd4	; 0xcd4 <_exit>

000000e6 <__bad_interrupt>:
  e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <_Z13configureADCsv>:
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
	
}

void configureADCs(){
  ea:	cf 93       	push	r28
  ec:	df 93       	push	r29
	// Batt Input Voltage
	// Halve Input
	//Set to single ended input
	//Set to 12-bit mode
		
	ADCA.CTRLB = (ADC_RESOLUTION_MT12BIT_gc | ADC_CONMODE_bm);	//Sets resolution to 12 bit and sets conversion mode to signed
  ee:	a0 e0       	ldi	r26, 0x00	; 0
  f0:	b2 e0       	ldi	r27, 0x02	; 2
  f2:	82 e1       	ldi	r24, 0x12	; 18
  f4:	11 96       	adiw	r26, 0x01	; 1
  f6:	8c 93       	st	X, r24
  f8:	11 97       	sbiw	r26, 0x01	; 1
	ADCA.REFCTRL = ADC_REFSEL_AREFA_gc;                              //Reference the "rail splitter" 2.5v reference
  fa:	80 e2       	ldi	r24, 0x20	; 32
  fc:	12 96       	adiw	r26, 0x02	; 2
  fe:	8c 93       	st	X, r24
 100:	12 97       	sbiw	r26, 0x02	; 2
	ADCA.EVCTRL = 0; //Disable events
 102:	13 96       	adiw	r26, 0x03	; 3
 104:	1c 92       	st	X, r1
 106:	13 97       	sbiw	r26, 0x03	; 3
	ADCA.PRESCALER = ADC_PRESCALER_DIV512_gc;
 108:	87 e0       	ldi	r24, 0x07	; 7
 10a:	14 96       	adiw	r26, 0x04	; 4
 10c:	8c 93       	st	X, r24
 10e:	14 97       	sbiw	r26, 0x04	; 4
/* Read NVM signature. From http://www.avrfreaks.net/forum/xmega-production-signature-row */
static uint8_t ReadCalibrationByte( uint8_t index ){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
 110:	ca ec       	ldi	r28, 0xCA	; 202
 112:	d1 e0       	ldi	r29, 0x01	; 1
 114:	82 e0       	ldi	r24, 0x02	; 2
 116:	88 83       	st	Y, r24
	result = pgm_read_byte(index);
 118:	e0 e2       	ldi	r30, 0x20	; 32
 11a:	f0 e0       	ldi	r31, 0x00	; 0
 11c:	e4 91       	lpm	r30, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
 11e:	18 82       	st	Y, r1
		
	ADCA.CTRLB = (ADC_RESOLUTION_MT12BIT_gc | ADC_CONMODE_bm);	//Sets resolution to 12 bit and sets conversion mode to signed
	ADCA.REFCTRL = ADC_REFSEL_AREFA_gc;                              //Reference the "rail splitter" 2.5v reference
	ADCA.EVCTRL = 0; //Disable events
	ADCA.PRESCALER = ADC_PRESCALER_DIV512_gc;
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));
 120:	1c 96       	adiw	r26, 0x0c	; 12
 122:	ec 93       	st	X, r30
 124:	1c 97       	sbiw	r26, 0x0c	; 12
/* Read NVM signature. From http://www.avrfreaks.net/forum/xmega-production-signature-row */
static uint8_t ReadCalibrationByte( uint8_t index ){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
 126:	88 83       	st	Y, r24
	result = pgm_read_byte(index);
 128:	e1 e2       	ldi	r30, 0x21	; 33
 12a:	f0 e0       	ldi	r31, 0x00	; 0
 12c:	e4 91       	lpm	r30, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
 12e:	18 82       	st	Y, r1
	ADCA.CTRLB = (ADC_RESOLUTION_MT12BIT_gc | ADC_CONMODE_bm);	//Sets resolution to 12 bit and sets conversion mode to signed
	ADCA.REFCTRL = ADC_REFSEL_AREFA_gc;                              //Reference the "rail splitter" 2.5v reference
	ADCA.EVCTRL = 0; //Disable events
	ADCA.PRESCALER = ADC_PRESCALER_DIV512_gc;
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));
 130:	1d 96       	adiw	r26, 0x0d	; 13
 132:	ec 93       	st	X, r30
 134:	1d 97       	sbiw	r26, 0x0d	; 13
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 136:	ef e7       	ldi	r30, 0x7F	; 127
 138:	fc e0       	ldi	r31, 0x0C	; 12
 13a:	31 97       	sbiw	r30, 0x01	; 1
 13c:	f1 f7       	brne	.-4      	; 0x13a <_Z13configureADCsv+0x50>
 13e:	00 c0       	rjmp	.+0      	; 0x140 <_Z13configureADCsv+0x56>
 140:	00 00       	nop
	_delay_us(400);
	//ADCA.CH0.AVGCTRL = ADC_SAMPNUM_256X_gc;
	ADCA.CH0.CTRL = (ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAINL_gc);
 142:	90 96       	adiw	r26, 0x20	; 32
 144:	8c 93       	st	X, r24
 146:	90 97       	sbiw	r26, 0x20	; 32
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEGL_PIN1_gc);  //Init the ADC MUX to use the PIN8 input
 148:	81 e4       	ldi	r24, 0x41	; 65
 14a:	91 96       	adiw	r26, 0x21	; 33
 14c:	8c 93       	st	X, r24
 14e:	91 97       	sbiw	r26, 0x21	; 33
																	 //and set the negative input to the GND
																     //reference on PORTA PIN1
	ADCA.CH0.INTCTRL = 0; // Set COMPLETE interrupts
 150:	92 96       	adiw	r26, 0x22	; 34
 152:	1c 92       	st	X, r1
 154:	92 97       	sbiw	r26, 0x22	; 34
	ADCA.CTRLA = ADC_ENABLE_bm;
 156:	81 e0       	ldi	r24, 0x01	; 1
 158:	8c 93       	st	X, r24
	//_delay_ms(1);
	//ADCA.CH0.CTRL = ADC_CH_START_bm;
	//
	//ADCA.CTRLA |= ADC_CH8START_bm;
	*/	
}
 15a:	df 91       	pop	r29
 15c:	cf 91       	pop	r28
 15e:	08 95       	ret

00000160 <_Z27configureExternalOscillatorv>:

void configureExternalOscillator(){
	int temp = 0;																			//Temporary variable for helping avoid 4 clock cycle limitation when updating secure registers
		
	//Enable external 4MHz oscillator
	OSC.XOSCCTRL = (OSC_FRQRANGE_2TO9_gc | OSC_XOSCSEL_XTAL_16KCLK_gc);						//Set external oscillator to be between 2 and 9 MHz and select it
 160:	e0 e5       	ldi	r30, 0x50	; 80
 162:	f0 e0       	ldi	r31, 0x00	; 0
 164:	8b e4       	ldi	r24, 0x4B	; 75
 166:	82 83       	std	Z+2, r24	; 0x02
	OSC.CTRL |= OSC_XOSCEN_bm;																//Enable the external oscillator
 168:	80 81       	ld	r24, Z
 16a:	88 60       	ori	r24, 0x08	; 8
 16c:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_XOSCRDY_bm)){ERROR_SET();};									//While the external oscillator is not ready, set the error led
 16e:	81 81       	ldd	r24, Z+1	; 0x01
 170:	83 fd       	sbrc	r24, 3
 172:	09 c0       	rjmp	.+18     	; 0x186 <_Z27configureExternalOscillatorv+0x26>
 174:	a0 e4       	ldi	r26, 0x40	; 64
 176:	b6 e0       	ldi	r27, 0x06	; 6
 178:	92 e0       	ldi	r25, 0x02	; 2
 17a:	15 96       	adiw	r26, 0x05	; 5
 17c:	9c 93       	st	X, r25
 17e:	15 97       	sbiw	r26, 0x05	; 5
 180:	81 81       	ldd	r24, Z+1	; 0x01
 182:	83 ff       	sbrs	r24, 3
 184:	fa cf       	rjmp	.-12     	; 0x17a <_Z27configureExternalOscillatorv+0x1a>
	ERROR_CLR();																			//Clear the error led if the external oscillator has stabilized
 186:	82 e0       	ldi	r24, 0x02	; 2
 188:	80 93 46 06 	sts	0x0646, r24
		
	//Enable phase locked loop to multiply external oscillator by 8 to get 32MHz
	temp = ((OSC_PLLSRC_XOSC_gc & OSC_PLLSRC_gm) | (OSC_PLLFAC_gm & 8));					//Set the external oscillator as the clock source for the pll and set to multiply by 8
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the pll control settings
 18c:	88 ed       	ldi	r24, 0xD8	; 216
 18e:	84 bf       	out	0x34, r24	; 52
	OSC.PLLCTRL = temp;																		//Write pll control settings to register
 190:	e0 e5       	ldi	r30, 0x50	; 80
 192:	f0 e0       	ldi	r31, 0x00	; 0
 194:	88 ec       	ldi	r24, 0xC8	; 200
 196:	85 83       	std	Z+5, r24	; 0x05
	OSC.CTRL |= OSC_PLLEN_bm;																//Enable the pll
 198:	80 81       	ld	r24, Z
 19a:	80 61       	ori	r24, 0x10	; 16
 19c:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_PLLRDY_bm)){ERROR_SET();};										//While the pll is not ready, set the error led
 19e:	81 81       	ldd	r24, Z+1	; 0x01
 1a0:	84 fd       	sbrc	r24, 4
 1a2:	09 c0       	rjmp	.+18     	; 0x1b6 <_Z27configureExternalOscillatorv+0x56>
 1a4:	a0 e4       	ldi	r26, 0x40	; 64
 1a6:	b6 e0       	ldi	r27, 0x06	; 6
 1a8:	92 e0       	ldi	r25, 0x02	; 2
 1aa:	15 96       	adiw	r26, 0x05	; 5
 1ac:	9c 93       	st	X, r25
 1ae:	15 97       	sbiw	r26, 0x05	; 5
 1b0:	81 81       	ldd	r24, Z+1	; 0x01
 1b2:	84 ff       	sbrs	r24, 4
 1b4:	fa cf       	rjmp	.-12     	; 0x1aa <_Z27configureExternalOscillatorv+0x4a>
	ERROR_CLR();																			//Disable the error led if successfully stabilized
 1b6:	82 e0       	ldi	r24, 0x02	; 2
 1b8:	80 93 46 06 	sts	0x0646, r24
		
	//Set system pll clock divisions and set up as source for all system clocks
	temp = ((CLK_PSADIV_gm & CLK_PSADIV_1_gc) | (CLK_PSBCDIV_gm & CLK_PSBCDIV_1_1_gc));		//Set system to use pll divided by 1 (no division)
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the clock source division setting
 1bc:	88 ed       	ldi	r24, 0xD8	; 216
 1be:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = temp;																		//Write division settings to register
 1c0:	e0 e4       	ldi	r30, 0x40	; 64
 1c2:	f0 e0       	ldi	r31, 0x00	; 0
 1c4:	10 82       	st	Z, r1
		
	temp = CLK_SCLKSEL_PLL_gc;																//Set pll as system clock source
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the system clock
 1c6:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = temp;																		//Write clock source settings to register
 1c8:	84 e0       	ldi	r24, 0x04	; 4
 1ca:	80 83       	st	Z, r24
 1cc:	08 95       	ret

000001ce <_Z11configureIOv>:
	
	
}

void configureIO(void){
 1ce:	cf 93       	push	r28
 1d0:	df 93       	push	r29
	//Set STATUS and ERROR LEDs to be outputs
	PORTC.DIRSET = PIN1_bm;
 1d2:	e0 e4       	ldi	r30, 0x40	; 64
 1d4:	f6 e0       	ldi	r31, 0x06	; 6
 1d6:	82 e0       	ldi	r24, 0x02	; 2
 1d8:	81 83       	std	Z+1, r24	; 0x01
	PORTC.DIRSET = PIN0_bm;
 1da:	91 e0       	ldi	r25, 0x01	; 1
 1dc:	91 83       	std	Z+1, r25	; 0x01
	
	//Set the Relay Pin to be an output
	PORTC.DIRSET = PIN5_bm;
 1de:	30 e2       	ldi	r19, 0x20	; 32
 1e0:	31 83       	std	Z+1, r19	; 0x01
	
	//Set the settings switches to be inputs
	PORTC.DIRCLR = PIN2_bm;
 1e2:	24 e0       	ldi	r18, 0x04	; 4
 1e4:	22 83       	std	Z+2, r18	; 0x02
	PORTC.DIRCLR = PIN3_bm;
 1e6:	48 e0       	ldi	r20, 0x08	; 8
 1e8:	42 83       	std	Z+2, r20	; 0x02
	
	//Set pullups on the switches
	PORTC.PIN2CTRL = PORT_OPC_PULLUP_gc;
 1ea:	48 e1       	ldi	r20, 0x18	; 24
 1ec:	42 8b       	std	Z+18, r20	; 0x12
	PORTC.PIN3CTRL = PORT_OPC_PULLUP_gc;
 1ee:	43 8b       	std	Z+19, r20	; 0x13
	
	//SET ADC Pints to be inputs
	PORTA.DIRCLR = PIN0_bm;  //2.5v ref (AFREF Pin)
 1f0:	a0 e0       	ldi	r26, 0x00	; 0
 1f2:	b6 e0       	ldi	r27, 0x06	; 6
 1f4:	12 96       	adiw	r26, 0x02	; 2
 1f6:	9c 93       	st	X, r25
 1f8:	12 97       	sbiw	r26, 0x02	; 2
	PORTA.DIRCLR = PIN1_bm;  //Ground reference
 1fa:	12 96       	adiw	r26, 0x02	; 2
 1fc:	8c 93       	st	X, r24
 1fe:	12 97       	sbiw	r26, 0x02	; 2
	PORTD.DIRCLR = PIN0_bm;  //Temp-Sensor Pin
 200:	c0 e6       	ldi	r28, 0x60	; 96
 202:	d6 e0       	ldi	r29, 0x06	; 6
 204:	9a 83       	std	Y+2, r25	; 0x02
	PORTD.DIRCLR = PIN1_bm;  //Voltage Sense - Electronics Battery
 206:	8a 83       	std	Y+2, r24	; 0x02
	PORTD.DIRCLR = PIN2_bm;  //Voltage Sense - Rear Battery
 208:	2a 83       	std	Y+2, r18	; 0x02
	
	//Setup the RSSI input
	PORTA.DIRCLR = PIN2_bm;				//Set the RSSI pin to be an input
 20a:	12 96       	adiw	r26, 0x02	; 2
 20c:	2c 93       	st	X, r18
	
	
	//DONT FORGET TO CLEAR THE FLAG IN INTFLAGS	
	
	//Initialize output values
	STATUS_CLR();
 20e:	96 83       	std	Z+6, r25	; 0x06
	ERROR_CLR();
 210:	86 83       	std	Z+6, r24	; 0x06
	
	REAR_RELAY_CLR();
 212:	36 83       	std	Z+6, r19	; 0x06
		
}
 214:	df 91       	pop	r29
 216:	cf 91       	pop	r28
 218:	08 95       	ret

0000021a <__vector_30>:

//This function will be called on the edges of the RSSI signal
ISR(PORTA_INT_vect){
 21a:	1f 92       	push	r1
 21c:	0f 92       	push	r0
 21e:	0f b6       	in	r0, 0x3f	; 63
 220:	0f 92       	push	r0
 222:	11 24       	eor	r1, r1
 224:	8f 93       	push	r24
 226:	9f 93       	push	r25
 228:	ef 93       	push	r30
 22a:	ff 93       	push	r31
	cli();
 22c:	f8 94       	cli
	
	PORTA.INTFLAGS = PIN2_bm;  //Reset the interrupt flag for this pin
 22e:	84 e0       	ldi	r24, 0x04	; 4
 230:	80 93 0c 06 	sts	0x060C, r24
	
	if(RSSI.measuring == NOT_MEASURING && READ_RSSI_PIN()){   //We detected one of these ____/---
 234:	80 91 b7 20 	lds	r24, 0x20B7
 238:	81 30       	cpi	r24, 0x01	; 1
 23a:	61 f4       	brne	.+24     	; 0x254 <__vector_30+0x3a>
 23c:	80 91 08 06 	lds	r24, 0x0608
 240:	82 fd       	sbrc	r24, 2
 242:	0b c0       	rjmp	.+22     	; 0x25a <__vector_30+0x40>
 244:	1f c0       	rjmp	.+62     	; 0x284 <__vector_30+0x6a>
		RTC.CNT = 0;		//We want to start counting the counter now
		RSSI.measuring = MEASURING;

	}
	else if (RSSI.measuring == MEASURING && !READ_RSSI_PIN()){  //That means we are at this point ---\____
 246:	80 91 08 06 	lds	r24, 0x0608
 24a:	82 ff       	sbrs	r24, 2
 24c:	0d c0       	rjmp	.+26     	; 0x268 <__vector_30+0x4e>
 24e:	1a c0       	rjmp	.+52     	; 0x284 <__vector_30+0x6a>
		ERROR_SET();
	}
	
	
	//_delay_us(200);
	sei();
 250:	78 94       	sei
 252:	1c c0       	rjmp	.+56     	; 0x28c <__vector_30+0x72>
	if(RSSI.measuring == NOT_MEASURING && READ_RSSI_PIN()){   //We detected one of these ____/---
		RTC.CNT = 0;		//We want to start counting the counter now
		RSSI.measuring = MEASURING;

	}
	else if (RSSI.measuring == MEASURING && !READ_RSSI_PIN()){  //That means we are at this point ---\____
 254:	88 23       	and	r24, r24
 256:	b9 f3       	breq	.-18     	; 0x246 <__vector_30+0x2c>
 258:	15 c0       	rjmp	.+42     	; 0x284 <__vector_30+0x6a>
	cli();
	
	PORTA.INTFLAGS = PIN2_bm;  //Reset the interrupt flag for this pin
	
	if(RSSI.measuring == NOT_MEASURING && READ_RSSI_PIN()){   //We detected one of these ____/---
		RTC.CNT = 0;		//We want to start counting the counter now
 25a:	10 92 08 04 	sts	0x0408, r1
 25e:	10 92 09 04 	sts	0x0409, r1
		RSSI.measuring = MEASURING;
 262:	10 92 b7 20 	sts	0x20B7, r1
 266:	f4 cf       	rjmp	.-24     	; 0x250 <__vector_30+0x36>

	}
	else if (RSSI.measuring == MEASURING && !READ_RSSI_PIN()){  //That means we are at this point ---\____
		RSSI.countDifference = RTC.CNT;
 268:	80 91 08 04 	lds	r24, 0x0408
 26c:	90 91 09 04 	lds	r25, 0x0409
 270:	e6 eb       	ldi	r30, 0xB6	; 182
 272:	f0 e2       	ldi	r31, 0x20	; 32
 274:	84 83       	std	Z+4, r24	; 0x04
 276:	95 83       	std	Z+5, r25	; 0x05
		
		RSSI.sampleCount++;
 278:	86 81       	ldd	r24, Z+6	; 0x06
 27a:	97 81       	ldd	r25, Z+7	; 0x07
 27c:	01 96       	adiw	r24, 0x01	; 1
 27e:	86 83       	std	Z+6, r24	; 0x06
 280:	97 83       	std	Z+7, r25	; 0x07
 282:	e6 cf       	rjmp	.-52     	; 0x250 <__vector_30+0x36>
	}
	else {
		ERROR_SET();
 284:	82 e0       	ldi	r24, 0x02	; 2
 286:	80 93 45 06 	sts	0x0645, r24
 28a:	e2 cf       	rjmp	.-60     	; 0x250 <__vector_30+0x36>
	}
	
	
	//_delay_us(200);
	sei();
}
 28c:	ff 91       	pop	r31
 28e:	ef 91       	pop	r30
 290:	9f 91       	pop	r25
 292:	8f 91       	pop	r24
 294:	0f 90       	pop	r0
 296:	0f be       	out	0x3f, r0	; 63
 298:	0f 90       	pop	r0
 29a:	1f 90       	pop	r1
 29c:	18 95       	reti

0000029e <_Z21configureTimerCounterv>:
1S    = 0x7A12

*/
void configureTimerCounter(){
	//Set the timer to run (with a prescaler)	
	TCC4.CTRLA = TC45_CLKSEL_DIV1024_gc;	//Configure a 1024 prescaler (we want very broad timing here, exact precision isn't required)
 29e:	e0 e0       	ldi	r30, 0x00	; 0
 2a0:	f8 e0       	ldi	r31, 0x08	; 8
 2a2:	87 e0       	ldi	r24, 0x07	; 7
 2a4:	80 83       	st	Z, r24
	TCC4.PER = TC_1024_500MS;               //500mS delay
 2a6:	89 e0       	ldi	r24, 0x09	; 9
 2a8:	9d e3       	ldi	r25, 0x3D	; 61
 2aa:	86 a3       	std	Z+38, r24	; 0x26
 2ac:	97 a3       	std	Z+39, r25	; 0x27
											//Default delay value. Reference pre-calculated table up above for more information
	
	TCC4.CTRLB = TC45_WGMODE_NORMAL_gc;		//Configure the timer for Normal mode operation
 2ae:	11 82       	std	Z+1, r1	; 0x01
	
	TCC4.INTCTRLA = TC45_OVFINTLVL_LO_gc;	//Set a low priority overflow interrupt
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	86 83       	std	Z+6, r24	; 0x06
 2b4:	08 95       	ret

000002b6 <__vector_12>:
}

//Handles compare vector for T/C 4
ISR (TCC4_OVF_vect){
 2b6:	1f 92       	push	r1
 2b8:	0f 92       	push	r0
 2ba:	0f b6       	in	r0, 0x3f	; 63
 2bc:	0f 92       	push	r0
 2be:	11 24       	eor	r1, r1
 2c0:	2f 93       	push	r18
 2c2:	3f 93       	push	r19
 2c4:	4f 93       	push	r20
 2c6:	5f 93       	push	r21
 2c8:	6f 93       	push	r22
 2ca:	7f 93       	push	r23
 2cc:	8f 93       	push	r24
 2ce:	9f 93       	push	r25
 2d0:	af 93       	push	r26
 2d2:	ef 93       	push	r30
 2d4:	ff 93       	push	r31
	++longCounter;
 2d6:	20 91 c1 20 	lds	r18, 0x20C1
 2da:	30 91 c2 20 	lds	r19, 0x20C2
 2de:	40 91 c3 20 	lds	r20, 0x20C3
 2e2:	50 91 c4 20 	lds	r21, 0x20C4
 2e6:	60 91 c5 20 	lds	r22, 0x20C5
 2ea:	70 91 c6 20 	lds	r23, 0x20C6
 2ee:	80 91 c7 20 	lds	r24, 0x20C7
 2f2:	90 91 c8 20 	lds	r25, 0x20C8
 2f6:	a1 e0       	ldi	r26, 0x01	; 1
 2f8:	0e 94 29 06 	call	0xc52	; 0xc52 <__adddi3_s8>
 2fc:	20 93 c1 20 	sts	0x20C1, r18
 300:	30 93 c2 20 	sts	0x20C2, r19
 304:	40 93 c3 20 	sts	0x20C3, r20
 308:	50 93 c4 20 	sts	0x20C4, r21
 30c:	60 93 c5 20 	sts	0x20C5, r22
 310:	70 93 c6 20 	sts	0x20C6, r23
 314:	80 93 c7 20 	sts	0x20C7, r24
 318:	90 93 c8 20 	sts	0x20C8, r25
	
	TCC4.INTFLAGS |= 0b1;  //Reset overflow interrupt
 31c:	e0 e0       	ldi	r30, 0x00	; 0
 31e:	f8 e0       	ldi	r31, 0x08	; 8
 320:	84 85       	ldd	r24, Z+12	; 0x0c
 322:	81 60       	ori	r24, 0x01	; 1
 324:	84 87       	std	Z+12, r24	; 0x0c
	
	broadcastStatus = 1;
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	80 93 c0 20 	sts	0x20C0, r24
}
 32c:	ff 91       	pop	r31
 32e:	ef 91       	pop	r30
 330:	af 91       	pop	r26
 332:	9f 91       	pop	r25
 334:	8f 91       	pop	r24
 336:	7f 91       	pop	r23
 338:	6f 91       	pop	r22
 33a:	5f 91       	pop	r21
 33c:	4f 91       	pop	r20
 33e:	3f 91       	pop	r19
 340:	2f 91       	pop	r18
 342:	0f 90       	pop	r0
 344:	0f be       	out	0x3f, r0	; 63
 346:	0f 90       	pop	r0
 348:	1f 90       	pop	r1
 34a:	18 95       	reti

0000034c <_Z12configureRTCv>:

void configureRTC(){
	RTC.CTRL = RTC_CORREN_bm | RTC_PRESCALER_DIV1_gc;		//Enable the RTC correction process, and the RTC itself with no prescaler
 34c:	e0 e0       	ldi	r30, 0x00	; 0
 34e:	f4 e0       	ldi	r31, 0x04	; 4
 350:	89 e0       	ldi	r24, 0x09	; 9
 352:	80 83       	st	Z, r24
	RTC.INTCTRL = RTC_COMPINTLVL_LO_gc | RTC_OVFINTLVL_LO_gc; //Enable the overflow and 
 354:	85 e0       	ldi	r24, 0x05	; 5
 356:	82 83       	std	Z+2, r24	; 0x02
	
    OSC.CTRL |= OSC_RC32KEN_bm;								//Enable the 32.768kHz internal oscillator
 358:	a0 e5       	ldi	r26, 0x50	; 80
 35a:	b0 e0       	ldi	r27, 0x00	; 0
 35c:	8c 91       	ld	r24, X
 35e:	84 60       	ori	r24, 0x04	; 4
 360:	8c 93       	st	X, r24
 362:	8f e7       	ldi	r24, 0x7F	; 127
 364:	9c e0       	ldi	r25, 0x0C	; 12
 366:	01 97       	sbiw	r24, 0x01	; 1
 368:	f1 f7       	brne	.-4      	; 0x366 <_Z12configureRTCv+0x1a>
 36a:	00 c0       	rjmp	.+0      	; 0x36c <_Z12configureRTCv+0x20>
 36c:	00 00       	nop
	
	_delay_us(400);											//Wait for the oscillator to stabalize.
	
	CLK.RTCCTRL = CLK_RTCSRC_RCOSC32_gc;					//Set the RTC input as the 32.768kHz internal oscillator
 36e:	a0 e4       	ldi	r26, 0x40	; 64
 370:	b0 e0       	ldi	r27, 0x00	; 0
 372:	8c e0       	ldi	r24, 0x0C	; 12
 374:	13 96       	adiw	r26, 0x03	; 3
 376:	8c 93       	st	X, r24
 378:	13 97       	sbiw	r26, 0x03	; 3
	CLK.RTCCTRL |= CLK_RTCEN_bm;							//Enable the clock input
 37a:	13 96       	adiw	r26, 0x03	; 3
 37c:	8c 91       	ld	r24, X
 37e:	13 97       	sbiw	r26, 0x03	; 3
 380:	81 60       	ori	r24, 0x01	; 1
 382:	13 96       	adiw	r26, 0x03	; 3
 384:	8c 93       	st	X, r24
	
	//Testing setup code
	RTC.COMP = 16384; //~1 second? Assuming 32.768 KHz
 386:	80 e0       	ldi	r24, 0x00	; 0
 388:	90 e4       	ldi	r25, 0x40	; 64
 38a:	84 87       	std	Z+12, r24	; 0x0c
 38c:	95 87       	std	Z+13, r25	; 0x0d
	RTC.PER = 0xFF00;  //No tengo nuguien idea
 38e:	80 e0       	ldi	r24, 0x00	; 0
 390:	9f ef       	ldi	r25, 0xFF	; 255
 392:	82 87       	std	Z+10, r24	; 0x0a
 394:	93 87       	std	Z+11, r25	; 0x0b
 396:	08 95       	ret

00000398 <__vector_7>:

}

ISR(RTC_OVF_vect){
 398:	1f 92       	push	r1
 39a:	0f 92       	push	r0
 39c:	0f b6       	in	r0, 0x3f	; 63
 39e:	0f 92       	push	r0
 3a0:	11 24       	eor	r1, r1
	
}
 3a2:	0f 90       	pop	r0
 3a4:	0f be       	out	0x3f, r0	; 63
 3a6:	0f 90       	pop	r0
 3a8:	1f 90       	pop	r1
 3aa:	18 95       	reti

000003ac <__vector_8>:

ISR(RTC_COMP_vect){
 3ac:	1f 92       	push	r1
 3ae:	0f 92       	push	r0
 3b0:	0f b6       	in	r0, 0x3f	; 63
 3b2:	0f 92       	push	r0
 3b4:	11 24       	eor	r1, r1
 3b6:	8f 93       	push	r24
 3b8:	9f 93       	push	r25
 3ba:	ef 93       	push	r30
 3bc:	ff 93       	push	r31
	if(toggle){
 3be:	80 91 c9 20 	lds	r24, 0x20C9
 3c2:	90 91 ca 20 	lds	r25, 0x20CA
 3c6:	89 2b       	or	r24, r25
 3c8:	41 f0       	breq	.+16     	; 0x3da <__vector_8+0x2e>
		STATUS_CLR();
 3ca:	81 e0       	ldi	r24, 0x01	; 1
 3cc:	80 93 46 06 	sts	0x0646, r24
		toggle = 0;
 3d0:	10 92 c9 20 	sts	0x20C9, r1
 3d4:	10 92 ca 20 	sts	0x20CA, r1
 3d8:	09 c0       	rjmp	.+18     	; 0x3ec <__vector_8+0x40>
	}
	else{
		STATUS_SET();
 3da:	81 e0       	ldi	r24, 0x01	; 1
 3dc:	80 93 45 06 	sts	0x0645, r24
		toggle = 1;
 3e0:	81 e0       	ldi	r24, 0x01	; 1
 3e2:	90 e0       	ldi	r25, 0x00	; 0
 3e4:	80 93 c9 20 	sts	0x20C9, r24
 3e8:	90 93 ca 20 	sts	0x20CA, r25
	}
	
	RTC.CNT = 0;
 3ec:	e0 e0       	ldi	r30, 0x00	; 0
 3ee:	f4 e0       	ldi	r31, 0x04	; 4
 3f0:	10 86       	std	Z+8, r1	; 0x08
 3f2:	11 86       	std	Z+9, r1	; 0x09
	RTC.INTFLAGS = 0x02;
 3f4:	82 e0       	ldi	r24, 0x02	; 2
 3f6:	83 83       	std	Z+3, r24	; 0x03
	
	RSSI.countDifference = 0;
 3f8:	10 92 ba 20 	sts	0x20BA, r1
 3fc:	10 92 bb 20 	sts	0x20BB, r1
}
 400:	ff 91       	pop	r31
 402:	ef 91       	pop	r30
 404:	9f 91       	pop	r25
 406:	8f 91       	pop	r24
 408:	0f 90       	pop	r0
 40a:	0f be       	out	0x3f, r0	; 63
 40c:	0f 90       	pop	r0
 40e:	1f 90       	pop	r1
 410:	18 95       	reti

00000412 <_Z23sampleTempSensorVoltagev>:

	return( result );
}

int16_t sampleTempSensorVoltage(void){
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEGL_PIN1_gc);//ADC_CH_MUXNEG0_bm);
 412:	e0 e0       	ldi	r30, 0x00	; 0
 414:	f2 e0       	ldi	r31, 0x02	; 2
 416:	81 e4       	ldi	r24, 0x41	; 65
 418:	81 a3       	std	Z+33, r24	; 0x21
	ADCA.CH0.CTRL |= ADC_CH_START_bm;
 41a:	80 a1       	ldd	r24, Z+32	; 0x20
 41c:	80 68       	ori	r24, 0x80	; 128
 41e:	80 a3       	std	Z+32, r24	; 0x20
 420:	8f e7       	ldi	r24, 0x7F	; 127
 422:	9c e0       	ldi	r25, 0x0C	; 12
 424:	01 97       	sbiw	r24, 0x01	; 1
 426:	f1 f7       	brne	.-4      	; 0x424 <_Z23sampleTempSensorVoltagev+0x12>
 428:	00 c0       	rjmp	.+0      	; 0x42a <_Z23sampleTempSensorVoltagev+0x18>
 42a:	00 00       	nop
	
	_delay_us(400);
	
	//while(((ADCA.INTFLAGS >> ADC_CH0IF_bp) & (1U << 8)) != (1U << 8)); // (1U << n) where n is the adc channel, so zero for this one
	
	while(!(ADCA.INTFLAGS & (1 << 0)));
 42c:	86 81       	ldd	r24, Z+6	; 0x06
 42e:	80 ff       	sbrs	r24, 0
 430:	fd cf       	rjmp	.-6      	; 0x42c <_Z23sampleTempSensorVoltagev+0x1a>
	ADCA.INTFLAGS = (1 << 0);
 432:	e0 e0       	ldi	r30, 0x00	; 0
 434:	f2 e0       	ldi	r31, 0x02	; 2
 436:	81 e0       	ldi	r24, 0x01	; 1
 438:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;
 43a:	84 a1       	ldd	r24, Z+36	; 0x24
 43c:	95 a1       	ldd	r25, Z+37	; 0x25
}
 43e:	08 95       	ret

00000440 <_Z20sampleBatteryVoltagev>:

int16_t sampleBatteryVoltage(void){
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN9_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for batt voltage sense
 440:	e0 e0       	ldi	r30, 0x00	; 0
 442:	f2 e0       	ldi	r31, 0x02	; 2
 444:	89 e4       	ldi	r24, 0x49	; 73
 446:	81 a3       	std	Z+33, r24	; 0x21
	ADCA.CH0.CTRL |= ADC_CH_START_bm;
 448:	80 a1       	ldd	r24, Z+32	; 0x20
 44a:	80 68       	ori	r24, 0x80	; 128
 44c:	80 a3       	std	Z+32, r24	; 0x20
	
	//while(((ADCA.INTFLAGS >> ADC_CH0IF_bp) & (1U << 0)) != (1U << 0)); // (1U << n) where n is the adc channel, so zero for this one
	//ADCA.INTFLAGS = ((1U << 0) << ADC_CH0IF_bp);
	while(!(ADCA.INTFLAGS & (1 << 0)));
 44e:	86 81       	ldd	r24, Z+6	; 0x06
 450:	80 ff       	sbrs	r24, 0
 452:	fd cf       	rjmp	.-6      	; 0x44e <_Z20sampleBatteryVoltagev+0xe>
	ADCA.INTFLAGS = (1 << 0);
 454:	e0 e0       	ldi	r30, 0x00	; 0
 456:	f2 e0       	ldi	r31, 0x02	; 2
 458:	81 e0       	ldi	r24, 0x01	; 1
 45a:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;
 45c:	84 a1       	ldd	r24, Z+36	; 0x24
 45e:	95 a1       	ldd	r25, Z+37	; 0x25
}
 460:	08 95       	ret

00000462 <_Z18getEBoxTemperaturev>:

double getEBoxTemperature(){
 462:	2f 92       	push	r2
 464:	3f 92       	push	r3
 466:	4f 92       	push	r4
 468:	5f 92       	push	r5
 46a:	6f 92       	push	r6
 46c:	7f 92       	push	r7
 46e:	8f 92       	push	r8
 470:	9f 92       	push	r9
 472:	af 92       	push	r10
 474:	bf 92       	push	r11
 476:	cf 92       	push	r12
 478:	df 92       	push	r13
 47a:	ef 92       	push	r14
 47c:	ff 92       	push	r15
 47e:	0f 93       	push	r16
 480:	1f 93       	push	r17
 482:	cf 93       	push	r28
 484:	df 93       	push	r29
 486:	0f 2e       	mov	r0, r31
 488:	f4 e6       	ldi	r31, 0x64	; 100
 48a:	6f 2e       	mov	r6, r31
 48c:	71 2c       	mov	r7, r1
 48e:	f0 2d       	mov	r31, r0
	
	int avgVal = 100;
	uint16_t temperature = 0;
	uint64_t sum = 0;
 490:	41 2c       	mov	r4, r1
 492:	51 2c       	mov	r5, r1
 494:	81 2c       	mov	r8, r1
 496:	91 2c       	mov	r9, r1
 498:	d0 e0       	ldi	r29, 0x00	; 0
 49a:	c0 e0       	ldi	r28, 0x00	; 0
 49c:	21 2c       	mov	r2, r1
 49e:	31 2c       	mov	r3, r1
	for(int i = 0; i < avgVal; ++i){
		sum += sampleTempSensorVoltage();
 4a0:	0e 94 09 02 	call	0x412	; 0x412 <_Z23sampleTempSensorVoltagev>
 4a4:	b9 2e       	mov	r11, r25
 4a6:	a8 2e       	mov	r10, r24
 4a8:	19 2f       	mov	r17, r25
 4aa:	11 0f       	add	r17, r17
 4ac:	11 0b       	sbc	r17, r17
 4ae:	24 2d       	mov	r18, r4
 4b0:	35 2d       	mov	r19, r5
 4b2:	48 2d       	mov	r20, r8
 4b4:	59 2d       	mov	r21, r9
 4b6:	6d 2f       	mov	r22, r29
 4b8:	7c 2f       	mov	r23, r28
 4ba:	82 2d       	mov	r24, r2
 4bc:	93 2d       	mov	r25, r3
 4be:	c1 2e       	mov	r12, r17
 4c0:	d1 2e       	mov	r13, r17
 4c2:	e1 2e       	mov	r14, r17
 4c4:	f1 2e       	mov	r15, r17
 4c6:	01 2f       	mov	r16, r17
 4c8:	0e 94 20 06 	call	0xc40	; 0xc40 <__adddi3>
 4cc:	42 2e       	mov	r4, r18
 4ce:	53 2e       	mov	r5, r19
 4d0:	84 2e       	mov	r8, r20
 4d2:	95 2e       	mov	r9, r21
 4d4:	d6 2f       	mov	r29, r22
 4d6:	c7 2f       	mov	r28, r23
 4d8:	28 2e       	mov	r2, r24
 4da:	39 2e       	mov	r3, r25
 4dc:	81 e0       	ldi	r24, 0x01	; 1
 4de:	68 1a       	sub	r6, r24
 4e0:	71 08       	sbc	r7, r1
double getEBoxTemperature(){
	
	int avgVal = 100;
	uint16_t temperature = 0;
	uint64_t sum = 0;
	for(int i = 0; i < avgVal; ++i){
 4e2:	f1 f6       	brne	.-68     	; 0x4a0 <_Z18getEBoxTemperaturev+0x3e>
		sum += sampleTempSensorVoltage();
	}
	temperature = sum / avgVal;
 4e4:	0f 2e       	mov	r0, r31
 4e6:	f4 e6       	ldi	r31, 0x64	; 100
 4e8:	af 2e       	mov	r10, r31
 4ea:	f0 2d       	mov	r31, r0
 4ec:	b1 2c       	mov	r11, r1
 4ee:	c1 2c       	mov	r12, r1
 4f0:	d1 2c       	mov	r13, r1
 4f2:	e1 2c       	mov	r14, r1
 4f4:	f1 2c       	mov	r15, r1
 4f6:	00 e0       	ldi	r16, 0x00	; 0
 4f8:	10 e0       	ldi	r17, 0x00	; 0
 4fa:	24 2d       	mov	r18, r4
 4fc:	35 2d       	mov	r19, r5
 4fe:	48 2d       	mov	r20, r8
 500:	59 2d       	mov	r21, r9
 502:	6d 2f       	mov	r22, r29
 504:	7c 2f       	mov	r23, r28
 506:	82 2d       	mov	r24, r2
 508:	93 2d       	mov	r25, r3
 50a:	0e 94 c3 05 	call	0xb86	; 0xb86 <__udivdi3>

//Secret sauce
double ADCCountToVoltage(uint16_t adcCount){
  
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
 50e:	62 2f       	mov	r22, r18
 510:	73 2f       	mov	r23, r19
 512:	80 e0       	ldi	r24, 0x00	; 0
 514:	90 e0       	ldi	r25, 0x00	; 0
 516:	0e 94 a4 04 	call	0x948	; 0x948 <__floatunsisf>
 51a:	29 e8       	ldi	r18, 0x89	; 137
 51c:	3d e0       	ldi	r19, 0x0D	; 13
 51e:	4d e9       	ldi	r20, 0x9D	; 157
 520:	5a e3       	ldi	r21, 0x3A	; 58
 522:	0e 94 32 05 	call	0xa64	; 0xa64 <__mulsf3>
 526:	24 e6       	ldi	r18, 0x64	; 100
 528:	37 e6       	ldi	r19, 0x67	; 103
 52a:	49 e1       	ldi	r20, 0x19	; 25
 52c:	5b e3       	ldi	r21, 0x3B	; 59
 52e:	0e 94 c6 03 	call	0x78c	; 0x78c <__addsf3>
	//SendStringPC((char *)"[tmpVolt:");
	//SendFloatPC(temperatureVoltage);
	//SendStringPC((char *)"]");
	
	#ifdef TMP36
		double temperatureFloat = 100.0 * temperatureVoltage - 50.0;
 532:	20 e0       	ldi	r18, 0x00	; 0
 534:	30 e0       	ldi	r19, 0x00	; 0
 536:	48 ec       	ldi	r20, 0xC8	; 200
 538:	52 e4       	ldi	r21, 0x42	; 66
 53a:	0e 94 32 05 	call	0xa64	; 0xa64 <__mulsf3>
 53e:	20 e0       	ldi	r18, 0x00	; 0
 540:	30 e0       	ldi	r19, 0x00	; 0
 542:	48 e4       	ldi	r20, 0x48	; 72
 544:	52 e4       	ldi	r21, 0x42	; 66
 546:	0e 94 c5 03 	call	0x78a	; 0x78a <__subsf3>
	#endif
	
	return temperatureFloat;
}
 54a:	df 91       	pop	r29
 54c:	cf 91       	pop	r28
 54e:	1f 91       	pop	r17
 550:	0f 91       	pop	r16
 552:	ff 90       	pop	r15
 554:	ef 90       	pop	r14
 556:	df 90       	pop	r13
 558:	cf 90       	pop	r12
 55a:	bf 90       	pop	r11
 55c:	af 90       	pop	r10
 55e:	9f 90       	pop	r9
 560:	8f 90       	pop	r8
 562:	7f 90       	pop	r7
 564:	6f 90       	pop	r6
 566:	5f 90       	pop	r5
 568:	4f 90       	pop	r4
 56a:	3f 90       	pop	r3
 56c:	2f 90       	pop	r2
 56e:	08 95       	ret

00000570 <_Z28getElectronicsBatteryVoltagev>:

double getElectronicsBatteryVoltage(){
 570:	cf 92       	push	r12
 572:	df 92       	push	r13
 574:	ef 92       	push	r14
 576:	ff 92       	push	r15
 578:	cf 93       	push	r28
 57a:	df 93       	push	r29
 57c:	c2 e3       	ldi	r28, 0x32	; 50
 57e:	d0 e0       	ldi	r29, 0x00	; 0

	int avgVal = 50;
	uint32_t sum = 0;
 580:	c1 2c       	mov	r12, r1
 582:	d1 2c       	mov	r13, r1
 584:	76 01       	movw	r14, r12
	
	for(int i = 0; i < avgVal; ++i){
		sum += sampleBatteryVoltage();
 586:	0e 94 20 02 	call	0x440	; 0x440 <_Z20sampleBatteryVoltagev>
 58a:	09 2e       	mov	r0, r25
 58c:	00 0c       	add	r0, r0
 58e:	aa 0b       	sbc	r26, r26
 590:	bb 0b       	sbc	r27, r27
 592:	c8 0e       	add	r12, r24
 594:	d9 1e       	adc	r13, r25
 596:	ea 1e       	adc	r14, r26
 598:	fb 1e       	adc	r15, r27
 59a:	21 97       	sbiw	r28, 0x01	; 1
double getElectronicsBatteryVoltage(){

	int avgVal = 50;
	uint32_t sum = 0;
	
	for(int i = 0; i < avgVal; ++i){
 59c:	a1 f7       	brne	.-24     	; 0x586 <_Z28getElectronicsBatteryVoltagev+0x16>
		sum += sampleBatteryVoltage();
	}
	uint16_t electronicsVoltageCount = sum / avgVal;
 59e:	c7 01       	movw	r24, r14
 5a0:	b6 01       	movw	r22, r12
 5a2:	22 e3       	ldi	r18, 0x32	; 50
 5a4:	30 e0       	ldi	r19, 0x00	; 0
 5a6:	40 e0       	ldi	r20, 0x00	; 0
 5a8:	50 e0       	ldi	r21, 0x00	; 0
 5aa:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__udivmodsi4>

//Secret sauce
double ADCCountToVoltage(uint16_t adcCount){
  
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
 5ae:	b9 01       	movw	r22, r18
 5b0:	80 e0       	ldi	r24, 0x00	; 0
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	0e 94 a4 04 	call	0x948	; 0x948 <__floatunsisf>
 5b8:	29 e8       	ldi	r18, 0x89	; 137
 5ba:	3d e0       	ldi	r19, 0x0D	; 13
 5bc:	4d e9       	ldi	r20, 0x9D	; 157
 5be:	5a e3       	ldi	r21, 0x3A	; 58
 5c0:	0e 94 32 05 	call	0xa64	; 0xa64 <__mulsf3>
 5c4:	24 e6       	ldi	r18, 0x64	; 100
 5c6:	37 e6       	ldi	r19, 0x67	; 103
 5c8:	49 e1       	ldi	r20, 0x19	; 25
 5ca:	5b e3       	ldi	r21, 0x3B	; 59
 5cc:	0e 94 c6 03 	call	0x78c	; 0x78c <__addsf3>
	for(int i = 0; i < avgVal; ++i){
		sum += sampleBatteryVoltage();
	}
	uint16_t electronicsVoltageCount = sum / avgVal;
	double electronicsVoltage = ADCCountToVoltage(electronicsVoltageCount);
	double calculatedElectronicsVoltage =  (electronicsVoltage / .56) + (10.0 - .05);
 5d0:	29 e2       	ldi	r18, 0x29	; 41
 5d2:	3c e5       	ldi	r19, 0x5C	; 92
 5d4:	4f e0       	ldi	r20, 0x0F	; 15
 5d6:	5f e3       	ldi	r21, 0x3F	; 63
 5d8:	0e 94 32 04 	call	0x864	; 0x864 <__divsf3>
 5dc:	23 e3       	ldi	r18, 0x33	; 51
 5de:	33 e3       	ldi	r19, 0x33	; 51
 5e0:	4f e1       	ldi	r20, 0x1F	; 31
 5e2:	51 e4       	ldi	r21, 0x41	; 65
 5e4:	0e 94 c6 03 	call	0x78c	; 0x78c <__addsf3>

	return calculatedElectronicsVoltage;
}
 5e8:	df 91       	pop	r29
 5ea:	cf 91       	pop	r28
 5ec:	ff 90       	pop	r15
 5ee:	ef 90       	pop	r14
 5f0:	df 90       	pop	r13
 5f2:	cf 90       	pop	r12
 5f4:	08 95       	ret

000005f6 <main>:

enum measuring {MEASURING, NOT_MEASURING};

int main(void)
{
	configureIO();
 5f6:	0e 94 e7 00 	call	0x1ce	; 0x1ce <_Z11configureIOv>
	configureExternalOscillator();
 5fa:	0e 94 b0 00 	call	0x160	; 0x160 <_Z27configureExternalOscillatorv>
	configureUSART();					//Set up for 57600 Baud
 5fe:	0e 94 ae 03 	call	0x75c	; 0x75c <_Z14configureUSARTv>
	configureTimerCounter();
 602:	0e 94 4f 01 	call	0x29e	; 0x29e <_Z21configureTimerCounterv>
	configureADCs();
 606:	0e 94 75 00 	call	0xea	; 0xea <_Z13configureADCsv>
	configureRTC();
 60a:	0e 94 a6 01 	call	0x34c	; 0x34c <_Z12configureRTCv>
	
	LOW_LEVEL_INTERRUPTS_ENABLE();
 60e:	e0 ea       	ldi	r30, 0xA0	; 160
 610:	f0 e0       	ldi	r31, 0x00	; 0
 612:	82 81       	ldd	r24, Z+2	; 0x02
 614:	81 60       	ori	r24, 0x01	; 1
 616:	82 83       	std	Z+2, r24	; 0x02
	//MED_LEVEL_INTERRUPTS_ENABLE();
	sei();								//Enable global interrupts
 618:	78 94       	sei
	
	uint8_t receivedUSARTData;
	
	RSSI.measuring = NOT_MEASURING;
 61a:	e6 eb       	ldi	r30, 0xB6	; 182
 61c:	f0 e2       	ldi	r31, 0x20	; 32
 61e:	81 e0       	ldi	r24, 0x01	; 1
 620:	81 83       	std	Z+1, r24	; 0x01
	RSSI.timeDifference = 0;
 622:	12 82       	std	Z+2, r1	; 0x02
 624:	13 82       	std	Z+3, r1	; 0x03
	RSSI.sampleCount = 0;
 626:	16 82       	std	Z+6, r1	; 0x06
 628:	17 82       	std	Z+7, r1	; 0x07
	
	
	//Init string with basic documentation
	SendStringPC((char *)"#[INIT ROSS PDB]\n\r");
 62a:	80 e0       	ldi	r24, 0x00	; 0
 62c:	90 e2       	ldi	r25, 0x20	; 32
 62e:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
	SendStringPC((char *)"#Firmware version ");
 632:	83 e1       	ldi	r24, 0x13	; 19
 634:	90 e2       	ldi	r25, 0x20	; 32
 636:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
	SendStringPC((char *)FIRMWARE_VERSION_STR);
 63a:	86 e2       	ldi	r24, 0x26	; 38
 63c:	90 e2       	ldi	r25, 0x20	; 32
 63e:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
	SendStringPC((char *)"\n\r#Msg format: Electronics Batt Volt | Rear Batt Volt | Ebox Temperature | 5v_SYS Curr | 5v_Comp Curr \n\r");
 642:	89 e2       	ldi	r24, 0x29	; 41
 644:	90 e2       	ldi	r25, 0x20	; 32
 646:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
	
	ERROR_CLR();
 64a:	82 e0       	ldi	r24, 0x02	; 2
 64c:	80 93 46 06 	sts	0x0646, r24
    {

		_delay_ms(1);

		//Check for commands from the computer
		if(USART_IsRXComplete(&COMP_USART)){
 650:	c0 ec       	ldi	r28, 0xC0	; 192
 652:	d8 e0       	ldi	r29, 0x08	; 8
			receivedUSARTData = USART_GetChar(&COMP_USART);
			if(receivedUSARTData == 'y')
				REAR_RELAY_SET();
			else if(receivedUSARTData == 'n')
				REAR_RELAY_CLR();
 654:	0f 2e       	mov	r0, r31
 656:	f0 e4       	ldi	r31, 0x40	; 64
 658:	8f 2e       	mov	r8, r31
 65a:	f6 e0       	ldi	r31, 0x06	; 6
 65c:	9f 2e       	mov	r9, r31
 65e:	f0 2d       	mov	r31, r0
 660:	68 94       	set
 662:	77 24       	eor	r7, r7
 664:	75 f8       	bld	r7, 5
		}		
				
		if(broadcastStatus){  //This variable becomes true every interval that the user wants info reported
			broadcastStatus = 0;
			
			TCC4.CNT = 0;	//We want to ensure the counter is 0 so that we can 
 666:	e1 2c       	mov	r14, r1
 668:	68 94       	set
 66a:	ff 24       	eor	r15, r15
 66c:	f3 f8       	bld	r15, 3
			//SendStringPC((char *)"|");
			
			*/
			
			SendStringPC((char *)"RSSI Samples: ");
			SendNumPC(RSSI.sampleCount);
 66e:	06 eb       	ldi	r16, 0xB6	; 182
 670:	10 e2       	ldi	r17, 0x20	; 32
			//Check the updating speed setting
			if(CHECK_DIP_SW_1()){
				TCC4.PER = TC_1024_100MS;  //100mS delay
			}
			else{
				TCC4.PER = TC_1024_500MS;  //500mS delay
 672:	0f 2e       	mov	r0, r31
 674:	f9 e0       	ldi	r31, 0x09	; 9
 676:	af 2e       	mov	r10, r31
 678:	fd e3       	ldi	r31, 0x3D	; 61
 67a:	bf 2e       	mov	r11, r31
 67c:	f0 2d       	mov	r31, r0
			
			SendStringPC((char *)"\n\r");
	
			//Check the updating speed setting
			if(CHECK_DIP_SW_1()){
				TCC4.PER = TC_1024_100MS;  //100mS delay
 67e:	0f 2e       	mov	r0, r31
 680:	f5 e3       	ldi	r31, 0x35	; 53
 682:	cf 2e       	mov	r12, r31
 684:	fc e0       	ldi	r31, 0x0C	; 12
 686:	df 2e       	mov	r13, r31
 688:	f0 2d       	mov	r31, r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 68a:	8f e3       	ldi	r24, 0x3F	; 63
 68c:	9f e1       	ldi	r25, 0x1F	; 31
 68e:	01 97       	sbiw	r24, 0x01	; 1
 690:	f1 f7       	brne	.-4      	; 0x68e <main+0x98>
 692:	00 c0       	rjmp	.+0      	; 0x694 <main+0x9e>
 694:	00 00       	nop
    {

		_delay_ms(1);

		//Check for commands from the computer
		if(USART_IsRXComplete(&COMP_USART)){
 696:	89 81       	ldd	r24, Y+1	; 0x01
 698:	88 23       	and	r24, r24
 69a:	54 f4       	brge	.+20     	; 0x6b0 <main+0xba>
			receivedUSARTData = USART_GetChar(&COMP_USART);
 69c:	88 81       	ld	r24, Y
			if(receivedUSARTData == 'y')
 69e:	89 37       	cpi	r24, 0x79	; 121
 6a0:	19 f4       	brne	.+6      	; 0x6a8 <main+0xb2>
				REAR_RELAY_SET();
 6a2:	f4 01       	movw	r30, r8
 6a4:	75 82       	std	Z+5, r7	; 0x05
 6a6:	04 c0       	rjmp	.+8      	; 0x6b0 <main+0xba>
			else if(receivedUSARTData == 'n')
 6a8:	8e 36       	cpi	r24, 0x6E	; 110
 6aa:	11 f4       	brne	.+4      	; 0x6b0 <main+0xba>
				REAR_RELAY_CLR();
 6ac:	f4 01       	movw	r30, r8
 6ae:	76 82       	std	Z+6, r7	; 0x06
		}		
				
		if(broadcastStatus){  //This variable becomes true every interval that the user wants info reported
 6b0:	80 91 c0 20 	lds	r24, 0x20C0
 6b4:	88 23       	and	r24, r24
 6b6:	49 f3       	breq	.-46     	; 0x68a <main+0x94>
			broadcastStatus = 0;
 6b8:	10 92 c0 20 	sts	0x20C0, r1
			
			TCC4.CNT = 0;	//We want to ensure the counter is 0 so that we can 
 6bc:	f7 01       	movw	r30, r14
 6be:	10 a2       	std	Z+32, r1	; 0x20
 6c0:	11 a2       	std	Z+33, r1	; 0x21
							//have a consistent report time. (We don't want to throw
							//out the accuracy of the TC)
			
			//Calculated desired output values
			double EBoxTemp = getEBoxTemperature();
 6c2:	0e 94 31 02 	call	0x462	; 0x462 <_Z18getEBoxTemperaturev>
			double electronicsBatteryVoltage = getElectronicsBatteryVoltage();
 6c6:	0e 94 b8 02 	call	0x570	; 0x570 <_Z28getElectronicsBatteryVoltagev>
			SendFloatPC(zero);
			//SendStringPC((char *)"|");
			
			*/
			
			SendStringPC((char *)"RSSI Samples: ");
 6ca:	82 e9       	ldi	r24, 0x92	; 146
 6cc:	90 e2       	ldi	r25, 0x20	; 32
 6ce:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
			SendNumPC(RSSI.sampleCount);
 6d2:	f8 01       	movw	r30, r16
 6d4:	86 81       	ldd	r24, Z+6	; 0x06
 6d6:	97 81       	ldd	r25, Z+7	; 0x07
 6d8:	0e 94 97 03 	call	0x72e	; 0x72e <_Z9SendNumPCj>
//			SendStringPC((char *)"RTC Counter Value: ");
//			SendNumPC(RTC.CNT);
			SendStringPC((char *)"\tRSSI Count Value: ");
 6dc:	81 ea       	ldi	r24, 0xA1	; 161
 6de:	90 e2       	ldi	r25, 0x20	; 32
 6e0:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
			SendNumPC(RSSI.countDifference);
 6e4:	f8 01       	movw	r30, r16
 6e6:	84 81       	ldd	r24, Z+4	; 0x04
 6e8:	95 81       	ldd	r25, Z+5	; 0x05
 6ea:	0e 94 97 03 	call	0x72e	; 0x72e <_Z9SendNumPCj>
			
			SendStringPC((char *)"\n\r");
 6ee:	8f e8       	ldi	r24, 0x8F	; 143
 6f0:	90 e2       	ldi	r25, 0x20	; 32
 6f2:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
	
			//Check the updating speed setting
			if(CHECK_DIP_SW_1()){
 6f6:	f4 01       	movw	r30, r8
 6f8:	80 85       	ldd	r24, Z+8	; 0x08
 6fa:	83 fd       	sbrc	r24, 3
 6fc:	04 c0       	rjmp	.+8      	; 0x706 <main+0x110>
				TCC4.PER = TC_1024_100MS;  //100mS delay
 6fe:	f7 01       	movw	r30, r14
 700:	c6 a2       	std	Z+38, r12	; 0x26
 702:	d7 a2       	std	Z+39, r13	; 0x27
 704:	c2 cf       	rjmp	.-124    	; 0x68a <main+0x94>
			}
			else{
				TCC4.PER = TC_1024_500MS;  //500mS delay
 706:	f7 01       	movw	r30, r14
 708:	a6 a2       	std	Z+38, r10	; 0x26
 70a:	b7 a2       	std	Z+39, r11	; 0x27
 70c:	be cf       	rjmp	.-132    	; 0x68a <main+0x94>

0000070e <_Z12SendStringPCPc>:
#include "usartROSS.h"
#include <stdio.h>

//Sends a string to the computer
void SendStringPC(char *stufftosend){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
 70e:	fc 01       	movw	r30, r24
 710:	20 81       	ld	r18, Z
 712:	22 23       	and	r18, r18
 714:	59 f0       	breq	.+22     	; 0x72c <_Z12SendStringPCPc+0x1e>
 716:	dc 01       	movw	r26, r24
 718:	11 96       	adiw	r26, 0x01	; 1
		while(!USART_IsTXDataRegisterEmpty(&COMP_USART));
 71a:	e0 ec       	ldi	r30, 0xC0	; 192
 71c:	f8 e0       	ldi	r31, 0x08	; 8
 71e:	91 81       	ldd	r25, Z+1	; 0x01
 720:	95 ff       	sbrs	r25, 5
 722:	fd cf       	rjmp	.-6      	; 0x71e <_Z12SendStringPCPc+0x10>
		USART_PutChar(&COMP_USART, stufftosend[i]);
 724:	20 83       	st	Z, r18
#include "usartROSS.h"
#include <stdio.h>

//Sends a string to the computer
void SendStringPC(char *stufftosend){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
 726:	2d 91       	ld	r18, X+
 728:	21 11       	cpse	r18, r1
 72a:	f9 cf       	rjmp	.-14     	; 0x71e <_Z12SendStringPCPc+0x10>
 72c:	08 95       	ret

0000072e <_Z9SendNumPCj>:
		while(!USART_IsTXDataRegisterEmpty(&COMP_USART));
		USART_PutChar(&COMP_USART, stufftosend[i]);
	}
}

void SendNumPC(uint16_t numToSend){
 72e:	cf 93       	push	r28
 730:	df 93       	push	r29
 732:	cd b7       	in	r28, 0x3d	; 61
 734:	de b7       	in	r29, 0x3e	; 62
 736:	64 97       	sbiw	r28, 0x14	; 20
 738:	cd bf       	out	0x3d, r28	; 61
 73a:	de bf       	out	0x3e, r29	; 62
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 73c:	4a e0       	ldi	r20, 0x0A	; 10
 73e:	be 01       	movw	r22, r28
 740:	6f 5f       	subi	r22, 0xFF	; 255
 742:	7f 4f       	sbci	r23, 0xFF	; 255
 744:	0e 94 35 06 	call	0xc6a	; 0xc6a <__itoa_ncheck>
	char buffer[20];
	itoa(numToSend, buffer, 10);
	SendStringPC(buffer);
 748:	ce 01       	movw	r24, r28
 74a:	01 96       	adiw	r24, 0x01	; 1
 74c:	0e 94 87 03 	call	0x70e	; 0x70e <_Z12SendStringPCPc>
}
 750:	64 96       	adiw	r28, 0x14	; 20
 752:	cd bf       	out	0x3d, r28	; 61
 754:	de bf       	out	0x3e, r29	; 62
 756:	df 91       	pop	r29
 758:	cf 91       	pop	r28
 75a:	08 95       	ret

0000075c <_Z14configureUSARTv>:
	SendStringPC(buffer);
}

void configureUSART(void){
	//Set TX (pin7) to be output
	PORTC.DIRSET = PIN7_bm;
 75c:	e0 e4       	ldi	r30, 0x40	; 64
 75e:	f6 e0       	ldi	r31, 0x06	; 6
 760:	80 e8       	ldi	r24, 0x80	; 128
 762:	81 83       	std	Z+1, r24	; 0x01
	//Set RX (pin6) to be input
	PORTC.DIRCLR = PIN6_bm;
 764:	80 e4       	ldi	r24, 0x40	; 64
 766:	82 83       	std	Z+2, r24	; 0x02
	
	//Enable alternate pin location for USART0 in PORTC
	PORTC.REMAP |= (1 << 4);
 768:	86 85       	ldd	r24, Z+14	; 0x0e
 76a:	80 61       	ori	r24, 0x10	; 16
 76c:	86 87       	std	Z+14, r24	; 0x0e
	
	USART_Format_Set(&COMP_USART, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);
 76e:	e0 ec       	ldi	r30, 0xC0	; 192
 770:	f8 e0       	ldi	r31, 0x08	; 8
 772:	83 e0       	ldi	r24, 0x03	; 3
 774:	84 83       	std	Z+4, r24	; 0x04
	
	//Enable a 57600 baudrate
	USART_Baudrate_Set(&COMP_USART, 34, 0);
 776:	82 e2       	ldi	r24, 0x22	; 34
 778:	86 83       	std	Z+6, r24	; 0x06
 77a:	17 82       	std	Z+7, r1	; 0x07
	
	// Enable both RX and TX.
	USART_Rx_Enable(&COMP_USART);
 77c:	83 81       	ldd	r24, Z+3	; 0x03
 77e:	80 61       	ori	r24, 0x10	; 16
 780:	83 83       	std	Z+3, r24	; 0x03
	USART_Tx_Enable(&COMP_USART);
 782:	83 81       	ldd	r24, Z+3	; 0x03
 784:	88 60       	ori	r24, 0x08	; 8
 786:	83 83       	std	Z+3, r24	; 0x03
 788:	08 95       	ret

0000078a <__subsf3>:
 78a:	50 58       	subi	r21, 0x80	; 128

0000078c <__addsf3>:
 78c:	bb 27       	eor	r27, r27
 78e:	aa 27       	eor	r26, r26
 790:	0e 94 dd 03 	call	0x7ba	; 0x7ba <__addsf3x>
 794:	0c 94 f8 04 	jmp	0x9f0	; 0x9f0 <__fp_round>
 798:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <__fp_pscA>
 79c:	38 f0       	brcs	.+14     	; 0x7ac <__addsf3+0x20>
 79e:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__fp_pscB>
 7a2:	20 f0       	brcs	.+8      	; 0x7ac <__addsf3+0x20>
 7a4:	39 f4       	brne	.+14     	; 0x7b4 <__addsf3+0x28>
 7a6:	9f 3f       	cpi	r25, 0xFF	; 255
 7a8:	19 f4       	brne	.+6      	; 0x7b0 <__addsf3+0x24>
 7aa:	26 f4       	brtc	.+8      	; 0x7b4 <__addsf3+0x28>
 7ac:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_nan>
 7b0:	0e f4       	brtc	.+2      	; 0x7b4 <__addsf3+0x28>
 7b2:	e0 95       	com	r30
 7b4:	e7 fb       	bst	r30, 7
 7b6:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__fp_inf>

000007ba <__addsf3x>:
 7ba:	e9 2f       	mov	r30, r25
 7bc:	0e 94 09 05 	call	0xa12	; 0xa12 <__fp_split3>
 7c0:	58 f3       	brcs	.-42     	; 0x798 <__addsf3+0xc>
 7c2:	ba 17       	cp	r27, r26
 7c4:	62 07       	cpc	r22, r18
 7c6:	73 07       	cpc	r23, r19
 7c8:	84 07       	cpc	r24, r20
 7ca:	95 07       	cpc	r25, r21
 7cc:	20 f0       	brcs	.+8      	; 0x7d6 <__addsf3x+0x1c>
 7ce:	79 f4       	brne	.+30     	; 0x7ee <__addsf3x+0x34>
 7d0:	a6 f5       	brtc	.+104    	; 0x83a <__addsf3x+0x80>
 7d2:	0c 94 2b 05 	jmp	0xa56	; 0xa56 <__fp_zero>
 7d6:	0e f4       	brtc	.+2      	; 0x7da <__addsf3x+0x20>
 7d8:	e0 95       	com	r30
 7da:	0b 2e       	mov	r0, r27
 7dc:	ba 2f       	mov	r27, r26
 7de:	a0 2d       	mov	r26, r0
 7e0:	0b 01       	movw	r0, r22
 7e2:	b9 01       	movw	r22, r18
 7e4:	90 01       	movw	r18, r0
 7e6:	0c 01       	movw	r0, r24
 7e8:	ca 01       	movw	r24, r20
 7ea:	a0 01       	movw	r20, r0
 7ec:	11 24       	eor	r1, r1
 7ee:	ff 27       	eor	r31, r31
 7f0:	59 1b       	sub	r21, r25
 7f2:	99 f0       	breq	.+38     	; 0x81a <__addsf3x+0x60>
 7f4:	59 3f       	cpi	r21, 0xF9	; 249
 7f6:	50 f4       	brcc	.+20     	; 0x80c <__addsf3x+0x52>
 7f8:	50 3e       	cpi	r21, 0xE0	; 224
 7fa:	68 f1       	brcs	.+90     	; 0x856 <__addsf3x+0x9c>
 7fc:	1a 16       	cp	r1, r26
 7fe:	f0 40       	sbci	r31, 0x00	; 0
 800:	a2 2f       	mov	r26, r18
 802:	23 2f       	mov	r18, r19
 804:	34 2f       	mov	r19, r20
 806:	44 27       	eor	r20, r20
 808:	58 5f       	subi	r21, 0xF8	; 248
 80a:	f3 cf       	rjmp	.-26     	; 0x7f2 <__addsf3x+0x38>
 80c:	46 95       	lsr	r20
 80e:	37 95       	ror	r19
 810:	27 95       	ror	r18
 812:	a7 95       	ror	r26
 814:	f0 40       	sbci	r31, 0x00	; 0
 816:	53 95       	inc	r21
 818:	c9 f7       	brne	.-14     	; 0x80c <__addsf3x+0x52>
 81a:	7e f4       	brtc	.+30     	; 0x83a <__addsf3x+0x80>
 81c:	1f 16       	cp	r1, r31
 81e:	ba 0b       	sbc	r27, r26
 820:	62 0b       	sbc	r22, r18
 822:	73 0b       	sbc	r23, r19
 824:	84 0b       	sbc	r24, r20
 826:	ba f0       	brmi	.+46     	; 0x856 <__addsf3x+0x9c>
 828:	91 50       	subi	r25, 0x01	; 1
 82a:	a1 f0       	breq	.+40     	; 0x854 <__addsf3x+0x9a>
 82c:	ff 0f       	add	r31, r31
 82e:	bb 1f       	adc	r27, r27
 830:	66 1f       	adc	r22, r22
 832:	77 1f       	adc	r23, r23
 834:	88 1f       	adc	r24, r24
 836:	c2 f7       	brpl	.-16     	; 0x828 <__addsf3x+0x6e>
 838:	0e c0       	rjmp	.+28     	; 0x856 <__addsf3x+0x9c>
 83a:	ba 0f       	add	r27, r26
 83c:	62 1f       	adc	r22, r18
 83e:	73 1f       	adc	r23, r19
 840:	84 1f       	adc	r24, r20
 842:	48 f4       	brcc	.+18     	; 0x856 <__addsf3x+0x9c>
 844:	87 95       	ror	r24
 846:	77 95       	ror	r23
 848:	67 95       	ror	r22
 84a:	b7 95       	ror	r27
 84c:	f7 95       	ror	r31
 84e:	9e 3f       	cpi	r25, 0xFE	; 254
 850:	08 f0       	brcs	.+2      	; 0x854 <__addsf3x+0x9a>
 852:	b0 cf       	rjmp	.-160    	; 0x7b4 <__addsf3+0x28>
 854:	93 95       	inc	r25
 856:	88 0f       	add	r24, r24
 858:	08 f0       	brcs	.+2      	; 0x85c <__addsf3x+0xa2>
 85a:	99 27       	eor	r25, r25
 85c:	ee 0f       	add	r30, r30
 85e:	97 95       	ror	r25
 860:	87 95       	ror	r24
 862:	08 95       	ret

00000864 <__divsf3>:
 864:	0e 94 46 04 	call	0x88c	; 0x88c <__divsf3x>
 868:	0c 94 f8 04 	jmp	0x9f0	; 0x9f0 <__fp_round>
 86c:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__fp_pscB>
 870:	58 f0       	brcs	.+22     	; 0x888 <__divsf3+0x24>
 872:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <__fp_pscA>
 876:	40 f0       	brcs	.+16     	; 0x888 <__divsf3+0x24>
 878:	29 f4       	brne	.+10     	; 0x884 <__divsf3+0x20>
 87a:	5f 3f       	cpi	r21, 0xFF	; 255
 87c:	29 f0       	breq	.+10     	; 0x888 <__divsf3+0x24>
 87e:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__fp_inf>
 882:	51 11       	cpse	r21, r1
 884:	0c 94 2c 05 	jmp	0xa58	; 0xa58 <__fp_szero>
 888:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_nan>

0000088c <__divsf3x>:
 88c:	0e 94 09 05 	call	0xa12	; 0xa12 <__fp_split3>
 890:	68 f3       	brcs	.-38     	; 0x86c <__divsf3+0x8>

00000892 <__divsf3_pse>:
 892:	99 23       	and	r25, r25
 894:	b1 f3       	breq	.-20     	; 0x882 <__divsf3+0x1e>
 896:	55 23       	and	r21, r21
 898:	91 f3       	breq	.-28     	; 0x87e <__divsf3+0x1a>
 89a:	95 1b       	sub	r25, r21
 89c:	55 0b       	sbc	r21, r21
 89e:	bb 27       	eor	r27, r27
 8a0:	aa 27       	eor	r26, r26
 8a2:	62 17       	cp	r22, r18
 8a4:	73 07       	cpc	r23, r19
 8a6:	84 07       	cpc	r24, r20
 8a8:	38 f0       	brcs	.+14     	; 0x8b8 <__divsf3_pse+0x26>
 8aa:	9f 5f       	subi	r25, 0xFF	; 255
 8ac:	5f 4f       	sbci	r21, 0xFF	; 255
 8ae:	22 0f       	add	r18, r18
 8b0:	33 1f       	adc	r19, r19
 8b2:	44 1f       	adc	r20, r20
 8b4:	aa 1f       	adc	r26, r26
 8b6:	a9 f3       	breq	.-22     	; 0x8a2 <__divsf3_pse+0x10>
 8b8:	35 d0       	rcall	.+106    	; 0x924 <__divsf3_pse+0x92>
 8ba:	0e 2e       	mov	r0, r30
 8bc:	3a f0       	brmi	.+14     	; 0x8cc <__divsf3_pse+0x3a>
 8be:	e0 e8       	ldi	r30, 0x80	; 128
 8c0:	32 d0       	rcall	.+100    	; 0x926 <__divsf3_pse+0x94>
 8c2:	91 50       	subi	r25, 0x01	; 1
 8c4:	50 40       	sbci	r21, 0x00	; 0
 8c6:	e6 95       	lsr	r30
 8c8:	00 1c       	adc	r0, r0
 8ca:	ca f7       	brpl	.-14     	; 0x8be <__divsf3_pse+0x2c>
 8cc:	2b d0       	rcall	.+86     	; 0x924 <__divsf3_pse+0x92>
 8ce:	fe 2f       	mov	r31, r30
 8d0:	29 d0       	rcall	.+82     	; 0x924 <__divsf3_pse+0x92>
 8d2:	66 0f       	add	r22, r22
 8d4:	77 1f       	adc	r23, r23
 8d6:	88 1f       	adc	r24, r24
 8d8:	bb 1f       	adc	r27, r27
 8da:	26 17       	cp	r18, r22
 8dc:	37 07       	cpc	r19, r23
 8de:	48 07       	cpc	r20, r24
 8e0:	ab 07       	cpc	r26, r27
 8e2:	b0 e8       	ldi	r27, 0x80	; 128
 8e4:	09 f0       	breq	.+2      	; 0x8e8 <__divsf3_pse+0x56>
 8e6:	bb 0b       	sbc	r27, r27
 8e8:	80 2d       	mov	r24, r0
 8ea:	bf 01       	movw	r22, r30
 8ec:	ff 27       	eor	r31, r31
 8ee:	93 58       	subi	r25, 0x83	; 131
 8f0:	5f 4f       	sbci	r21, 0xFF	; 255
 8f2:	3a f0       	brmi	.+14     	; 0x902 <__divsf3_pse+0x70>
 8f4:	9e 3f       	cpi	r25, 0xFE	; 254
 8f6:	51 05       	cpc	r21, r1
 8f8:	78 f0       	brcs	.+30     	; 0x918 <__divsf3_pse+0x86>
 8fa:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__fp_inf>
 8fe:	0c 94 2c 05 	jmp	0xa58	; 0xa58 <__fp_szero>
 902:	5f 3f       	cpi	r21, 0xFF	; 255
 904:	e4 f3       	brlt	.-8      	; 0x8fe <__divsf3_pse+0x6c>
 906:	98 3e       	cpi	r25, 0xE8	; 232
 908:	d4 f3       	brlt	.-12     	; 0x8fe <__divsf3_pse+0x6c>
 90a:	86 95       	lsr	r24
 90c:	77 95       	ror	r23
 90e:	67 95       	ror	r22
 910:	b7 95       	ror	r27
 912:	f7 95       	ror	r31
 914:	9f 5f       	subi	r25, 0xFF	; 255
 916:	c9 f7       	brne	.-14     	; 0x90a <__divsf3_pse+0x78>
 918:	88 0f       	add	r24, r24
 91a:	91 1d       	adc	r25, r1
 91c:	96 95       	lsr	r25
 91e:	87 95       	ror	r24
 920:	97 f9       	bld	r25, 7
 922:	08 95       	ret
 924:	e1 e0       	ldi	r30, 0x01	; 1
 926:	66 0f       	add	r22, r22
 928:	77 1f       	adc	r23, r23
 92a:	88 1f       	adc	r24, r24
 92c:	bb 1f       	adc	r27, r27
 92e:	62 17       	cp	r22, r18
 930:	73 07       	cpc	r23, r19
 932:	84 07       	cpc	r24, r20
 934:	ba 07       	cpc	r27, r26
 936:	20 f0       	brcs	.+8      	; 0x940 <__divsf3_pse+0xae>
 938:	62 1b       	sub	r22, r18
 93a:	73 0b       	sbc	r23, r19
 93c:	84 0b       	sbc	r24, r20
 93e:	ba 0b       	sbc	r27, r26
 940:	ee 1f       	adc	r30, r30
 942:	88 f7       	brcc	.-30     	; 0x926 <__divsf3_pse+0x94>
 944:	e0 95       	com	r30
 946:	08 95       	ret

00000948 <__floatunsisf>:
 948:	e8 94       	clt
 94a:	09 c0       	rjmp	.+18     	; 0x95e <__floatsisf+0x12>

0000094c <__floatsisf>:
 94c:	97 fb       	bst	r25, 7
 94e:	3e f4       	brtc	.+14     	; 0x95e <__floatsisf+0x12>
 950:	90 95       	com	r25
 952:	80 95       	com	r24
 954:	70 95       	com	r23
 956:	61 95       	neg	r22
 958:	7f 4f       	sbci	r23, 0xFF	; 255
 95a:	8f 4f       	sbci	r24, 0xFF	; 255
 95c:	9f 4f       	sbci	r25, 0xFF	; 255
 95e:	99 23       	and	r25, r25
 960:	a9 f0       	breq	.+42     	; 0x98c <__floatsisf+0x40>
 962:	f9 2f       	mov	r31, r25
 964:	96 e9       	ldi	r25, 0x96	; 150
 966:	bb 27       	eor	r27, r27
 968:	93 95       	inc	r25
 96a:	f6 95       	lsr	r31
 96c:	87 95       	ror	r24
 96e:	77 95       	ror	r23
 970:	67 95       	ror	r22
 972:	b7 95       	ror	r27
 974:	f1 11       	cpse	r31, r1
 976:	f8 cf       	rjmp	.-16     	; 0x968 <__floatsisf+0x1c>
 978:	fa f4       	brpl	.+62     	; 0x9b8 <__floatsisf+0x6c>
 97a:	bb 0f       	add	r27, r27
 97c:	11 f4       	brne	.+4      	; 0x982 <__floatsisf+0x36>
 97e:	60 ff       	sbrs	r22, 0
 980:	1b c0       	rjmp	.+54     	; 0x9b8 <__floatsisf+0x6c>
 982:	6f 5f       	subi	r22, 0xFF	; 255
 984:	7f 4f       	sbci	r23, 0xFF	; 255
 986:	8f 4f       	sbci	r24, 0xFF	; 255
 988:	9f 4f       	sbci	r25, 0xFF	; 255
 98a:	16 c0       	rjmp	.+44     	; 0x9b8 <__floatsisf+0x6c>
 98c:	88 23       	and	r24, r24
 98e:	11 f0       	breq	.+4      	; 0x994 <__floatsisf+0x48>
 990:	96 e9       	ldi	r25, 0x96	; 150
 992:	11 c0       	rjmp	.+34     	; 0x9b6 <__floatsisf+0x6a>
 994:	77 23       	and	r23, r23
 996:	21 f0       	breq	.+8      	; 0x9a0 <__floatsisf+0x54>
 998:	9e e8       	ldi	r25, 0x8E	; 142
 99a:	87 2f       	mov	r24, r23
 99c:	76 2f       	mov	r23, r22
 99e:	05 c0       	rjmp	.+10     	; 0x9aa <__floatsisf+0x5e>
 9a0:	66 23       	and	r22, r22
 9a2:	71 f0       	breq	.+28     	; 0x9c0 <__floatsisf+0x74>
 9a4:	96 e8       	ldi	r25, 0x86	; 134
 9a6:	86 2f       	mov	r24, r22
 9a8:	70 e0       	ldi	r23, 0x00	; 0
 9aa:	60 e0       	ldi	r22, 0x00	; 0
 9ac:	2a f0       	brmi	.+10     	; 0x9b8 <__floatsisf+0x6c>
 9ae:	9a 95       	dec	r25
 9b0:	66 0f       	add	r22, r22
 9b2:	77 1f       	adc	r23, r23
 9b4:	88 1f       	adc	r24, r24
 9b6:	da f7       	brpl	.-10     	; 0x9ae <__floatsisf+0x62>
 9b8:	88 0f       	add	r24, r24
 9ba:	96 95       	lsr	r25
 9bc:	87 95       	ror	r24
 9be:	97 f9       	bld	r25, 7
 9c0:	08 95       	ret

000009c2 <__fp_inf>:
 9c2:	97 f9       	bld	r25, 7
 9c4:	9f 67       	ori	r25, 0x7F	; 127
 9c6:	80 e8       	ldi	r24, 0x80	; 128
 9c8:	70 e0       	ldi	r23, 0x00	; 0
 9ca:	60 e0       	ldi	r22, 0x00	; 0
 9cc:	08 95       	ret

000009ce <__fp_nan>:
 9ce:	9f ef       	ldi	r25, 0xFF	; 255
 9d0:	80 ec       	ldi	r24, 0xC0	; 192
 9d2:	08 95       	ret

000009d4 <__fp_pscA>:
 9d4:	00 24       	eor	r0, r0
 9d6:	0a 94       	dec	r0
 9d8:	16 16       	cp	r1, r22
 9da:	17 06       	cpc	r1, r23
 9dc:	18 06       	cpc	r1, r24
 9de:	09 06       	cpc	r0, r25
 9e0:	08 95       	ret

000009e2 <__fp_pscB>:
 9e2:	00 24       	eor	r0, r0
 9e4:	0a 94       	dec	r0
 9e6:	12 16       	cp	r1, r18
 9e8:	13 06       	cpc	r1, r19
 9ea:	14 06       	cpc	r1, r20
 9ec:	05 06       	cpc	r0, r21
 9ee:	08 95       	ret

000009f0 <__fp_round>:
 9f0:	09 2e       	mov	r0, r25
 9f2:	03 94       	inc	r0
 9f4:	00 0c       	add	r0, r0
 9f6:	11 f4       	brne	.+4      	; 0x9fc <__fp_round+0xc>
 9f8:	88 23       	and	r24, r24
 9fa:	52 f0       	brmi	.+20     	; 0xa10 <__fp_round+0x20>
 9fc:	bb 0f       	add	r27, r27
 9fe:	40 f4       	brcc	.+16     	; 0xa10 <__fp_round+0x20>
 a00:	bf 2b       	or	r27, r31
 a02:	11 f4       	brne	.+4      	; 0xa08 <__fp_round+0x18>
 a04:	60 ff       	sbrs	r22, 0
 a06:	04 c0       	rjmp	.+8      	; 0xa10 <__fp_round+0x20>
 a08:	6f 5f       	subi	r22, 0xFF	; 255
 a0a:	7f 4f       	sbci	r23, 0xFF	; 255
 a0c:	8f 4f       	sbci	r24, 0xFF	; 255
 a0e:	9f 4f       	sbci	r25, 0xFF	; 255
 a10:	08 95       	ret

00000a12 <__fp_split3>:
 a12:	57 fd       	sbrc	r21, 7
 a14:	90 58       	subi	r25, 0x80	; 128
 a16:	44 0f       	add	r20, r20
 a18:	55 1f       	adc	r21, r21
 a1a:	59 f0       	breq	.+22     	; 0xa32 <__fp_splitA+0x10>
 a1c:	5f 3f       	cpi	r21, 0xFF	; 255
 a1e:	71 f0       	breq	.+28     	; 0xa3c <__fp_splitA+0x1a>
 a20:	47 95       	ror	r20

00000a22 <__fp_splitA>:
 a22:	88 0f       	add	r24, r24
 a24:	97 fb       	bst	r25, 7
 a26:	99 1f       	adc	r25, r25
 a28:	61 f0       	breq	.+24     	; 0xa42 <__fp_splitA+0x20>
 a2a:	9f 3f       	cpi	r25, 0xFF	; 255
 a2c:	79 f0       	breq	.+30     	; 0xa4c <__fp_splitA+0x2a>
 a2e:	87 95       	ror	r24
 a30:	08 95       	ret
 a32:	12 16       	cp	r1, r18
 a34:	13 06       	cpc	r1, r19
 a36:	14 06       	cpc	r1, r20
 a38:	55 1f       	adc	r21, r21
 a3a:	f2 cf       	rjmp	.-28     	; 0xa20 <__fp_split3+0xe>
 a3c:	46 95       	lsr	r20
 a3e:	f1 df       	rcall	.-30     	; 0xa22 <__fp_splitA>
 a40:	08 c0       	rjmp	.+16     	; 0xa52 <__fp_splitA+0x30>
 a42:	16 16       	cp	r1, r22
 a44:	17 06       	cpc	r1, r23
 a46:	18 06       	cpc	r1, r24
 a48:	99 1f       	adc	r25, r25
 a4a:	f1 cf       	rjmp	.-30     	; 0xa2e <__fp_splitA+0xc>
 a4c:	86 95       	lsr	r24
 a4e:	71 05       	cpc	r23, r1
 a50:	61 05       	cpc	r22, r1
 a52:	08 94       	sec
 a54:	08 95       	ret

00000a56 <__fp_zero>:
 a56:	e8 94       	clt

00000a58 <__fp_szero>:
 a58:	bb 27       	eor	r27, r27
 a5a:	66 27       	eor	r22, r22
 a5c:	77 27       	eor	r23, r23
 a5e:	cb 01       	movw	r24, r22
 a60:	97 f9       	bld	r25, 7
 a62:	08 95       	ret

00000a64 <__mulsf3>:
 a64:	0e 94 45 05 	call	0xa8a	; 0xa8a <__mulsf3x>
 a68:	0c 94 f8 04 	jmp	0x9f0	; 0x9f0 <__fp_round>
 a6c:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <__fp_pscA>
 a70:	38 f0       	brcs	.+14     	; 0xa80 <__mulsf3+0x1c>
 a72:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__fp_pscB>
 a76:	20 f0       	brcs	.+8      	; 0xa80 <__mulsf3+0x1c>
 a78:	95 23       	and	r25, r21
 a7a:	11 f0       	breq	.+4      	; 0xa80 <__mulsf3+0x1c>
 a7c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__fp_inf>
 a80:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_nan>
 a84:	11 24       	eor	r1, r1
 a86:	0c 94 2c 05 	jmp	0xa58	; 0xa58 <__fp_szero>

00000a8a <__mulsf3x>:
 a8a:	0e 94 09 05 	call	0xa12	; 0xa12 <__fp_split3>
 a8e:	70 f3       	brcs	.-36     	; 0xa6c <__mulsf3+0x8>

00000a90 <__mulsf3_pse>:
 a90:	95 9f       	mul	r25, r21
 a92:	c1 f3       	breq	.-16     	; 0xa84 <__mulsf3+0x20>
 a94:	95 0f       	add	r25, r21
 a96:	50 e0       	ldi	r21, 0x00	; 0
 a98:	55 1f       	adc	r21, r21
 a9a:	62 9f       	mul	r22, r18
 a9c:	f0 01       	movw	r30, r0
 a9e:	72 9f       	mul	r23, r18
 aa0:	bb 27       	eor	r27, r27
 aa2:	f0 0d       	add	r31, r0
 aa4:	b1 1d       	adc	r27, r1
 aa6:	63 9f       	mul	r22, r19
 aa8:	aa 27       	eor	r26, r26
 aaa:	f0 0d       	add	r31, r0
 aac:	b1 1d       	adc	r27, r1
 aae:	aa 1f       	adc	r26, r26
 ab0:	64 9f       	mul	r22, r20
 ab2:	66 27       	eor	r22, r22
 ab4:	b0 0d       	add	r27, r0
 ab6:	a1 1d       	adc	r26, r1
 ab8:	66 1f       	adc	r22, r22
 aba:	82 9f       	mul	r24, r18
 abc:	22 27       	eor	r18, r18
 abe:	b0 0d       	add	r27, r0
 ac0:	a1 1d       	adc	r26, r1
 ac2:	62 1f       	adc	r22, r18
 ac4:	73 9f       	mul	r23, r19
 ac6:	b0 0d       	add	r27, r0
 ac8:	a1 1d       	adc	r26, r1
 aca:	62 1f       	adc	r22, r18
 acc:	83 9f       	mul	r24, r19
 ace:	a0 0d       	add	r26, r0
 ad0:	61 1d       	adc	r22, r1
 ad2:	22 1f       	adc	r18, r18
 ad4:	74 9f       	mul	r23, r20
 ad6:	33 27       	eor	r19, r19
 ad8:	a0 0d       	add	r26, r0
 ada:	61 1d       	adc	r22, r1
 adc:	23 1f       	adc	r18, r19
 ade:	84 9f       	mul	r24, r20
 ae0:	60 0d       	add	r22, r0
 ae2:	21 1d       	adc	r18, r1
 ae4:	82 2f       	mov	r24, r18
 ae6:	76 2f       	mov	r23, r22
 ae8:	6a 2f       	mov	r22, r26
 aea:	11 24       	eor	r1, r1
 aec:	9f 57       	subi	r25, 0x7F	; 127
 aee:	50 40       	sbci	r21, 0x00	; 0
 af0:	9a f0       	brmi	.+38     	; 0xb18 <__mulsf3_pse+0x88>
 af2:	f1 f0       	breq	.+60     	; 0xb30 <__mulsf3_pse+0xa0>
 af4:	88 23       	and	r24, r24
 af6:	4a f0       	brmi	.+18     	; 0xb0a <__mulsf3_pse+0x7a>
 af8:	ee 0f       	add	r30, r30
 afa:	ff 1f       	adc	r31, r31
 afc:	bb 1f       	adc	r27, r27
 afe:	66 1f       	adc	r22, r22
 b00:	77 1f       	adc	r23, r23
 b02:	88 1f       	adc	r24, r24
 b04:	91 50       	subi	r25, 0x01	; 1
 b06:	50 40       	sbci	r21, 0x00	; 0
 b08:	a9 f7       	brne	.-22     	; 0xaf4 <__mulsf3_pse+0x64>
 b0a:	9e 3f       	cpi	r25, 0xFE	; 254
 b0c:	51 05       	cpc	r21, r1
 b0e:	80 f0       	brcs	.+32     	; 0xb30 <__mulsf3_pse+0xa0>
 b10:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__fp_inf>
 b14:	0c 94 2c 05 	jmp	0xa58	; 0xa58 <__fp_szero>
 b18:	5f 3f       	cpi	r21, 0xFF	; 255
 b1a:	e4 f3       	brlt	.-8      	; 0xb14 <__mulsf3_pse+0x84>
 b1c:	98 3e       	cpi	r25, 0xE8	; 232
 b1e:	d4 f3       	brlt	.-12     	; 0xb14 <__mulsf3_pse+0x84>
 b20:	86 95       	lsr	r24
 b22:	77 95       	ror	r23
 b24:	67 95       	ror	r22
 b26:	b7 95       	ror	r27
 b28:	f7 95       	ror	r31
 b2a:	e7 95       	ror	r30
 b2c:	9f 5f       	subi	r25, 0xFF	; 255
 b2e:	c1 f7       	brne	.-16     	; 0xb20 <__mulsf3_pse+0x90>
 b30:	fe 2b       	or	r31, r30
 b32:	88 0f       	add	r24, r24
 b34:	91 1d       	adc	r25, r1
 b36:	96 95       	lsr	r25
 b38:	87 95       	ror	r24
 b3a:	97 f9       	bld	r25, 7
 b3c:	08 95       	ret

00000b3e <__udivmodsi4>:
 b3e:	a1 e2       	ldi	r26, 0x21	; 33
 b40:	1a 2e       	mov	r1, r26
 b42:	aa 1b       	sub	r26, r26
 b44:	bb 1b       	sub	r27, r27
 b46:	fd 01       	movw	r30, r26
 b48:	0d c0       	rjmp	.+26     	; 0xb64 <__udivmodsi4_ep>

00000b4a <__udivmodsi4_loop>:
 b4a:	aa 1f       	adc	r26, r26
 b4c:	bb 1f       	adc	r27, r27
 b4e:	ee 1f       	adc	r30, r30
 b50:	ff 1f       	adc	r31, r31
 b52:	a2 17       	cp	r26, r18
 b54:	b3 07       	cpc	r27, r19
 b56:	e4 07       	cpc	r30, r20
 b58:	f5 07       	cpc	r31, r21
 b5a:	20 f0       	brcs	.+8      	; 0xb64 <__udivmodsi4_ep>
 b5c:	a2 1b       	sub	r26, r18
 b5e:	b3 0b       	sbc	r27, r19
 b60:	e4 0b       	sbc	r30, r20
 b62:	f5 0b       	sbc	r31, r21

00000b64 <__udivmodsi4_ep>:
 b64:	66 1f       	adc	r22, r22
 b66:	77 1f       	adc	r23, r23
 b68:	88 1f       	adc	r24, r24
 b6a:	99 1f       	adc	r25, r25
 b6c:	1a 94       	dec	r1
 b6e:	69 f7       	brne	.-38     	; 0xb4a <__udivmodsi4_loop>
 b70:	60 95       	com	r22
 b72:	70 95       	com	r23
 b74:	80 95       	com	r24
 b76:	90 95       	com	r25
 b78:	9b 01       	movw	r18, r22
 b7a:	ac 01       	movw	r20, r24
 b7c:	bd 01       	movw	r22, r26
 b7e:	cf 01       	movw	r24, r30
 b80:	08 95       	ret

00000b82 <__umoddi3>:
 b82:	68 94       	set
 b84:	01 c0       	rjmp	.+2      	; 0xb88 <__udivdi3_umoddi3>

00000b86 <__udivdi3>:
 b86:	e8 94       	clt

00000b88 <__udivdi3_umoddi3>:
 b88:	8f 92       	push	r8
 b8a:	9f 92       	push	r9
 b8c:	cf 93       	push	r28
 b8e:	df 93       	push	r29
 b90:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__udivmod64>
 b94:	df 91       	pop	r29
 b96:	cf 91       	pop	r28
 b98:	9f 90       	pop	r9
 b9a:	8f 90       	pop	r8
 b9c:	08 95       	ret

00000b9e <__udivmod64>:
 b9e:	88 24       	eor	r8, r8
 ba0:	99 24       	eor	r9, r9
 ba2:	f4 01       	movw	r30, r8
 ba4:	e4 01       	movw	r28, r8
 ba6:	b0 e4       	ldi	r27, 0x40	; 64
 ba8:	9f 93       	push	r25
 baa:	aa 27       	eor	r26, r26
 bac:	9a 15       	cp	r25, r10
 bae:	8b 04       	cpc	r8, r11
 bb0:	9c 04       	cpc	r9, r12
 bb2:	ed 05       	cpc	r30, r13
 bb4:	fe 05       	cpc	r31, r14
 bb6:	cf 05       	cpc	r28, r15
 bb8:	d0 07       	cpc	r29, r16
 bba:	a1 07       	cpc	r26, r17
 bbc:	98 f4       	brcc	.+38     	; 0xbe4 <__udivmod64+0x46>
 bbe:	ad 2f       	mov	r26, r29
 bc0:	dc 2f       	mov	r29, r28
 bc2:	cf 2f       	mov	r28, r31
 bc4:	fe 2f       	mov	r31, r30
 bc6:	e9 2d       	mov	r30, r9
 bc8:	98 2c       	mov	r9, r8
 bca:	89 2e       	mov	r8, r25
 bcc:	98 2f       	mov	r25, r24
 bce:	87 2f       	mov	r24, r23
 bd0:	76 2f       	mov	r23, r22
 bd2:	65 2f       	mov	r22, r21
 bd4:	54 2f       	mov	r21, r20
 bd6:	43 2f       	mov	r20, r19
 bd8:	32 2f       	mov	r19, r18
 bda:	22 27       	eor	r18, r18
 bdc:	b8 50       	subi	r27, 0x08	; 8
 bde:	31 f7       	brne	.-52     	; 0xbac <__udivmod64+0xe>
 be0:	bf 91       	pop	r27
 be2:	27 c0       	rjmp	.+78     	; 0xc32 <__udivmod64+0x94>
 be4:	1b 2e       	mov	r1, r27
 be6:	bf 91       	pop	r27
 be8:	bb 27       	eor	r27, r27
 bea:	22 0f       	add	r18, r18
 bec:	33 1f       	adc	r19, r19
 bee:	44 1f       	adc	r20, r20
 bf0:	55 1f       	adc	r21, r21
 bf2:	66 1f       	adc	r22, r22
 bf4:	77 1f       	adc	r23, r23
 bf6:	88 1f       	adc	r24, r24
 bf8:	99 1f       	adc	r25, r25
 bfa:	88 1c       	adc	r8, r8
 bfc:	99 1c       	adc	r9, r9
 bfe:	ee 1f       	adc	r30, r30
 c00:	ff 1f       	adc	r31, r31
 c02:	cc 1f       	adc	r28, r28
 c04:	dd 1f       	adc	r29, r29
 c06:	aa 1f       	adc	r26, r26
 c08:	bb 1f       	adc	r27, r27
 c0a:	8a 14       	cp	r8, r10
 c0c:	9b 04       	cpc	r9, r11
 c0e:	ec 05       	cpc	r30, r12
 c10:	fd 05       	cpc	r31, r13
 c12:	ce 05       	cpc	r28, r14
 c14:	df 05       	cpc	r29, r15
 c16:	a0 07       	cpc	r26, r16
 c18:	b1 07       	cpc	r27, r17
 c1a:	48 f0       	brcs	.+18     	; 0xc2e <__udivmod64+0x90>
 c1c:	8a 18       	sub	r8, r10
 c1e:	9b 08       	sbc	r9, r11
 c20:	ec 09       	sbc	r30, r12
 c22:	fd 09       	sbc	r31, r13
 c24:	ce 09       	sbc	r28, r14
 c26:	df 09       	sbc	r29, r15
 c28:	a0 0b       	sbc	r26, r16
 c2a:	b1 0b       	sbc	r27, r17
 c2c:	21 60       	ori	r18, 0x01	; 1
 c2e:	1a 94       	dec	r1
 c30:	e1 f6       	brne	.-72     	; 0xbea <__udivmod64+0x4c>
 c32:	2e f4       	brtc	.+10     	; 0xc3e <__udivmod64+0xa0>
 c34:	94 01       	movw	r18, r8
 c36:	af 01       	movw	r20, r30
 c38:	be 01       	movw	r22, r28
 c3a:	cd 01       	movw	r24, r26
 c3c:	00 0c       	add	r0, r0
 c3e:	08 95       	ret

00000c40 <__adddi3>:
 c40:	2a 0d       	add	r18, r10
 c42:	3b 1d       	adc	r19, r11
 c44:	4c 1d       	adc	r20, r12
 c46:	5d 1d       	adc	r21, r13
 c48:	6e 1d       	adc	r22, r14
 c4a:	7f 1d       	adc	r23, r15
 c4c:	80 1f       	adc	r24, r16
 c4e:	91 1f       	adc	r25, r17
 c50:	08 95       	ret

00000c52 <__adddi3_s8>:
 c52:	00 24       	eor	r0, r0
 c54:	a7 fd       	sbrc	r26, 7
 c56:	00 94       	com	r0
 c58:	2a 0f       	add	r18, r26
 c5a:	30 1d       	adc	r19, r0
 c5c:	40 1d       	adc	r20, r0
 c5e:	50 1d       	adc	r21, r0
 c60:	60 1d       	adc	r22, r0
 c62:	70 1d       	adc	r23, r0
 c64:	80 1d       	adc	r24, r0
 c66:	90 1d       	adc	r25, r0
 c68:	08 95       	ret

00000c6a <__itoa_ncheck>:
 c6a:	bb 27       	eor	r27, r27
 c6c:	4a 30       	cpi	r20, 0x0A	; 10
 c6e:	31 f4       	brne	.+12     	; 0xc7c <__itoa_ncheck+0x12>
 c70:	99 23       	and	r25, r25
 c72:	22 f4       	brpl	.+8      	; 0xc7c <__itoa_ncheck+0x12>
 c74:	bd e2       	ldi	r27, 0x2D	; 45
 c76:	90 95       	com	r25
 c78:	81 95       	neg	r24
 c7a:	9f 4f       	sbci	r25, 0xFF	; 255
 c7c:	0c 94 41 06 	jmp	0xc82	; 0xc82 <__utoa_common>

00000c80 <__utoa_ncheck>:
 c80:	bb 27       	eor	r27, r27

00000c82 <__utoa_common>:
 c82:	fb 01       	movw	r30, r22
 c84:	55 27       	eor	r21, r21
 c86:	aa 27       	eor	r26, r26
 c88:	88 0f       	add	r24, r24
 c8a:	99 1f       	adc	r25, r25
 c8c:	aa 1f       	adc	r26, r26
 c8e:	a4 17       	cp	r26, r20
 c90:	10 f0       	brcs	.+4      	; 0xc96 <__utoa_common+0x14>
 c92:	a4 1b       	sub	r26, r20
 c94:	83 95       	inc	r24
 c96:	50 51       	subi	r21, 0x10	; 16
 c98:	b9 f7       	brne	.-18     	; 0xc88 <__utoa_common+0x6>
 c9a:	a0 5d       	subi	r26, 0xD0	; 208
 c9c:	aa 33       	cpi	r26, 0x3A	; 58
 c9e:	08 f0       	brcs	.+2      	; 0xca2 <__utoa_common+0x20>
 ca0:	a9 5d       	subi	r26, 0xD9	; 217
 ca2:	a1 93       	st	Z+, r26
 ca4:	00 97       	sbiw	r24, 0x00	; 0
 ca6:	79 f7       	brne	.-34     	; 0xc86 <__utoa_common+0x4>
 ca8:	b1 11       	cpse	r27, r1
 caa:	b1 93       	st	Z+, r27
 cac:	11 92       	st	Z+, r1
 cae:	cb 01       	movw	r24, r22
 cb0:	0c 94 5a 06 	jmp	0xcb4	; 0xcb4 <strrev>

00000cb4 <strrev>:
 cb4:	dc 01       	movw	r26, r24
 cb6:	fc 01       	movw	r30, r24
 cb8:	67 2f       	mov	r22, r23
 cba:	71 91       	ld	r23, Z+
 cbc:	77 23       	and	r23, r23
 cbe:	e1 f7       	brne	.-8      	; 0xcb8 <strrev+0x4>
 cc0:	32 97       	sbiw	r30, 0x02	; 2
 cc2:	04 c0       	rjmp	.+8      	; 0xccc <strrev+0x18>
 cc4:	7c 91       	ld	r23, X
 cc6:	6d 93       	st	X+, r22
 cc8:	70 83       	st	Z, r23
 cca:	62 91       	ld	r22, -Z
 ccc:	ae 17       	cp	r26, r30
 cce:	bf 07       	cpc	r27, r31
 cd0:	c8 f3       	brcs	.-14     	; 0xcc4 <strrev+0x10>
 cd2:	08 95       	ret

00000cd4 <_exit>:
 cd4:	f8 94       	cli

00000cd6 <__stop_program>:
 cd6:	ff cf       	rjmp	.-2      	; 0xcd6 <__stop_program>
