   1               	# 1 "kernel.S"
   1               	
   0               	
   0               	
   2               	
   3               	 ; File          : kernel.S
   4               	 ; Author        : MD. Faridul Islam (faridmdislam@gmail.com)
   5               	 ; Description   : AVR kernel for bare-metal RTOS
   6               	 ; Created       : Jul 27, 2025, 09:30 PM
   7               	 ; Last Modified : Nov 20, 2025, 04:59 AM
   8               	
   9               	
  10               	
  11               	
  12               	#include <avr/io.h>
   1               	/* Copyright (c) 2002,2003,2005,2006,2007 Marek Michalkiewicz, Joerg Wunsch
   2               	   Copyright (c) 2007 Eric B. Weddington
   3               	   All rights reserved.
   4               	
   5               	   Redistribution and use in source and binary forms, with or without
   6               	   modification, are permitted provided that the following conditions are met:
   7               	
   8               	   * Redistributions of source code must retain the above copyright
   9               	     notice, this list of conditions and the following disclaimer.
  10               	
  11               	   * Redistributions in binary form must reproduce the above copyright
  12               	     notice, this list of conditions and the following disclaimer in
  13               	     the documentation and/or other materials provided with the
  14               	     distribution.
  15               	
  16               	   * Neither the name of the copyright holders nor the names of
  17               	     contributors may be used to endorse or promote products derived
  18               	     from this software without specific prior written permission.
  19               	
  20               	  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21               	  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22               	  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23               	  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24               	  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25               	  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26               	  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27               	  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28               	  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29               	  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30               	  POSSIBILITY OF SUCH DAMAGE. */
  31               	
  32               	/* $Id: io.h,v 1.52.2.28 2009/12/20 17:02:53 arcanum Exp $ */
  33               	
  34               	/** \file */
  35               	/** \defgroup avr_io <avr/io.h>: AVR device-specific IO definitions
  36               	    \code #include <avr/io.h> \endcode
  37               	
  38               	    This header file includes the apropriate IO definitions for the
  39               	    device that has been specified by the <tt>-mmcu=</tt> compiler
  40               	    command-line switch.  This is done by diverting to the appropriate
  41               	    file <tt>&lt;avr/io</tt><em>XXXX</em><tt>.h&gt;</tt> which should
  42               	    never be included directly.  Some register names common to all
  43               	    AVR devices are defined directly within <tt>&lt;avr/common.h&gt;</tt>,
  44               	    which is included in <tt>&lt;avr/io.h&gt;</tt>,
  45               	    but most of the details come from the respective include file.
  46               	
  47               	    Note that this file always includes the following files:
  48               	    \code 
  49               	    #include <avr/sfr_defs.h>
  50               	    #include <avr/portpins.h>
  51               	    #include <avr/common.h>
  52               	    #include <avr/version.h>
  53               	    \endcode
  54               	    See \ref avr_sfr for more details about that header file.
  55               	
  56               	    Included are definitions of the IO register set and their
  57               	    respective bit values as specified in the Atmel documentation.
  58               	    Note that inconsistencies in naming conventions,
  59               	    so even identical functions sometimes get different names on
  60               	    different devices.
  61               	
  62               	    Also included are the specific names useable for interrupt
  63               	    function definitions as documented
  64               	    \ref avr_signames "here".
  65               	
  66               	    Finally, the following macros are defined:
  67               	
  68               	    - \b RAMEND
  69               	    <br>
  70               	    The last on-chip RAM address.
  71               	    <br>
  72               	    - \b XRAMEND
  73               	    <br>
  74               	    The last possible RAM location that is addressable. This is equal to 
  75               	    RAMEND for devices that do not allow for external RAM. For devices 
  76               	    that allow external RAM, this will be larger than RAMEND.
  77               	    <br>
  78               	    - \b E2END
  79               	    <br>
  80               	    The last EEPROM address.
  81               	    <br>
  82               	    - \b FLASHEND
  83               	    <br>
  84               	    The last byte address in the Flash program space.
  85               	    <br>
  86               	    - \b SPM_PAGESIZE
  87               	    <br>
  88               	    For devices with bootloader support, the flash pagesize
  89               	    (in bytes) to be used for the \c SPM instruction. 
  90               	    - \b E2PAGESIZE
  91               	    <br>
  92               	    The size of the EEPROM page.
  93               	    
  94               	*/
  95               	
  96               	#ifndef _AVR_IO_H_
  97               	#define _AVR_IO_H_
  98               	
  99               	#include <avr/sfr_defs.h>
   1               	/* Copyright (c) 2002, Marek Michalkiewicz <marekm@amelek.gda.pl>
 100               	
 101               	#if defined (__AVR_AT94K__)
 102               	#  include <avr/ioat94k.h>
 103               	#elif defined (__AVR_AT43USB320__)
 104               	#  include <avr/io43u32x.h>
 105               	#elif defined (__AVR_AT43USB355__)
 106               	#  include <avr/io43u35x.h>
 107               	#elif defined (__AVR_AT76C711__)
 108               	#  include <avr/io76c711.h>
 109               	#elif defined (__AVR_AT86RF401__)
 110               	#  include <avr/io86r401.h>
 111               	#elif defined (__AVR_AT90PWM1__)
 112               	#  include <avr/io90pwm1.h>
 113               	#elif defined (__AVR_AT90PWM2__)
 114               	#  include <avr/io90pwmx.h>
 115               	#elif defined (__AVR_AT90PWM2B__)
 116               	#  include <avr/io90pwm2b.h>
 117               	#elif defined (__AVR_AT90PWM3__)
 118               	#  include <avr/io90pwmx.h>
 119               	#elif defined (__AVR_AT90PWM3B__)
 120               	#  include <avr/io90pwm3b.h>
 121               	#elif defined (__AVR_AT90PWM216__)
 122               	#  include <avr/io90pwm216.h>
 123               	#elif defined (__AVR_AT90PWM316__)
 124               	#  include <avr/io90pwm316.h>
 125               	#elif defined (__AVR_AT90PWM81__)
 126               	#  include <avr/io90pwm81.h>
 127               	#elif defined (__AVR_ATmega8U2__)
 128               	#  include <avr/iom8u2.h>
 129               	#elif defined (__AVR_ATmega16M1__)
 130               	#  include <avr/iom16m1.h>
 131               	#elif defined (__AVR_ATmega16U2__)
 132               	#  include <avr/iom16u2.h>
 133               	#elif defined (__AVR_ATmega16U4__)
 134               	#  include <avr/iom16u4.h>
 135               	#elif defined (__AVR_ATmega32C1__)
 136               	#  include <avr/iom32c1.h>
 137               	#elif defined (__AVR_ATmega32M1__)
 138               	#  include <avr/iom32m1.h>
 139               	#elif defined (__AVR_ATmega32U2__)
 140               	#  include <avr/iom32u2.h>
 141               	#elif defined (__AVR_ATmega32U4__)
 142               	#  include <avr/iom32u4.h>
 143               	#elif defined (__AVR_ATmega32U6__)
 144               	#  include <avr/iom32u6.h>
 145               	#elif defined (__AVR_ATmega64C1__)
 146               	#  include <avr/iom64c1.h>
 147               	#elif defined (__AVR_ATmega64M1__)
 148               	#  include <avr/iom64m1.h>
 149               	#elif defined (__AVR_ATmega128__)
 150               	#  include <avr/iom128.h>
 151               	#elif defined (__AVR_ATmega1280__)
 152               	#  include <avr/iom1280.h>
 153               	#elif defined (__AVR_ATmega1281__)
 154               	#  include <avr/iom1281.h>
 155               	#elif defined (__AVR_ATmega1284P__)
 156               	#  include <avr/iom1284p.h>
 157               	#elif defined (__AVR_ATmega128RFA1__)
 158               	#  include <avr/iom128rfa1.h>
 159               	#elif defined (__AVR_ATmega2560__)
 160               	#  include <avr/iom2560.h>
 161               	#elif defined (__AVR_ATmega2561__)
 162               	#  include <avr/iom2561.h>
 163               	#elif defined (__AVR_AT90CAN32__)
 164               	#  include <avr/iocan32.h>
 165               	#elif defined (__AVR_AT90CAN64__)
 166               	#  include <avr/iocan64.h>
 167               	#elif defined (__AVR_AT90CAN128__)
 168               	#  include <avr/iocan128.h>
 169               	#elif defined (__AVR_AT90USB82__)
 170               	#  include <avr/iousb82.h>
 171               	#elif defined (__AVR_AT90USB162__)
 172               	#  include <avr/iousb162.h>
 173               	#elif defined (__AVR_AT90USB646__)
 174               	#  include <avr/iousb646.h>
 175               	#elif defined (__AVR_AT90USB647__)
 176               	#  include <avr/iousb647.h>
 177               	#elif defined (__AVR_AT90USB1286__)
 178               	#  include <avr/iousb1286.h>
 179               	#elif defined (__AVR_AT90USB1287__)
 180               	#  include <avr/iousb1287.h>
 181               	#elif defined (__AVR_ATmega64__)
 182               	#  include <avr/iom64.h>
 183               	#elif defined (__AVR_ATmega640__)
 184               	#  include <avr/iom640.h>
 185               	#elif defined (__AVR_ATmega644__) || defined (__AVR_ATmega644A__)
 186               	#  include <avr/iom644.h>
 187               	#elif defined (__AVR_ATmega644P__)
 188               	#  include <avr/iom644p.h>
 189               	#elif defined (__AVR_ATmega644PA__)
 190               	#  include <avr/iom644pa.h>
 191               	#elif defined (__AVR_ATmega645__) || defined (__AVR_ATmega645A__) || defined (__AVR_ATmega645P__)
 192               	#  include <avr/iom645.h>
 193               	#elif defined (__AVR_ATmega6450__) || defined (__AVR_ATmega6450A__) || defined (__AVR_ATmega6450P__
 194               	#  include <avr/iom6450.h>
 195               	#elif defined (__AVR_ATmega649__) || defined (__AVR_ATmega649A__)
 196               	#  include <avr/iom649.h>
 197               	#elif defined (__AVR_ATmega6490__) || defined (__AVR_ATmega6490A__) || defined (__AVR_ATmega6490P__
 198               	#  include <avr/iom6490.h>
 199               	#elif defined (__AVR_ATmega649P__)
 200               	#  include <avr/iom649p.h>
 201               	#elif defined (__AVR_ATmega64HVE__)
 202               	#  include <avr/iom64hve.h>
 203               	#elif defined (__AVR_ATmega103__)
 204               	#  include <avr/iom103.h>
 205               	#elif defined (__AVR_ATmega32__)
 206               	#  include <avr/iom32.h>
 207               	#elif defined (__AVR_ATmega323__)
 208               	#  include <avr/iom323.h>
 209               	#elif defined (__AVR_ATmega324P__) || defined (__AVR_ATmega324A__)
 210               	#  include <avr/iom324.h>
 211               	#elif defined (__AVR_ATmega324PA__)
 212               	#  include <avr/iom324pa.h>
 213               	#elif defined (__AVR_ATmega325__)
 214               	#  include <avr/iom325.h>
 215               	#elif defined (__AVR_ATmega325P__)
 216               	#  include <avr/iom325.h>
 217               	#elif defined (__AVR_ATmega3250__)
 218               	#  include <avr/iom3250.h>
 219               	#elif defined (__AVR_ATmega3250P__)
 220               	#  include <avr/iom3250.h>
 221               	#elif defined (__AVR_ATmega328P__) || defined (__AVR_ATmega328__)
 222               	#  include <avr/iom328p.h>
   1               	/* Copyright (c) 2007 Atmel Corporation
 223               	#elif defined (__AVR_ATmega329__)
 224               	#  include <avr/iom329.h>
 225               	#elif defined (__AVR_ATmega329P__) || defined (__AVR_ATmega329PA__)
 226               	#  include <avr/iom329.h>
 227               	#elif defined (__AVR_ATmega3290__)
 228               	#  include <avr/iom3290.h>
 229               	#elif defined (__AVR_ATmega3290P__)
 230               	#  include <avr/iom3290.h>
 231               	#elif defined (__AVR_ATmega32HVB__)
 232               	#  include <avr/iom32hvb.h>
 233               	#elif defined (__AVR_ATmega406__)
 234               	#  include <avr/iom406.h>
 235               	#elif defined (__AVR_ATmega16__)
 236               	#  include <avr/iom16.h>
 237               	#elif defined (__AVR_ATmega16A__)
 238               	#  include <avr/iom16a.h>
 239               	#elif defined (__AVR_ATmega161__)
 240               	#  include <avr/iom161.h>
 241               	#elif defined (__AVR_ATmega162__)
 242               	#  include <avr/iom162.h>
 243               	#elif defined (__AVR_ATmega163__)
 244               	#  include <avr/iom163.h>
 245               	#elif defined (__AVR_ATmega164P__) || defined (__AVR_ATmega164A__)
 246               	#  include <avr/iom164.h>
 247               	#elif defined (__AVR_ATmega165__) || defined (__AVR_ATmega165A__)
 248               	#  include <avr/iom165.h>
 249               	#elif defined (__AVR_ATmega165P__)
 250               	#  include <avr/iom165p.h>
 251               	#elif defined (__AVR_ATmega168__) || defined (__AVR_ATmega168A__)
 252               	#  include <avr/iom168.h>
 253               	#elif defined (__AVR_ATmega168P__)
 254               	#  include <avr/iom168p.h>
 255               	#elif defined (__AVR_ATmega169__) || defined (__AVR_ATmega169A__)
 256               	#  include <avr/iom169.h>
 257               	#elif defined (__AVR_ATmega169P__)
 258               	#  include <avr/iom169p.h>
 259               	#elif defined (__AVR_ATmega169PA__)
 260               	#  include <avr/iom169pa.h>
 261               	#elif defined (__AVR_ATmega8HVA__)
 262               	#  include <avr/iom8hva.h>
 263               	#elif defined (__AVR_ATmega16HVA__)
 264               	#  include <avr/iom16hva.h>
 265               	#elif defined (__AVR_ATmega16HVA2__)
 266               	#  include <avr/iom16hva2.h>
 267               	#elif defined (__AVR_ATmega16HVB__)
 268               	#  include <avr/iom16hvb.h>
 269               	#elif defined (__AVR_ATmega8__)
 270               	#  include <avr/iom8.h>
 271               	#elif defined (__AVR_ATmega48__) || defined (__AVR_ATmega48A__)
 272               	#  include <avr/iom48.h>
 273               	#elif defined (__AVR_ATmega48P__)
 274               	#  include <avr/iom48p.h>
 275               	#elif defined (__AVR_ATmega88__) || defined (__AVR_ATmega88A__)
 276               	#  include <avr/iom88.h>
 277               	#elif defined (__AVR_ATmega88P__)
 278               	#  include <avr/iom88p.h>
 279               	#elif defined (__AVR_ATmega88PA__)
 280               	#  include <avr/iom88pa.h>
 281               	#elif defined (__AVR_ATmega8515__)
 282               	#  include <avr/iom8515.h>
 283               	#elif defined (__AVR_ATmega8535__)
 284               	#  include <avr/iom8535.h>
 285               	#elif defined (__AVR_AT90S8535__)
 286               	#  include <avr/io8535.h>
 287               	#elif defined (__AVR_AT90C8534__)
 288               	#  include <avr/io8534.h>
 289               	#elif defined (__AVR_AT90S8515__)
 290               	#  include <avr/io8515.h>
 291               	#elif defined (__AVR_AT90S4434__)
 292               	#  include <avr/io4434.h>
 293               	#elif defined (__AVR_AT90S4433__)
 294               	#  include <avr/io4433.h>
 295               	#elif defined (__AVR_AT90S4414__)
 296               	#  include <avr/io4414.h>
 297               	#elif defined (__AVR_ATtiny22__)
 298               	#  include <avr/iotn22.h>
 299               	#elif defined (__AVR_ATtiny26__)
 300               	#  include <avr/iotn26.h>
 301               	#elif defined (__AVR_AT90S2343__)
 302               	#  include <avr/io2343.h>
 303               	#elif defined (__AVR_AT90S2333__)
 304               	#  include <avr/io2333.h>
 305               	#elif defined (__AVR_AT90S2323__)
 306               	#  include <avr/io2323.h>
 307               	#elif defined (__AVR_AT90S2313__)
 308               	#  include <avr/io2313.h>
 309               	#elif defined (__AVR_ATtiny2313__)
 310               	#  include <avr/iotn2313.h>
 311               	#elif defined (__AVR_ATtiny2313A__)
 312               	#  include <avr/iotn2313a.h>
 313               	#elif defined (__AVR_ATtiny13__)
 314               	#  include <avr/iotn13.h>
 315               	#elif defined (__AVR_ATtiny13A__)
 316               	#  include <avr/iotn13a.h>
 317               	#elif defined (__AVR_ATtiny25__)
 318               	#  include <avr/iotn25.h>
 319               	#elif defined (__AVR_ATtiny4313__)
 320               	#  include <avr/iotn4313.h>
 321               	#elif defined (__AVR_ATtiny45__)
 322               	#  include <avr/iotn45.h>
 323               	#elif defined (__AVR_ATtiny85__)
 324               	#  include <avr/iotn85.h>
 325               	#elif defined (__AVR_ATtiny24__)
 326               	#  include <avr/iotn24.h>
 327               	#elif defined (__AVR_ATtiny24A__)
 328               	#  include <avr/iotn24a.h>
 329               	#elif defined (__AVR_ATtiny44__)
 330               	#  include <avr/iotn44.h>
 331               	#elif defined (__AVR_ATtiny44A__)
 332               	#  include <avr/iotn44a.h>
 333               	#elif defined (__AVR_ATtiny84__)
 334               	#  include <avr/iotn84.h>
 335               	#elif defined (__AVR_ATtiny261__)
 336               	#  include <avr/iotn261.h>
 337               	#elif defined (__AVR_ATtiny261A__)
 338               	#  include <avr/iotn261a.h>
 339               	#elif defined (__AVR_ATtiny461__)
 340               	#  include <avr/iotn461.h>
 341               	#elif defined (__AVR_ATtiny461A__)
 342               	#  include <avr/iotn461a.h>
 343               	#elif defined (__AVR_ATtiny861__)
 344               	#  include <avr/iotn861.h>
 345               	#elif defined (__AVR_ATtiny861A__)
 346               	#  include <avr/iotn861a.h>
 347               	#elif defined (__AVR_ATtiny43U__)
 348               	#  include <avr/iotn43u.h>
 349               	#elif defined (__AVR_ATtiny48__)
 350               	#  include <avr/iotn48.h>
 351               	#elif defined (__AVR_ATtiny88__)
 352               	#  include <avr/iotn88.h>
 353               	#elif defined (__AVR_ATtiny87__)
 354               	#  include <avr/iotn87.h>
 355               	#elif defined (__AVR_ATtiny167__)
 356               	#  include <avr/iotn167.h>
 357               	#elif defined (__AVR_AT90SCR100__)
 358               	#  include <avr/io90scr100.h>
 359               	#elif defined (__AVR_ATxmega16A4__)
 360               	#  include <avr/iox16a4.h>
 361               	#elif defined (__AVR_ATxmega16D4__)
 362               	#  include <avr/iox16d4.h>
 363               	#elif defined (__AVR_ATxmega32A4__)
 364               	#  include <avr/iox32a4.h>
 365               	#elif defined (__AVR_ATxmega32D4__)
 366               	#  include <avr/iox32d4.h>
 367               	#elif defined (__AVR_ATxmega64A1__)
 368               	#  include <avr/iox64a1.h>
 369               	#elif defined (__AVR_ATxmega64A3__)
 370               	#  include <avr/iox64a3.h>
 371               	#elif defined (__AVR_ATxmega64D3__)
 372               	#  include <avr/iox64d3.h>
 373               	#elif defined (__AVR_ATxmega128A1__)
 374               	#  include <avr/iox128a1.h>
 375               	#elif defined (__AVR_ATxmega128A3__)
 376               	#  include <avr/iox128a3.h>
 377               	#elif defined (__AVR_ATxmega128D3__)
 378               	#  include <avr/iox128d3.h>
 379               	#elif defined (__AVR_ATxmega192A3__)
 380               	#  include <avr/iox192a3.h>
 381               	#elif defined (__AVR_ATxmega192D3__)
 382               	#  include <avr/iox192d3.h>
 383               	#elif defined (__AVR_ATxmega256A3__)
 384               	#  include <avr/iox256a3.h>
 385               	#elif defined (__AVR_ATxmega256A3B__)
 386               	#  include <avr/iox256a3b.h>
 387               	#elif defined (__AVR_ATxmega256D3__)
 388               	#  include <avr/iox256d3.h>
 389               	#elif defined (__AVR_ATA6289__)
 390               	#  include <avr/ioa6289.h>
 391               	/* avr1: the following only supported for assembler programs */
 392               	#elif defined (__AVR_ATtiny28__)
 393               	#  include <avr/iotn28.h>
 394               	#elif defined (__AVR_AT90S1200__)
 395               	#  include <avr/io1200.h>
 396               	#elif defined (__AVR_ATtiny15__)
 397               	#  include <avr/iotn15.h>
 398               	#elif defined (__AVR_ATtiny12__)
 399               	#  include <avr/iotn12.h>
 400               	#elif defined (__AVR_ATtiny11__)
 401               	#  include <avr/iotn11.h>
 402               	#else
 403               	#  if !defined(__COMPILING_AVR_LIBC__)
 404               	#    warning "device type not defined"
 405               	#  endif
 406               	#endif
 407               	
 408               	#include <avr/portpins.h>
   1               	/* Copyright (c) 2003  Theodore A. Roth
 409               	
 410               	#include <avr/common.h>
   1               	/* Copyright (c) 2007 Eric B. Weddington
 411               	
 412               	#include <avr/version.h>
   1               	/* Copyright (c) 2005, Joerg Wunsch                               -*- c -*-
 413               	
 414               	/* Include fuse.h after individual IO header files. */
 415               	#include <avr/fuse.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 416               	
 417               	/* Include lock.h after individual IO header files. */
 418               	#include <avr/lock.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 419               	
  13               	#include <avr/interrupt.h>
   1               	/* Copyright (c) 2002,2005,2007 Marek Michalkiewicz
  14               	#include "kernel.h"
   1               	
  15               	
  16               	
  17               	
  18               	
  19               	;;============================define user address or macro starting=========================;; 
  20               	.equ     KER_TR ,         1000                            ;TickRate in Hz, not calculated      
  21               	.equ     KER_PRS,         0x03                            ;For prescaler 64, manually select   
  22               	.equ     KER_RLD,         0x82                            ;KER_RLD=0xFF-(F_CPU/KER_PRS/KER_TR) 
  23               	.equ     KER_STK_SZ,      128                             ;stack size in bytes for each task   
  24               	.equ     KER_MX_NTSK,     10                              ;max number of tasks                 
  25               	;;==============================define user address or macro end============================;; 
  26               	
  27               	
  28               	
  29               	
  30               	
  31               	;;===============================define data offsets starting===============================;; 
  32               	.equ     OFB_TICK0,       0x00                            ;offset from KerBase tick count byte0
  33               	.equ     OFB_TICK1,       0x01                            ;offset from KerBase tick count byte1
  34               	.equ     OFB_TICK2,       0x02                            ;offset from KerBase tick count byte2
  35               	.equ     OFB_TICK3,       0x03                            ;offset from KerBase tick count byte3
  36               	.equ     OFB_TICK4,       0x04                            ;offset from KerBase tick count byte4
  37               	.equ     OFB_PRS  ,       0x05                            ;offset from KerBase prescaler       
  38               	.equ     OFB_RLD  ,       0x06                            ;offset from KerBase counter reload  
  39               	.equ     OFB_TID  ,       0x07                            ;offset from KerBase task id         
  40               	.equ     OFB_NTSK ,       0x08                            ;offset from KerBase ntask           
  41               	.equ     OFB_LPR  ,       0x09                            ;offset from KerBase lowest priority 
  42               	.equ     OFB_PTID ,       0x0A                            ;offset from KerBase prio task_id    
  43               	.equ     OFB_UTC  ,       0x0B                            ;offset from KerBase usage tick cnt  
  44               	.equ     OFB_UATC ,       0x0C                            ;offset from KerBase active tick cnt 
  45               	.equ     OFB_USAGE,       0x0D                            ;offset from KerBase cpu usage       
  46               	.equ     OFB_SLCFG,       0x0E                            ;offset from KerBase sleep config    
  47               	.equ     OFM_MSPI ,       0x00                            ;offset from MSPZP msp index field   
  48               	.equ     OFM_MSPS ,       0x02                            ;offset from MSPZP msp starting      
  49               	;;==================================define data offsets end=================================;; 
  50               	
  51               	
  52               	
  53               	
  54               	
  55               	;;===============================define system macro starting===============================;; 
  56               	.equ     TASK_BLOCKED,    0x00                            ;KerSchSts val=0                     
  57               	.equ     TASK_READY,      0x01                            ;KerSchSts val=1                     
  58               	.equ     TASK_EXECUTING,  0x02                            ;KerSchSts val=2                     
  59               	.equ     TASK_SUSPENDED,  0x03                            ;KerSchSts val=3                     
  60               	.equ     TASK_CONS_LAT,   0x04                            ;KerSchSts val=3, constant latency   
  61               	.equ     SCH_MODE_HANDLER,0x00                            ;handler mode in KER_SLP_TIME_MGNT   
  62               	.equ     SCH_MODE_THREAD, 0x01                            ;thread mode in KER_SLP_TIME_MGNT    
  63               	;;==================================define system macro end=================================;; 
  64               	
  65               	
  66               	
  67               	
  68               	
  69               	;;===========================define hardware reg address starting===========================;; 
  70               	;SRAM Mapped Addresses, LDS/STS can be used                                                    
  71               	.equ     SRASSR  ,        0xB6                            ;manually defined ASSR in SRAM       
  72               	.equ     SROCR2B ,        0xB4                            ;manually defined OCR2B in SRAM      
  73               	.equ     SROCR2A ,        0xB3                            ;manually defined OCR2A in SRAM      
  74               	.equ     SRTCNT2 ,        0xB2                            ;manually defined TNCT2 in SRAM      
  75               	.equ     SRTCCR2B,        0xB1                            ;manually defined TCCR2B in SRAM     
  76               	.equ     SRTCCR2A,        0xB0                            ;manually defined TCCR2A in SRAM     
  77               	.equ     SRADMUX ,        0x7C                            ;manually defined ADMUX in SRAM      
  78               	.equ     SRADCSRB,        0x7B                            ;manually defined ADCSRB in SRAM     
  79               	.equ     SRADCSRA,        0x7A                            ;manually defined ADCSRA in SRAM     
  80               	.equ     SRTIMSK2,        0x70                            ;manually defined TIMSK2 in SRAM     
  81               	.equ     SRTIMSK1,        0x6F                            ;manually defined TIMSK1 in SRAM     
  82               	.equ     SRTIMSK0,        0x6E                            ;manually defined TIMSK0 in SRAM     
  83               	.equ     SRCLKPR ,        0x61                            ;manually defined CLKPR in SRAM     
  84               	.equ     SRWDTCSR,        0x60                            ;manually defined WDTCSR in SRAM     
  85               	.equ     SRSREG  ,        0x5F                            ;manually defined SREG in SRAM       
  86               	.equ     SRSPH   ,        0x5E                            ;manually defined SPH in SRAM        
  87               	.equ     SRSPL   ,        0x5D                            ;manually defined SPL in SRAM        
  88               	.equ     SRMCUCR ,        0x55                            ;manually defined MCUCR in SRAM      
  89               	.equ     SRMCUSR ,        0x54                            ;manually defined MCUSR in SRAM      
  90               	.equ     SRSMCR  ,        0x53                            ;manually defined SMCR in SRAM       
  91               	.equ     SRACSR  ,        0x50                            ;manually defined ACSR in SRAM       
  92               	.equ     SROCR0B ,        0x48                            ;manually defined OCR0B in SRAM      
  93               	.equ     SROCR0A ,        0x47                            ;manually defined OCR0A in SRAM      
  94               	.equ     SRTCNT0 ,        0x46                            ;manually defined TCNT0 in SRAM      
  95               	.equ     SRTCCR0B,        0x45                            ;manually defined TCCR0B in SRAM     
  96               	.equ     SRTCCR0A,        0x44                            ;manually defined TCCR0A in SRAM     
  97               	.equ     SRTIFR2 ,        0x37                            ;manually defined TIFR2 in SRAM      
  98               	.equ     SRTIFR1 ,        0x36                            ;manually defined TIFR1 in SRAM      
  99               	.equ     SRTIFR0 ,        0x35                            ;manually defined TIFR0 in SRAM      
 100               	;IO Mapped Addresses, IN/OUT commands can be used                                              
 101               	.equ     IOSREG  ,        0x3F                            ;manually defined SREG in IO         
 102               	.equ     IOSPH   ,        0x3E                            ;manually defined SPH in IO          
 103               	.equ     IOSPL   ,        0x3D                            ;manually defined SPL in IO          
 104               	.equ     IOMCUCR ,        0x35                            ;manually defined MCUCR in IO        
 105               	.equ     IOMCUSR ,        0x34                            ;manually defined MCUSR in IO        
 106               	.equ     IOSMCR  ,        0x33                            ;manually defined SMCR in IO         
 107               	.equ     IOOCR0B ,        0x28                            ;manually defined OCR0B in IO        
 108               	.equ     IOOCR0A ,        0x27                            ;manually defined OCR0A in IO        
 109               	.equ     IOTCNT0 ,        0x26                            ;manually defined TCNT0 in IO        
 110               	.equ     IOTCCR0B,        0x25                            ;manually defined TCCR0B in IO       
 111               	.equ     IOTCCR0A,        0x24                            ;manually defined TCCR0A in IO       
 112               	.equ     IOTIFR2 ,        0x17                            ;manually defined TIFR2 in IO        
 113               	.equ     IOTIFR1 ,        0x16                            ;manually defined TIFR1 in IO        
 114               	.equ     IOTIFR0 ,        0x15                            ;manually defined TIFR0 in IO        
 115               	;;==============================define hardware reg address end=============================;; 
 116               	
 117               	
 118               	
 119               	
 120               	
 121               	;;===============================define vector section starting=============================;; 
 122               	;.section .vectors, "ax", @progbits                                                             
 123               	                                                                                               
 124               	;.org    0x000C                                            ;isr location for wdt                
 125               	;        JMP   __vector_6                                                                       
 126               	;.org    0x000E                                            ;isr location for timer2compa async  
 127               	;        JMP   __vector_7                                                                       
 128               	;.org    0x0010                                            ;isr location for timer2compb async  
 129               	;        JMP   __vector_8                                                                       
 130               	;.org    0x0012                                            ;isr location for timer2ovf async    
 131               	;        JMP   __vector_9                                                                       
 132               	;.org    0x0020                                            ;isr location for timer0ovf          
 133               	;        JMP   __vector_16                                                                      
 134               	;;=================================define vector section end================================;; 
 135               	
 136               	
 137               	
 138               	
 139               	
 140               	;;=============================define global variables starting=============================;; 
 141               	.section   .bss                                                                                
 142               	                                                                                               
 143               	.global    KerBase                                        ;declare global space for kernel     
 144 0000 0000 0000 	KerBase:   .skip 16                                       ;see offset section                  
 144      0000 0000 
 144      0000 0000 
 144      0000 0000 
 145               	                                                                                               
 146               	.global    KerPSP                                         ;space for process stack pointers    
 147 0010 0000 0000 	KerPSP:    .skip KER_MX_NTSK*2                            ;2 bytes for each task               
 147      0000 0000 
 147      0000 0000 
 147      0000 0000 
 147      0000 0000 
 148               	                                                                                               
 149               	.global    KerSSZ                                         ;stack for main stack pointers       
 150 0024 0000 0000 	KerSSZ:    .skip 14                                       ;stack_ptr(2), MSPZPn(4)             
 150      0000 0000 
 150      0000 0000 
 150      0000 
 151               	                                                                                               
 152               	.global    KerSchSts                                      ;space for scheduler status          
 153 0032 0000 0000 	KerSchSts: .skip KER_MX_NTSK*1                            ;status(1)                           
 153      0000 0000 
 153      0000 
 154               	                                                                                               
 155               	.global    KerSchPr                                       ;space for scheduler priority        
 156 003c 0000 0000 	KerSchPr:  .skip KER_MX_NTSK*1                            ;priority(1)                         
 156      0000 0000 
 156      0000 
 157               	                                                                                               
 158               	.global    KerSchSlp                                      ;space for task sleep                
 159 0046 0000 0000 	KerSchSlp: .skip KER_MX_NTSK*2                            ;timing(2)                           
 159      0000 0000 
 159      0000 0000 
 159      0000 0000 
 159      0000 0000 
 160               	                                                                                               
 161               	.global    KerStack                                       ;space for stack                     
 162 005a 0000 0000 	KerStack:  .skip KER_STK_SZ*KER_MX_NTSK                   ;KER_STK_SZ bytes for each task      
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 163               	;;==============================define global variables end=================================;; 
 164               	
 165               	
 166               	
 167               	
 168               	
 169               	;;===============================define text section starting===============================;; 
 170               	.section .text                                                                                 
 171               	;;==================================define text section end=================================;; 
 172               	
 173               	
 174               	
 175               	
 176               	
 177               	;;==============================define global functions starting============================;; 
 178               	.global  Kernel_SysTick_Reg_Init                                                               
 179               	.global  Kernel_SysTick_Val_Get                                                                
 180               	.global  Kernel_SysTick_Val_Safely_Get                                                         
 181               	.global  Kernel_Interrupt_Sts_Get                                                              
 182               	.global  Kernel_Init                                                                           
 183               	.global  Kernel_Task_Create                                                                    
 184               	.global  Kernel_Start_Tasks                                                                    
 185               	.global  Kernel_Task_Idle                                                                      
 186               	.global  Kernel_Task_Sleep                                                                     
 187               	.global  Kernel_Task_Constant_Latency                                                          
 188               	.global  Kernel_Task_Constant_Latency_Sleep                                                    
 189               	.global  Kernel_PreSleep_Hook                                                                  
 190               	.global  Kernel_Clock_Prescale                                                                 
 191               	.global  Kernel_Task_Sleep_Time_Get                                                            
 192               	.global  Kernel_Task_Status_Get                                                                
 193               	.global  Kernel_NTask_Get                                                                      
 194               	.global  Kernel_Task_Prio_Get                                                                  
 195               	.global  Kernel_Lowest_Prio_Get                                                                
 196               	.global  Kernel_High_Prio_Task_ID_Get                                                          
 197               	.global  Kernel_Abs_High_Prio_Task_ID_Get                                                      
 198               	.global  Kernel_CPU_Usage_Get                                                                  
 199               	;;================================define global functions end===============================;; 
 200               	
 201               	
 202               	
 203               	
 204               	
 205               	;;============================debug pin operation init starting=============================;; 
 206               	;used registers          : R18, R19                                                            
 207               	;arg registers           : None                                                                
 208               	;return registers        : None                                                                
 209               	;unsafe access registers : R18, R19                                                            
 210               	.macro  KER_TIMER_INIT                                    ;1.25/1.50uS @8MHz    (10/12 clocks) 
 211               	        #ifdef KER_TIMER0_AS_TICK_SRC                                                          
 212               			;Timer0 overflow vect is used as tick source      ;total 1.5uS @8MHz      ( 12 clocks) 
 213               	        LDS   R18		         , KerBase+OFB_PRS        ;load prescaler         (  2 clocks) 
 214               			LDS   R19		         , KerBase+OFB_RLD        ;load reload val        (  2 clocks) 
 215               			STS   SRTCCR0B           , R18                    ;prescaler-> TCCR0B     (  2 clocks) 
 216               			STS   SRTCNT0            , R19                    ;reload val-> TCNT0     (  2 clocks) 
 217               			LDI   R18                , 0x01                   ;bit mask TOIE0         (  1 clock ) 
 218               			STS   SRTIMSK0           , R18                    ;set to TIMSK0          (  2 clocks) 
 219               			SEI                                               ;force enable interrupt (  1 clock ) 
 220               			#endif                                                                                 
 221               			                                                                                       
 222               			#ifdef KER_WDT_AS_TICK_SRC                                                             
 223               			;watchdog timer timeout is used as tick source    ;total 1.5uS @8MHz      ( 10 clocks) 
 224               	        WDR                                               ;reset wdt              (  1 clock ) 
 225               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 226               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 227               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 228               			                                                                                       
 229               			#ifdef KER_WDT_TICK_16MS                                                               
 230               			LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 231               			#endif                                                                                 
 232               			                                                                                       
 233               	        #ifdef KER_WDT_TICK_32MS                                                               
 234               			LDI   R18                , 0x41                   ;WDIE, WDPS0            (  1 clock ) 
 235               			#endif                                                                                 
 236               			                                                                                       
 237               			#ifdef KER_WDT_TICK_64MS                                                               
 238               			LDI   R18                , 0x42                   ;WDIE, WDPS1            (  1 clock ) 
 239               			#endif                                                                                 
 240               			                                                                                       
 241               			#ifdef KER_WDT_TICK_125MS                                                              
 242               			LDI   R18                , 0x43                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 243               			#endif                                                                                 
 244               			                                                                                       
 245               			#ifdef KER_WDT_TICK_250MS                                                              
 246               			LDI   R18                , 0x44                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 247               			#endif                                                                                 
 248               			                                                                                       
 249               			#ifdef KER_WDT_TICK_500MS                                                              
 250               			LDI   R18                , 0x45                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 251               			#endif                                                                                 
 252               			                                                                                       
 253               			#ifdef KER_WDT_TICK_1000MS                                                             
 254               			LDI   R18                , 0x46                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 255               			#endif                                                                                 
 256               			                                                                                       
 257               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 258               			SEI                                               ;force enable interrupt (  1 clock ) 
 259               			#endif                                                                                 
 260               	                                                                                               
 261               			#ifdef KER_TOSC_AS_TICK_SRC                                                            
 262               			;timer2 asynchornus mode is used as tick source   ;total 1.5uS @8MHz      ( 57 clocks) 
 263               			LDI   R18                , 0x00                   ;clear interrupts       (  1 clock ) 
 264               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 265               			LDI   R18                , 0x20                   ;set AS2 bit            (  1 clock ) 
 266               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 267               			#ifdef KER_TOSC_TICK_1MS                                                               
 268               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 269               			#endif                                                                                 
 270               			#ifdef KER_TOSC_TICK_10MS                                                              
 271               			LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
 272               			#endif                                                                                 
 273               			#ifdef KER_TOSC_TICK_50MS                                                              
 274               			LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
 275               			#endif                                                                                 
 276               			#ifdef KER_TOSC_TICK_100MS                                                             
 277               			LDI   R18                , 0x66                   ;10Hz->clk/32/102       (  1 clock ) 
 278               			#endif                                                                                 
 279               			#ifdef KER_TOSC_TICK_250MS                                                             
 280               			LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
 281               			#endif                                                                                 
 282               			#ifdef KER_TOSC_TICK_500MS                                                             
 283               			LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
 284               			#endif                                                                                 
 285               			#ifdef KER_TOSC_TICK_1000MS                                                            
 286               			LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
 287               			#endif                                                                                 
 288               			STS   SROCR2A            , R18                    ;set val to OCR2A       (  2 clocks) 
 289               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 290               			STS   SROCR2B            , R18                    ;set val to OCR2B       (  2 clocks) 
 291               			LDI   R18                , 0x02                   ;set WGM mode           (  1 clock ) 
 292               			STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 293               			#ifdef KER_TOSC_TICK_1MS                                                               
 294               			LDI   R18                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 295               			#endif                                                                                 
 296               			#ifdef KER_TOSC_TICK_10MS                                                              
 297               			LDI   R18                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
 298               			#endif                                                                                 
 299               			#ifdef KER_TOSC_TICK_50MS                                                              
 300               			LDI   R18                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
 301               			#endif                                                                                 
 302               			#ifdef KER_TOSC_TICK_100MS                                                             
 303               			LDI   R18                , 0x03                   ;10Hz->clk/32/102       (  1 clock ) 
 304               			#endif                                                                                 
 305               			#ifdef KER_TOSC_TICK_250MS                                                             
 306               			LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
 307               			#endif                                                                                 
 308               			#ifdef KER_TOSC_TICK_500MS                                                             
 309               			LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
 310               			#endif                                                                                 
 311               			#ifdef KER_TOSC_TICK_1000MS                                                            
 312               			LDI   R18                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
 313               			#endif                                                                                 
 314               			STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
 315               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 316               			STS   SRTCNT2            , R18                    ;set val to TCNT2       (  2 clocks) 
 317               		_KER_TC2_AUB\@:                                                                            
 318               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 319               	        ANDI  R18                , 0x02                   ;check bit TCR2AUB      (  1 clock ) 
 320               			BRNE  _KER_TC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 321               		_KER_TC2_BUB\@:                                                                            
 322               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 323               	        ANDI  R18                , 0x01                   ;check bit TCR2BUB      (  1 clock ) 
 324               			BRNE  _KER_TC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 325               		_KER_OC2_AUB\@:                                                                            
 326               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 327               	        ANDI  R18                , 0x08                   ;check bit OR2AUB       (  1 clock ) 
 328               			BRNE  _KER_OC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 329               		_KER_OC2_BUB\@:                                                                            
 330               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 331               	        ANDI  R18                , 0x04                   ;check bit OCR2BUB      (  1 clock ) 
 332               			BRNE  _KER_OC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 333               		_KER_TC2_UB\@:                                                                             
 334               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 335               	        ANDI  R18                , 0x10                   ;check bit TCNT2UB      (  1 clock ) 
 336               			BRNE  _KER_TC2_UB\@                               ;wait until BUB cleared (  2 clocks) 
 337               		_KER_TC2_TOV2\@:                                                                           
 338               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 339               	        ANDI  R18                , 0x01                   ;check bit TOV2         (  1 clock ) 
 340               	        BREQ  _KER_TC2_OCF2A\@                            ;bit cleared, jump next (  2 clocks) 
 341               			LDI   R18                , 0x01                   ;set bit                (  1 clock ) 
 342               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 343               	    _KER_TC2_OCF2A\@:                                                                          
 344               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 345               	        ANDI  R18                , 0x02                   ;check bit OCF2A        (  1 clock ) 
 346               	        BREQ  _KER_TC2_OCF2B\@                            ;bit cleared, jump next (  2 clocks) 
 347               			LDI   R18                , 0x02                   ;set bit                (  1 clock ) 
 348               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 349               		_KER_TC2_OCF2B\@:                                                                          
 350               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 351               	        ANDI  R18                , 0x04                   ;check bit OCF2B        (  1 clock ) 
 352               	        BREQ  _KER_TC2_INTEN\@                            ;bit cleared, jump next (  2 clocks) 
 353               			LDI   R18                , 0x04                   ;set bit                (  1 clock ) 
 354               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 355               	    _KER_TC2_INTEN\@:                                                                          
 356               			LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 357               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 358               	        SEI                                               ;force enable interrupt (  1 clock ) 
 359               			#endif                                                                                 
 360               	.endm                                                                                          
 361               	;;==============================debug pin operation init end================================;; 
 362               	
 363               	
 364               	
 365               	
 366               	
 367               	;;============================debug pin operation init starting=============================;; 
 368               	;used registers          : None                                                                
 369               	;arg registers           : None                                                                
 370               	;return registers        : None                                                                
 371               	;unsafe access registers : None                                                                
 372               	.macro  KER_DEBUG_PIN_INIT                                ;total 0.5uS @8MHz      (  4 clocks) 
 373               	        #ifdef KER_DBG_ENABLE                                                                  
 374               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear port bit         (  2 clocks) 
 375               			SBI   KER_DBG_DDR        , KER_DBG_PIN            ;set bit in DDR         (  2 clocks) 
 376               			#endif                                                                                 
 377               	.endm                                                                                          
 378               	;;==============================debug pin operation init end================================;; 
 379               	
 380               	
 381               	
 382               	
 383               	
 384               	;;===========================debug pin operation set starting===============================;; 
 385               	;used registers          : None                                                                
 386               	;arg registers           : None                                                                
 387               	;return registers        : None                                                                
 388               	;unsafe access registers : None                                                                
 389               	.macro  KER_DEBUG_PIN_SET                                 ;total 0.25uS @8MHz     (  2 clocks) 
 390               	        #ifdef KER_DBG_ENABLE                                                                  
 391               	        SBI   KER_DBG_PORT       , KER_DBG_PIN            ;set gpio               (  2 clocks) 
 392               			#endif                                                                                 
 393               	.endm                                                                                          
 394               	;;==============================debug pin operation set end=================================;; 
 395               	
 396               	
 397               	
 398               	
 399               	
 400               	;;===========================debug pin operation clear starting=============================;; 
 401               	;used registers          : None                                                                
 402               	;arg registers           : None                                                                
 403               	;return registers        : None                                                                
 404               	;unsafe access registers : None                                                                
 405               	.macro  KER_DEBUG_PIN_CLEAR                               ;total 0.25uS @8MHz     (  2 clocks) 
 406               	        #ifdef KER_DBG_ENABLE                                                                  
 407               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear gpio             (  2 clocks) 
 408               			#endif                                                                                 
 409               	.endm                                                                                          
 410               	;;==============================debug pin operation clear end===============================;; 
 411               	
 412               	
 413               	
 414               	
 415               	
 416               	;;==============================reload counter value starting===============================;; 
 417               	;used registers          : R18                                                                 
 418               	;arg registers           : None                                                                
 419               	;return registers        : None                                                                
 420               	;unsafe access registers : R18                                                                 
 421               	.macro  KER_COUNTER_RELOAD                                ;total 0.5uS @8MHz      (  4 clocks) 
 422               	        LDS   R18                , KerBase+OFB_RLD        ;load reload value      (  2 clocks) 
 423               			STS   SRTCNT0            , R18                    ;Set value to TCNT0     (  2 clocks) 
 424               	.endm                                                                                          
 425               	;;=================================reload counter value end=================================;; 
 426               	
 427               	
 428               	
 429               	
 430               	
 431               	;;=================================save r0 & sreg starting==================================;; 
 432               	;used registers          : R0                                                                  
 433               	;arg registers           : None                                                                
 434               	;return registers        : None                                                                
 435               	;unsafe access registers : None                                                                
 436               	.macro  KER_SAVE_R0_SREG                                  ;total 0.63uS @8MHz     (  5 clocks) 
 437               	        PUSH  R0                                          ;save R0                (  2 clocks) 
 438               			IN    R0                 , IOSREG                 ;load SREG              (  1 clock ) 
 439               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 440               	.endm                                                                                          
 441               	;;====================================save r0 & sreg end====================================;; 
 442               	
 443               	
 444               	
 445               	
 446               	
 447               	;;===============================save r0, sreg & cli starting===============================;; 
 448               	;used registers          : R0                                                                  
 449               	;arg registers           : None                                                                
 450               	;return registers        : None                                                                
 451               	;unsafe access registers : None                                                                
 452               	.macro  KER_SAVE_R0_CLI_SREG                              ;total 0.75uS @8MHz     (  6 clocks) 
 453               	        PUSH  R0                                          ;push R0                (  2 clocks) 
 454               			IN    R0                 , IOSREG                 ;save SREG              (  1 clock ) 
 455               			CLI                                               ;clear interrupt        (  1 clock ) 
 456               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 457               	.endm                                                                                          
 458               	;;=================================save r0, sreg & cli end==================================;; 
 459               	
 460               	
 461               	
 462               	
 463               	
 464               	;;===================================save r1~r31 starting===================================;; 
 465               	;used registers          : R1~R31                                                              
 466               	;arg registers           : None                                                                
 467               	;return registers        : None                                                                
 468               	;unsafe access registers : None                                                                
 469               	.macro  KER_SAVE_R1_R31                                   ;total 7.88uS @8MHz     ( 63 clocks) 
 470               			PUSH  R1                                          ;save R1                (  2 clocks) 
 471               			CLR   R1                                          ;clear R1               (  1 clock ) 
 472               			PUSH  R2                                          ;save R2                (  2 clocks) 
 473               			PUSH  R3                                          ;save R3                (  2 clocks) 
 474               			PUSH  R4                                          ;save R4                (  2 clocks) 
 475               			PUSH  R5                                          ;save R5                (  2 clocks) 
 476               			PUSH  R6                                          ;save R6                (  2 clocks) 
 477               			PUSH  R7                                          ;save R7                (  2 clocks) 
 478               			PUSH  R8                                          ;save R8                (  2 clocks) 
 479               			PUSH  R9                                          ;save R9                (  2 clocks) 
 480               			PUSH  R10                                         ;save R10               (  2 clocks) 
 481               			PUSH  R11                                         ;save R11               (  2 clocks) 
 482               			PUSH  R12                                         ;save R12               (  2 clocks) 
 483               			PUSH  R13                                         ;save R13               (  2 clocks) 
 484               			PUSH  R14                                         ;save R14               (  2 clocks) 
 485               			PUSH  R15                                         ;save R15               (  2 clocks) 
 486               			PUSH  R16                                         ;save R16               (  2 clocks) 
 487               			PUSH  R17                                         ;save R17               (  2 clocks) 
 488               			PUSH  R18                                         ;save R18               (  2 clocks) 
 489               			PUSH  R19                                         ;save R19               (  2 clocks) 
 490               			PUSH  R20                                         ;save R20               (  2 clocks) 
 491               			PUSH  R21                                         ;save R21               (  2 clocks) 
 492               			PUSH  R22                                         ;save R22               (  2 clocks) 
 493               			PUSH  R23                                         ;save R23               (  2 clocks) 
 494               			PUSH  R24                                         ;save R24               (  2 clocks) 
 495               			PUSH  R25                                         ;save R25               (  2 clocks) 
 496               			PUSH  R26                                         ;save R26               (  2 clocks) 
 497               			PUSH  R27                                         ;save R27               (  2 clocks) 
 498               			PUSH  R28                                         ;save R28               (  2 clocks) 
 499               			PUSH  R29                                         ;save R29               (  2 clocks) 
 500               			PUSH  R30                                         ;save R30               (  2 clocks) 
 501               			PUSH  R31                                         ;save R31               (  2 clocks) 
 502               	.endm                                                                                          
 503               	;;======================================save r1~r31 end=====================================;; 
 504               	
 505               	
 506               	
 507               	
 508               	
 509               	;;==============================context save handler starting===============================;; 
 510               	;used registers          : R0~R31                                                              
 511               	;arg registers           : None                                                                
 512               	;return registers        : None                                                                
 513               	;unsafe access registers : None                                                                
 514               	.macro  KER_CONTEXT_SAVE_HANDLER                          ;total 8.5uS @8MHz      ( 68 clocks) 
 515               	        KER_SAVE_R0_SREG                                  ;save r0, sreg          (  5 clocks) 
 516               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 517               	.endm                                                                                          
 518               	;;=================================context save handler end=================================;; 
 519               	
 520               	
 521               	
 522               	
 523               	
 524               	;;===============================context save thread starting===============================;; 
 525               	;used registers          : R0~R31                                                              
 526               	;arg registers           : None                                                                
 527               	;return registers        : None                                                                
 528               	;unsafe access registers : None                                                                
 529               	.macro  KER_CONTEXT_SAVE_THREAD                           ;total 8.63uS @8MHz     ( 69 clocks) 
 530               	        KER_SAVE_R0_CLI_SREG                              ;save r0, sreg          (  6 clocks) 
 531               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 532               	.endm                                                                                          
 533               	;;==================================context save thread end=================================;; 
 534               	
 535               	
 536               	
 537               	
 538               	
 539               	
 540               	;;================================restore r0 & sreg starting================================;; 
 541               	;used registers          : R0                                                                  
 542               	;arg registers           : None                                                                
 543               	;return registers        : None                                                                
 544               	;unsafe access registers : None                                                                
 545               	.macro  KER_RESTORE_R0_SREG                               ;total 0.63uS @8MHz     (  5 clocks) 
 546               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 547               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 548               			POP   R0                                          ;restore R0             (  2 clocks) 
 549               	.endm                                                                                          
 550               	;;==================================restore r0 & sreg end===================================;; 
 551               	
 552               	
 553               	
 554               	
 555               	
 556               	;;==============================restore r0, sreg & sei starting=============================;; 
 557               	;used registers          : R0                                                                  
 558               	;arg registers           : None                                                                
 559               	;return registers        : None                                                                
 560               	;unsafe access registers : None                                                                
 561               	.macro  KER_RESTORE_R0_SREG_SEI                           ;total 0.75uS @8MHz     (  6 clocks) 
 562               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 563               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 564               			POP   R0                                          ;restore R0             (  2 clocks) 
 565               			SEI                                               ;enable interrupt       (  1 clock ) 
 566               	.endm                                                                                          
 567               	;;===============================restore r0, sreg & sei end=================================;; 
 568               	
 569               	
 570               	
 571               	
 572               	
 573               	;;=================================restore r1~r31 starting==================================;; 
 574               	;used registers          : R1~R31                                                              
 575               	;arg registers           : None                                                                
 576               	;return registers        : None                                                                
 577               	;unsafe access registers : None                                                                
 578               	.macro  KER_RESTORE_R1_R31                                ;total 8.38uS @8MHz     ( 62 clocks) 
 579               			POP   R31                                         ;restore R31            (  2 clocks) 
 580               			POP   R30                                         ;restore R30            (  2 clocks) 
 581               			POP   R29                                         ;restore R29            (  2 clocks) 
 582               			POP   R28                                         ;restore R28            (  2 clocks) 
 583               			POP   R27                                         ;restore R27            (  2 clocks) 
 584               			POP   R26                                         ;restore R26            (  2 clocks) 
 585               			POP   R25                                         ;restore R25            (  2 clocks) 
 586               			POP   R24                                         ;restore R24            (  2 clocks) 
 587               			POP   R23                                         ;restore R23            (  2 clocks) 
 588               			POP   R22                                         ;restore R22            (  2 clocks) 
 589               			POP   R21                                         ;restore R21            (  2 clocks) 
 590               			POP   R20                                         ;restore R20            (  2 clocks) 
 591               			POP   R19                                         ;restore R19            (  2 clocks) 
 592               			POP   R18                                         ;restore R18            (  2 clocks) 
 593               			POP   R17                                         ;restore R17            (  2 clocks) 
 594               			POP   R16                                         ;restore R16            (  2 clocks) 
 595               			POP   R15                                         ;restore R15            (  2 clocks) 
 596               			POP   R14                                         ;restore R14            (  2 clocks) 
 597               			POP   R13                                         ;restore R13            (  2 clocks) 
 598               			POP   R12                                         ;restore R12            (  2 clocks) 
 599               			POP   R11                                         ;restore R11            (  2 clocks) 
 600               			POP   R10                                         ;restore R10            (  2 clocks) 
 601               			POP   R9                                          ;restore R9             (  2 clocks) 
 602               			POP   R8                                          ;restore R8             (  2 clocks) 
 603               			POP   R7                                          ;restore R7             (  2 clocks) 
 604               			POP   R6                                          ;restore R6             (  2 clocks) 
 605               			POP   R5                                          ;restore R5             (  2 clocks) 
 606               			POP   R4                                          ;restore R4             (  2 clocks) 
 607               			POP   R3                                          ;restore R3             (  2 clocks) 
 608               			POP   R2                                          ;restore R2             (  2 clocks) 
 609               			POP   R1                                          ;restore R1             (  2 clocks) 
 610               	.endm                                                                                          
 611               	;;====================================restore r1~r31 end====================================;; 
 612               	
 613               	
 614               	
 615               	
 616               	
 617               	;;=============================context restore handler starting=============================;; 
 618               	;used registers          : R0~R31                                                              
 619               	;arg registers           : None                                                                
 620               	;return registers        : None                                                                
 621               	;unsafe access registers : None                                                                
 622               	.macro  KER_CONTEXT_RESTORE_HANDLER                       ;total 8.38uS @8MHz     ( 67 clocks) 
 623               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 624               			KER_RESTORE_R0_SREG                               ;restore r0, sreg       (  5 clocks) 
 625               	.endm                                                                                          
 626               	;;===============================context restore handler end================================;; 
 627               	
 628               	
 629               	
 630               	
 631               	
 632               	;;=============================context restore thread starting==============================;; 
 633               	;used registers          : R0~R31                                                              
 634               	;arg registers           : None                                                                
 635               	;return registers        : None                                                                
 636               	;unsafe access registers : None                                                                
 637               	.macro  KER_CONTEXT_RESTORE_THREAD                        ;total 8.75uS @8MHz     ( 68 clocks) 
 638               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 639               			KER_RESTORE_R0_SREG_SEI                           ;restore r0, sreg       (  6 clocks) 
 640               	.endm                                                                                          
 641               	;;================================context restore thread end================================;; 
 642               	
 643               	
 644               	
 645               	
 646               	
 647               	;;==============================fetch current task id starting==============================;; 
 648               	;used registers          : R20                                                                 
 649               	;arg registers           : None                                                                
 650               	;return registers        : R20 (Current task id)                                               
 651               	;unsafe access registers : R20                                                                 
 652               	.macro  KER_FETCH_CURR_TID                                ;total 0.25uS @8MHz     (  2 clocks) 
 653               	        LDS   R20                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 654               	.endm                                                                                          
 655               	;;================================fetch current task id end=================================;; 
 656               	
 657               	
 658               	
 659               	
 660               	
 661               	;;==================================fetch ntask starting====================================;; 
 662               	;used registers          : R21                                                                 
 663               	;arg registers           : None                                                                
 664               	;return registers        : R21 (ntask)                                                         
 665               	;unsafe access registers : R21                                                                 
 666               	.macro  KER_FETCH_NTASK                                   ;total 0.25uS @8MHz     (  2 clocks) 
 667               	        LDS   R21                , KerBase+OFB_NTSK       ;fetch task_id          (  2 clocks) 
 668               	.endm                                                                                          
 669               	;;====================================fetch ntask end=======================================;; 
 670               	
 671               	
 672               	
 673               	
 674               	
 675               	;;=========================calculate offset addr in words starting==========================;; 
 676               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 677               	;arg registers           : R30(ZL), R31(ZH)                                                    
 678               	;return registers        : R30(ZL), R31(ZH)                                                    
 679               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 680               	.macro  KER_CALC_ADDR_OFF_WORD                            ;total 0.75uS @8MHz     (  6 clocks) 
 681               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 682               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 683               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 684               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 685               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 686               	.endm                                                                                          
 687               	;;=============================calculate offset addr in words end===========================;; 
 688               	
 689               	
 690               	
 691               	
 692               	
 693               	;;=========================calculate offset addr in bytes starting==========================;; 
 694               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 695               	;arg registers           : R30(ZL), R31(ZH)                                                    
 696               	;return registers        : R30(ZL), R31(ZH)                                                    
 697               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 698               	.macro  KER_CALC_ADDR_OFF_BYTES                           ;total 0.63uS @8MHz     (  5 clocks) 
 699               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 700               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 701               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 702               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 703               	.endm                                                                                          
 704               	;;=============================calculate offset addr in bytes end===========================;; 
 705               	
 706               	
 707               	
 708               	
 709               	
 710               	;;===============================save current task sp starting==============================;; 
 711               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 712               	;arg registers           : None                                                                
 713               	;return registers        : None                                                                
 714               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 715               	.macro  KER_SAVE_CURR_TASK_SP                             ;total 1.75uS @8MHz     ( 14 clocks) 
 716               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 717               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 718               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 719               			IN    R18                , IOSPL                  ;fetch SPL0             (  1 clock ) 
 720               			IN    R19                , IOSPH                  ;fetch SPH0             (  1 clock ) 
 721               			STD   Z+0                , R18                    ;store SPL at ZP+0      (  2 clocks) 
 722               			STD   Z+1                , R19                    ;store SPH at ZP+1      (  2 clocks) 
 723               	.endm                                                                                          
 724               	;;================================save current task sp end==================================;; 
 725               	
 726               	
 727               	
 728               	
 729               	
 730               	;;==============================load next task id starting==================================;; 
 731               	;used registers          : R18, R19                                                            
 732               	;arg registers           : None                                                                
 733               	;return registers        : None                                                                
 734               	;unsafe access registers : R18, R19                                                            
 735               	.macro  KER_LOAD_NEXT_TASK_ID                             ;total 1.63uS @8MHz     ( 13 clocks) 
 736               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 737               			INC   R18                                         ;increment task_id      (  1 clock ) 
 738               			LDS   R19                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 739               		_MOD_CONT\@:                                          ;use local label                     
 740               		    CP    R18                , R19                    ;compare tid with ntask (  1 clock ) 
 741               			BRLO  _MOD_DONE\@                                 ;if tid<ntask, done     (  2 clocks) 
 742               			SUB   R18                , R19                    ;subtract ntask from tid(  1 clock ) 
 743               			RJMP  _MOD_CONT\@                                 ;go to loop start       (  2 clocks) 
 744               		_MOD_DONE\@:                                          ;use local label                     
 745               		    STS   KerBase+OFB_TID    , R18                    ;save task_id%ntask     (  2 clocks) 
 746               	.endm                                                                                          
 747               	;;=================================load next task id end====================================;; 
 748               	
 749               	
 750               	
 751               	
 752               	
 753               	;;==============================increment tick counter starting=============================;; 
 754               	;used registers          : R18, R19                                                            
 755               	;arg registers           : None                                                                
 756               	;return registers        : None                                                                
 757               	;unsafe access registers : R18, R19                                                            
 758               	.macro  KER_TICK_INCREMENT                                ;total 3.25uS @8MHz     ( 26 clocks) 
 759               			LDS   R18                , KerBase+OFB_TICK0      ;load Byte0             (  2 clocks) 
 760               			INC   R18                                         ;add 1 with Byte0       (  1 clock ) 
 761               			STS   KerBase+OFB_TICK0  , R18                    ;set Byte0              (  2 clocks) 
 762               			LDI   R19                , 0x00                   ;clear reg              (  1 clock ) 
 763               			LDS   R18                , KerBase+OFB_TICK1      ;load Byte1             (  2 clocks) 
 764               			ADC   R18                , R19                    ;add carry with Byte1   (  1 clock ) 
 765               			STS   KerBase+OFB_TICK1  , R18                    ;set Byte1              (  2 clocks) 
 766               			LDS   R18                , KerBase+OFB_TICK2      ;load Byte2             (  2 clocks) 
 767               			ADC   R18                , R19                    ;add carry with Byte2   (  1 clock ) 
 768               			STS   KerBase+OFB_TICK2  , R18                    ;set Byte2              (  2 clocks) 
 769               			LDS   R18                , KerBase+OFB_TICK3      ;load Byte3             (  2 clocks) 
 770               			ADC   R18                , R19                    ;add carry with Byte3   (  1 clock ) 
 771               			STS   KerBase+OFB_TICK3  , R18                    ;set Byte3              (  2 clocks) 
 772               			LDS   R18                , KerBase+OFB_TICK4      ;load Byte4             (  2 clocks) 
 773               			ADC   R18                , R19                    ;add carry with Byte4   (  1 clock ) 
 774               			STS   KerBase+OFB_TICK4  , R18                    ;set Byte4              (  2 clocks) 
 775               	.endm                                                                                          
 776               	;;=================================increment tick counter end===============================;; 
 777               	
 778               	
 779               	
 780               	
 781               	
 782               	;;==============================load task id & sp starting==================================;; 
 783               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 784               	;arg registers           : None                                                                
 785               	;return registers        : None                                                                
 786               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 787               	.macro  KER_LOAD_TASK_ID_AND_SP                           ;total 1.75uS @8MHz     ( 14 clocks) 
 788               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 789               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 790               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 791               			LDD   R18                , Z+0                    ;load SPL at ZP         (  2 clocks) 
 792               			LDD   R19                , Z+1                    ;load SPH at ZP         (  2 clocks) 
 793               			OUT   IOSPL              , R18                    ;load SPL0              (  1 clock ) 
 794               			OUT   IOSPH              , R19                    ;load SPH0              (  1 clock ) 
 795               	.endm                                                                                          
 796               	;;=================================load task id & sp end====================================;; 
 797               	
 798               	
 799               	
 800               	
 801               	
 802               	;;================================push msp & zp starting====================================;; 
 803               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 804               	;arg registers           : None                                                                
 805               	;return registers        : None                                                                
 806               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 807               	.macro  KER_PUSH_MSP_ZP                                   ;total 2.25uS @8MHz     ( 18 clocks) 
 808               	        LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 809               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 810               			IN    R18                , IOSPL                  ;copy                   (  1 clock ) 
 811               			IN    R19                , IOSPH                  ;copy                   (  1 clock ) 
 812               			ST    X+                 , R18                    ;store main SPL         (  2 clocks) 
 813               	        ST    X+                 , R19                    ;store main SPH         (  2 clocks) 
 814               			ST    X+                 , ZL                     ;store main ZL          (  2 clocks) 
 815               			ST    X+                 , ZH                     ;store main ZH          (  2 clocks) 
 816               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 817               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 818               	.endm                                                                                          
 819               	;;===================================push msp & zp end======================================;; 
 820               	
 821               	
 822               	
 823               	
 824               	
 825               	;;=================================pop msp & zp starting====================================;; 
 826               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 827               	;arg registers           : None                                                                
 828               	;return registers        : None                                                                
 829               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 830               	.macro  KER_POP_MSP_ZP                                    ;total 2.25uS @8MHz     ( 18 clocks) 
 831               			LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 832               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 833               			LD    ZH                 , -X                     ;load ZH                (  2 clocks) 
 834               			LD    ZL                 , -X                     ;load ZL                (  2 clocks) 
 835               			LD    R19                , -X                     ;load main SPH          (  2 clocks) 
 836               			LD    R18                , -X                     ;load main SPL          (  2 clocks) 
 837               			OUT   IOSPL              , R18                    ;set SPL                (  1 clock ) 
 838               			OUT   IOSPH              , R19                    ;set SPH                (  1 clock ) 
 839               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 840               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 841               	.endm                                                                                          
 842               	;;====================================pop msp & zp end======================================;; 
 843               	
 844               	
 845               	
 846               	
 847               	
 848               	;;============================sleep timeout management starting=============================;; 
 849               	;used registers          : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 850               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 851               	;return registers        : R24 (READY/BLOCKED/EXECUTING/SUSPENDED/CONS_LAT)                    
 852               	;unsafe access registers : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 853               	.macro  KER_SLP_TIME_MGNT                                 ;total 6.50uS @8MHz     ( 52 clocks) 
 854               			LDI   ZL                 , lo8(KerSchSlp)         ;fetch base pos low     (  1 clock ) 
 855               			LDI   ZH                 , hi8(KerSchSlp)         ;fetch base pos high    (  1 clock ) 
 856               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 857               			;fetch current value from ram, if val=0, skip decrement                                
 858               	        LDD   R18                , Z+0                    ;load val low byte      (  2 clocks) 
 859               			LDD   R19                , Z+1                    ;load val high byte     (  2 clocks) 
 860               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 861               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 862               			BREQ  _VAL_NULL\@                                 ;val=0, save sts        (  2 clocks) 
 863               	        CPI   R24                , SCH_MODE_THREAD        ;if arg=1, thread mode  (  1 clock ) 
 864               			BREQ  _VAL_NOT_NULL\@                             ;no need to dec val     (  2 clocks) 
 865               			;R19:R18 contains 16 bit sleep timer val, decrease val by 1                            
 866               			LDI   R20                , 0x01                   ;set val 1              (  1 clock ) 
 867               	        SUB   R18                , R20                    ;subtract low byte      (  1 clock ) 
 868               			LDI   R20                , 0x00                   ;clear                  (  1 clock ) 
 869               			SBC   R19                , R20                    ;subtract carry if any  (  1 clock ) 
 870               			;store new value                                                                       
 871               			STD   Z+0                , R18                    ;store low byte         (  2 clocks) 
 872               			STD   Z+1                , R19                    ;store low byte         (  2 clocks) 
 873               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 874               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 875               			BRNE  _VAL_NOT_NULL\@                             ;val!=0                 (  2 clocks) 
 876               		_VAL_NULL\@:                                                                               
 877               		    ;find ram address for status                                                           
 878               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 879               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 880               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 881               			;update flag as task is ready                                                          
 882               			LDI   R24                , TASK_READY             ;set TASK_READY         (  1 clock ) 
 883               			ST    Z                  , R24                    ;update flag            (  2 clocks) 
 884               			RJMP  _EXIT_SLP_TIME\@                            ;jump to exit           (  2 clocks) 
 885               	    _VAL_NOT_NULL\@:                                                                           
 886               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 887               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 888               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 889               		    LD    R24                , Z                      ;return sts             (  2 clocks) 
 890               	    _EXIT_SLP_TIME\@:                                                                          
 891               	.endm                                                                                          
 892               	;;============================sleep timeout management end==================================;; 
 893               	
 894               	
 895               	
 896               	
 897               	
 898               	;;============================current task priority starting================================;; 
 899               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 900               	;arg registers           : None                                                                
 901               	;return registers        : R24 (Current task priority)                                         
 902               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 903               	.macro  KER_CURR_TASK_PRIO                                ;total 1.13uS @8MHz     (  9 clocks) 
 904               			LDI    ZL                , lo8(KerSchPr)          ;load low addr          (  1 clock ) 
 905               			LDI    ZH                , hi8(KerSchPr)          ;load high addr         (  1 clock ) 
 906               			LDI    R18               , 0x00                   ;clear reg, for carry   (  1 clock ) 
 907               			LDS    R24               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 908               	        ADD    ZL                , R24                    ;add low addr           (  1 clock ) 
 909               			ADC    ZH                , R18                    ;add carry if any       (  1 clock ) 
 910               			LD     R24               , Z                      ;load current tid prio  (  2 clocks) 
 911               	.endm                                                                                          
 912               	;;==============================current task priority end===================================;; 
 913               	
 914               	
 915               	
 916               	
 917               	
 918               	;;================================run scheduler starting====================================;; 
 919               	;used registers          : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 920               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 921               	;return registers        : None                                                                
 922               	;unsafe access registers : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 923               	.macro  KER_RUN_SCHEDULER                                 ;total 13.25uS @8MHz    (106 clocks) 
 924               			LDI    R18               , 0xFF                   ;set 0xff               (  1 clock ) 
 925               			STS    KerBase+OFB_LPR   , R18                    ;lowest priority        (  2 clocks) 
 926               			LDI    R18               , 0x00                   ;start from 0           (  1 clock ) 
 927               			STS    KerBase+OFB_PTID  , R18                    ;highest prio tid=0     (  2 clocks) 
 928               			MOV    R21               , R24                    ;copy sch mode          (  1 clock ) 
 929               		_KER_SCH_LOOP\@:                                                                           
 930               		    ;store task id to run from KER_DEC_SLP_TIMEOUT                                         
 931               			STS    KerBase+OFB_TID   , R18                    ;store task id          (  2 clocks) 
 932               	        ;sleep time decrement, update ready/blocked status                                     
 933               			MOV    R24               , R21                    ;restore sch mode       (  1 clock ) 
 934               			KER_SLP_TIME_MGNT                                 ;update return vars     ( 52 clocks) 
 935               	        CPI    R24               , TASK_READY             ;compare                (  1 clock ) 
 936               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if ready (  2 clocks) 
 937               			CPI    R24               , TASK_CONS_LAT          ;compare                (  1 clock ) 
 938               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if c_lat (  2 clocks) 
 939               	        RJMP   _KER_SCH_NEXT\@                            ;skip if !ready|c_lat   (  2 clocks) 
 940               		_KER_CALC_PRIO\@:                                                                          
 941               			KER_CURR_TASK_PRIO                                ;get task prio ->R24    (  9 clocks) 
 942               	        ;compare current task priority with lowest priority found so far                       
 943               			LDS    R18               , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
 944               			CP     R24               , R18                    ;compare                (  1 clock ) 
 945               			BRSH   _KER_SCH_NEXT\@                            ;if prio>=lowest prio   (  2 clocks) 
 946               			;found new lowest priority                                                             
 947               			STS    KerBase+OFB_LPR   , R24                    ;save lowest priority   (  2 clocks) 
 948               			LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 949               			STS    KerBase+OFB_PTID  , R18                    ;save lowest priority   (  2 clocks) 
 950               	                                                                                               
 951               	    _KER_SCH_NEXT\@:                                                                           
 952               		    LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 953               			INC    R18                                        ;increment by 1         (  1 clock ) 
 954               			LDS    R19               , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 955               			CP     R18               , R19                    ;compare with ntask     (  2 clocks) 
 956               			BRSH   _KER_SCH_EXIT\@                            ;if task_id>=ntask      (  2 clocks) 
 957               			RJMP   _KER_SCH_LOOP\@                            ;jump to entry          (  2 clocks) 
 958               		_KER_SCH_EXIT\@:                                                                           
 959               	        LDS    R18               , KerBase+OFB_PTID       ;load high prio task id (  2 clocks) 
 960               			STS    KerBase+OFB_TID   , R18                    ;for test only          (  2 clocks) 
 961               	.endm                                                                                          
 962               	;;===================================run scheduler end======================================;; 
 963               	
 964               	
 965               	
 966               	
 967               	
 968               	;;================================calc cpu usage starting===================================;; 
 969               	;used registers          : R18, R19                                                            
 970               	;arg registers           : None                                                                
 971               	;return registers        : None                                                                
 972               	;unsafe access registers : R18, R19                                                            
 973               	.macro  KER_CPU_USAGE                                     ;total 3.25uS @8MHz     ( 26 clocks) 
 974               	        ;check if current target task is idle task or not                                      
 975               	        LDS    R18               , KerBase+OFB_TID        ;load target task_id    (  2 clocks) 
 976               			TST    R18                                        ;check if idle task     (  1 clock ) 
 977               			BREQ   _KER_USG_TICK\@                            ;task_id=idle, skip     (  2 clocks) 
 978               			LDS    R18               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 979               			INC    R18                                        ;inc active tick cnt    (  1 clock ) 
 980               			STS    KerBase+OFB_UATC  , R18                    ;store new val          (  2 clocks) 
 981               		_KER_USG_TICK\@:                                                                           
 982               			LDS    R18               , KerBase+OFB_UTC        ;load usage tick cnt    (  2 clocks) 
 983               			INC    R18                                        ;increment tick cnt     (  1 clock ) 
 984               			CPI    R18               , 100                    ;compare with 100       (  1 clock ) 
 985               			BRLO   _KER_USG_UTC_SV\@                          ;val<100, save new val  (  2 clocks) 
 986               			LDI    R18               , 0x00                   ;val>=100, roll back    (  1 clock ) 
 987               			LDS    R19               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 988               			STS    KerBase+OFB_USAGE , R19                    ;store usage            (  2 clocks) 
 989               			LDI    R19               , 0x00                   ;clear reg              (  1 clock ) 
 990               			STS    KerBase+OFB_UATC  , R19                    ;clear active tick cnt  (  2 clocks) 
 991               		_KER_USG_UTC_SV\@:                                                                         
 992               			STS    KerBase+OFB_UTC   , R18                    ;store new val          (  2 clocks) 
 993               	.endm                                                                                          
 994               	;;===================================calc cpu usage end=====================================;; 
 995               	
 996               	
 997               	
 998               	
 999               	
 1000               	;;===========================kernel disable analog domain starting==========================;; 
 1001               	;used registers          : None                                                                
 1002               	;arg registers           : None                                                                
 1003               	;return registers        : None                                                                
 1004               	;unsafe access registers : None                                                                
 1005               	.macro KER_DISABLE_ANALOG_DOMAIN                          ;total 0.75uS @8MHz     ( 10 clocks) 
 1006               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1007               			LDS   R18                , SRADCSRA               ;load ADCSRA            (  2 clocks) 
 1008               			ANDI  R18                , 0x7F                   ;clear ADEN             (  1 clock ) 
 1009               			STS   SRADCSRA           , R18                    ;set val                (  2 clocks) 
 1010               			LDS   R18                , SRACSR                 ;load ACSR              (  2 clocks) 
 1011               			ORI   R18                , 0x80                   ;set ACD                (  1 clock ) 
 1012               			STS   SRACSR             , R18                    ;set val                (  2 clocks) 
 1013               		#endif                                                                                     
 1014               	.endm                                                                                          
 1015               	;;=============================kernel disable analog domain end=============================;; 
 1016               	
 1017               	
 1018               	
 1019               	
 1020               	
 1021               	;;===============================kernel sleep config starting===============================;; 
 1022               	;used registers          : R18                                                                 
 1023               	;arg registers           : None                                                                
 1024               	;return registers        : None                                                                
 1025               	;unsafe access registers : R18                                                                 
 1026               	.macro KER_SLEEP_INIT                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1027               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1028               	        #ifdef KER_SLEEP_MODE_IDLE                                                             
 1029               			LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
 1030               			#endif                                                                                 
 1031               	                                                                                               
 1032               			#ifdef KER_SLEEP_MODE_ADC_NR                                                           
 1033               			LDI   R18                , 0x02                   ;set SM[2:0] val        (  1 clock ) 
 1034               			#endif
 1035               	                                                                                               
 1036               			#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
 1037               			LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
 1038               	        #endif                                                                                 
 1039               			                                                                                       
 1040               			#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
 1041               			LDI   R18                , 0x06                   ;set SM[2:0] val        (  1 clock ) 
 1042               			#endif                                                                                 
 1043               		                                                                                           
 1044               			STS   SRSMCR             , R18                    ;set sleep control val  (  2 clocks) 
 1045               			STS   KerBase+OFB_SLCFG  , R18                    ;save sleep control val (  2 clocks) 
 1046               		#endif                                                                                     
 1047               	.endm                                                                                          
 1048               	;;================================kernel sleep config end===================================;; 
 1049               	
 1050               	
 1051               	
 1052               	
 1053               	
 1054               	;;==============================kernel enter sleep mode starting============================;; 
 1055               	;used registers          : None                                                                
 1056               	;arg registers           : None                                                                
 1057               	;return registers        : None                                                                
 1058               	;unsafe access registers : None                                                                
 1059               	.macro KER_ENTER_SLEEP                                    ;total 0.75uS @8MHz     (  6 clocks) 
 1060               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1061               			LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1062               			ORI   R18                , 0x01                   ;set SE bit             (  1 clock ) 
 1063               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1064               			SLEEP                                             ;sleep cpu              (  1 clock ) 
 1065               		#endif                                                                                     
 1066               	.endm                                                                                          
 1067               	;;================================kernel enter sleep mode end===============================;; 
 1068               	
 1069               	
 1070               	
 1071               	
 1072               	
 1073               	;;===============================kernel exit sleep mode starting============================;; 
 1074               	;used registers          : None                                                                
 1075               	;arg registers           : None                                                                
 1076               	;return registers        : None                                                                
 1077               	;unsafe access registers : None                                                                
 1078               	.macro KER_EXIT_SLEEP                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1079               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1080               	        LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1081               			ANDI  R18                , 0xFE                   ;clear SE bit           (  1 clock ) 
 1082               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1083               		#endif                                                                                     
 1084               	.endm                                                                                          
 1085               	;;=================================kernel exit sleep mode end===============================;; 
 1086               	
 1087               	
 1088               	
 1089               	
 1090               	
 1091               	;;=================================ISR execution starting===================================;; 
 1092               	#ifdef  KER_WDT_AS_TICK_SRC                                                                    
 1093               	.global  __vector_6                                                                            
 1094               	    __vector_6:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1095               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1096               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1097               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1098               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1099               			KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
 1100               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1101               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1102               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1103               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1104               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1105               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1106               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1107               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 1108               			ORI   R18                , 0x40                   ;set WDIE               (  1 clock ) 
 1109               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 1110               			RETI                                              ;return from interrupt  (  4 clocks) 
 1111               	#endif                                                                                         
 1112               	
 1113               	#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
 1114               	.global  __vector_7                                                                            
 1115               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
1116:kernel.S      **** 	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
1117:kernel.S      **** 		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
1118:kernel.S      ****         KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
1119:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
1120:kernel.S      **** 		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
1121:kernel.S      **** 		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
1122:kernel.S      **** 		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
1123:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1124:kernel.S      **** 		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
1125:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1126:kernel.S      **** 		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
1127:kernel.S      **** 	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
1128:kernel.S      **** 		RETI                                              ;return from interrupt  (  4 clocks) 
 1129               	.global  __vector_9                                                                            
 1130               	    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
1131:kernel.S      **** 	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
1132:kernel.S      **** 		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
1133:kernel.S      ****         KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
1134:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
1135:kernel.S      **** 		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
1136:kernel.S      **** 		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
1137:kernel.S      **** 		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
1138:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1139:kernel.S      **** 		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
1140:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1141:kernel.S      **** 		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
1142:kernel.S      **** 	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
1143:kernel.S      **** 		RETI                                              ;return from interrupt  (  4 clocks) 
 1144               	#endif                                                                                         
 1145               	
 1146               	#ifdef  KER_TIMER0_AS_TICK_SRC                                                                 
 1147               	.global  __vector_16                                                                           
 1148               	    __vector_16:                                          ;total 40.00uS @8MHz    (339 clocks) 
 1149               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1150               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1151               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1152               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1153               			KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
 1154               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1155               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1156               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1157               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1158               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1159               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1160               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1161               			RETI                                              ;return from interrupt  (  4 clocks) 
 1162               	#endif                                                                                         
 1163               	;;====================================ISR execution end=====================================;; 
 1164               	
 1165               	
 1166               	
 1167               	
 1168               	
 1169               	;;================================SysTick reg init starting=================================;; 
 1170               	;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1171               	;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
 1172               	;return registers        : None                                                                
 1173               	;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1174               	Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
1175:kernel.S      ****         CLI                                               ;disable global int     (  1 clock ) 
1176:kernel.S      **** 		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
1177:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1178               			;clear reg                                                                             
1179:kernel.S      **** 		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
 1180               			;clear tick counter                                                                    
1181:kernel.S      **** 		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
1182:kernel.S      **** 		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
1183:kernel.S      **** 		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
1184:kernel.S      **** 		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
1185:kernel.S      **** 		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
 1186               			;clear system registers                                                                
1187:kernel.S      **** 		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
1188:kernel.S      **** 		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
1189:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
1190:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
1191:kernel.S      **** 		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
1192:kernel.S      ****         STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
1193:kernel.S      **** 		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
1194:kernel.S      **** 		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
1195:kernel.S      **** 		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
 1196               			;clear all timer registers                                                             
 1197               			#ifdef KER_TIMER0_AS_TICK_SRC                                                          
1198:kernel.S      **** 		STS   SRTCCR0A           , R18                    ;clear TCCR0A           (  2 clocks) 
1199:kernel.S      **** 		STS   SRTCCR0B           , R18                    ;clear TCCR0B           (  2 clocks) 
1200:kernel.S      **** 		STS   SRTIMSK0           , R18                    ;clear TIMSK0           (  2 clocks) 
1201:kernel.S      **** 		STS   SRTIFR0            , R18                    ;clear TIFR0            (  2 clocks) 
1202:kernel.S      **** 		STS   SROCR0A            , R18                    ;clear OCR0A            (  2 clocks) 
1203:kernel.S      **** 		STS   SROCR0B            , R18                    ;clear OCR0B            (  2 clocks) 
1204:kernel.S      **** 		STS   SRTCNT0            , R18                    ;clear TCNT0            (  2 clocks) 
1205:kernel.S      **** 		#endif                                                                                 
1206:kernel.S      ****         #ifdef KER_WDT_AS_TICK_SRC                                                             
1207:kernel.S      **** 		WDR                                               ;reset wdt              (  1 clock ) 
1208:kernel.S      **** 		LDS   R18                , SRMCUSR                ;copy MCUSR             (  1 clock ) 
1209:kernel.S      **** 		ANDI  R18                , 0xFF & (0<<WDRF)       ;clear WDRF             (  1 clock ) 
1210:kernel.S      **** 		STS   SRMCUSR            , R18                    ;set val                (  1 clock ) 
1211:kernel.S      **** 		LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
1212:kernel.S      **** 		ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
1213:kernel.S      **** 		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
1214:kernel.S      **** 		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
1215:kernel.S      **** 		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
1216:kernel.S      **** 		#endif                                                                                 
1217:kernel.S      **** 		#ifdef KER_TOSC_AS_TICK_SRC                                                            
1218:kernel.S      ****         LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
1219:kernel.S      **** 		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
1220:kernel.S      **** 		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
1221:kernel.S      **** 		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
1222:kernel.S      **** 		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
1223:kernel.S      **** 		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 1224               			#endif                                                                                 
 1225               			;save values for future use                                                            
1226:kernel.S      **** 		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
1227:kernel.S      **** 		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
1228:kernel.S      ****         KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1229:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1230               	;;===================================SysTick reg init end===================================;; 
 1231               	
 1232               	
 1233               	
 1234               	
 1235               	
 1236               	;;===============================kernel task create starting================================;; 
 1237               	;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1238               	;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
 1239               	;return registers        : None                                                                
 1240               	;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1241               	Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
1242:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1243               			;set priority to KerSchPr+task_id                                                      
1244:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1245:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1246:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1247:kernel.S      **** 		ST    Z                  , R22                    ;save priority          (  2 clocks) 
 1248               			;set task status to KerSchSts+task_id                                                  
1249:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1250:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1251:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1252:kernel.S      **** 		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
1253:kernel.S      **** 		ST    Z                  , R18                    ;save status            (  2 clocks) 
 1254               			;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
1255:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1256:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1257:kernel.S      **** 		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
1258:kernel.S      **** 		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
1259:kernel.S      **** 		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
1260:kernel.S      **** 		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
1261:kernel.S      **** 		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
1262:kernel.S      **** 		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
1263:kernel.S      **** 		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
1264:kernel.S      **** 		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
1265:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1266:kernel.S      **** 		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
1267:kernel.S      **** 		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
1268:kernel.S      ****         OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
 1269               			;function argument directly returns word address                                       
1270:kernel.S      **** 	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
1271:kernel.S      **** 		PUSH  R25                                         ;push word addr high    (  2 clocks) 
 1272               			;push context to stack of this task                                                    
1273:kernel.S      **** 		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1274               			;read stack pointer of current task (necessary when restore)                           
1275:kernel.S      **** 		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
1276:kernel.S      ****         IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
 1277               			;calculate the address where current task's SP will be stored and store SP             
1278:kernel.S      **** 		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1279:kernel.S      **** 		LSL   R20                                         ;left shift to multiply (  1 clock ) 
1280:kernel.S      **** 		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
1281:kernel.S      **** 		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
1282:kernel.S      **** 		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
1283:kernel.S      **** 		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
1284:kernel.S      **** 		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
1285:kernel.S      **** 		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
1286:kernel.S      **** 		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
 1287               			;increment task_id                                                                     
1288:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1289:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1290:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
 1291               			;increment ntask                                                                       
1292:kernel.S      **** 		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
1293:kernel.S      **** 		INC   R18                                         ;increment ntask        (  1 clock ) 
1294:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
1295:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1296:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1297               	;;==================================kernel task create end==================================;; 
 1298               	
 1299               	
 1300               	
 1301               	
 1302               	
 1303               	;;=================================kernel start tasks starting==============================;; 
 1304               	;used registers          : R0~R31                                                              
 1305               	;arg registers           : None                                                                
 1306               	;return registers        : None                                                                
 1307               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1308               	Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
1309:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1310:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1311:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1312:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
 1313               			;config timer for system tick                                                          
1314:kernel.S      **** 		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
 1315               			;execute return to jump to highest priority task                                       
1316:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1317               	;;==================================kernel start tasks end==================================;; 
 1318               	
 1319               	
 1320               	
 1321               	
 1322               	
 1323               	;;===================================kernel init starting===================================;; 
 1324               	;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1325               	;arg registers           : None                                                                
 1326               	;return registers        : None                                                                
 1327               	;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1328               	Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
1329:kernel.S      **** 		CLR   R1                                          ;gcc expects            (  1 clock ) 
 1330               	        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
1331:kernel.S      **** 		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
1332:kernel.S      **** 		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
1333:kernel.S      ****         STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
1334:kernel.S      **** 		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
1335:kernel.S      **** 		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1336               			;init timer for kernel                                                                 
1337:kernel.S      **** 		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
1338:kernel.S      **** 		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
1339:kernel.S      **** 		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
 1340               			;create idle task at task_id 0, priority 0xFF (lowest)                                 
1341:kernel.S      **** 		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
1342:kernel.S      **** 		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
1343:kernel.S      **** 		LSR   R25                                         ;right shift to divide  (  1 clock ) 
1344:kernel.S      **** 		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
1345:kernel.S      **** 		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
1346:kernel.S      **** 		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
1347:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 1348               			;execute return to jump to task0, pushed while task init                               
1349:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1350               	;;======================================kernel init end=====================================;; 
 1351               	
 1352               	
 1353               	
 1354               	
 1355               	
 1356               	;;=================================kernel idle task starting================================;; 
 1357               	;used registers          : None                                                                
 1358               	;arg registers           : None                                                                
 1359               	;return registers        : None                                                                
 1360               	;unsafe access registers : None                                                                
 1361               	Kernel_Task_Idle:                                                                              
1362:kernel.S      **** 	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
 1363               	    _IDLE_LOOP:                                           ;forever loop                        
1364:kernel.S      **** 	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
 1365               			#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
 1366               			CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
 1367               			#endif                                                                                 
1368:kernel.S      **** 	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
1369:kernel.S      **** 		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
 1370               	;;==================================kernel idle task end====================================;; 
 1371               	
 1372               	
 1373               	
 1374               	
 1375               	
 1376               	;;================================kernel task sleep starting================================;; 
 1377               	;used registers          : R0~R31                                                              
 1378               	;arg registers           : R25:R24(SleepTime)                                                  
 1379               	;return registers        : None                                                                
 1380               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1381               	Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
 1382               	        ;save current context                                                                  
1383:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1384:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1385               			;create next task wakeup time (args R25:R24)                                           
1386:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1387:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1388:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1389:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1390:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1391               			;update task scheduler status as blocked                                               
1392:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1393:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1394:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1395:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
1396:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1397               			;run scheduler, load next task sp, restore context                                     
1398:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1399:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1400:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1401:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1402:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1403               	;;=================================kernel task sleep end====================================;; 
 1404               	
 1405               	
 1406               	
 1407               	
 1408               	
 1409               	;;========================kernel task constant latency starting=============================;; 
 1410               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1411               	;arg registers           : R25:R24(SleepTime)                                                  
 1412               	;return registers        : None                                                                
 1413               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1414               	Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
 1415               			;create next task wakeup time (args R25:R24)                                           
1416:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1417:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1418:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1419:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1420:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1421:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1422               			;update task scheduler status as constant latency                                      
1423:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1424:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1425:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1426:kernel.S      ****         LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
1427:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
1428:kernel.S      **** 		SEI                                               ;enable interrupt       (  1 clock ) 
1429:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1430               	;;=============================kernel task constant latency end=============================;; 
 1431               	
 1432               	
 1433               	
 1434               	
 1435               	
 1436               	;;=======================kernel task constant latency sleep starting========================;; 
 1437               	;used registers          : R0~R31                                                              
 1438               	;arg registers           : R25:R24(SleepTime)                                                  
 1439               	;return registers        : None                                                                
 1440               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1441               	Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
 1442               			;save current context                                                                  
1443:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1444:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1445               			;update task scheduler status as blocked                                               
1446:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1447:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1448:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1449:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
1450:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1451               			;run scheduler, load next task sp, restore context                                     
1452:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1453:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1454:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1455:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1456:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1457               	;;=============================kernel task constant latency end=============================;; 
 1458               	
 1459               	
 1460               	
 1461               	
 1462               	
 1463               	;;=========================kernel call func before sleep starting===========================;; 
 1464               	;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
 1465               	;arg registers           : R25:R24(FunctionPtr)                                                
 1466               	;return registers        : None                                                                
 1467               	;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
 1468               	Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
1469:kernel.S      ****         MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
1470:kernel.S      **** 		ICALL                                             ;indirect call          (  3 clocks) 
1471:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1472               	;;============================kernel call func before sleep end=============================;; 
 1473               	
 1474               	
 1475               	
 1476               	
 1477               	
 1478               	;;========================kernel main clock prescaler set starting==========================;; 
 1479               	;used registers          : R18, R24                                                            
 1480               	;arg registers           : R24(prescaler reg val)                                              
 1481               	;return registers        : None                                                                
 1482               	;unsafe access registers : R18, R24                                                            
 1483               	Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
1484:kernel.S      ****         LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
1485:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock )
1486:kernel.S      **** 		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
1487:kernel.S      **** 		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
1488:kernel.S      **** 		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
1489:kernel.S      ****         STS   SRSREG             , R18                    ;store val              (  2 clocks) 
1490:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1491               	;;==========================kernel main clock prescaler set end=============================;; 
 1492               	
 1493               	
 1494               	
 1495               	
 1496               	
 1497               	;;===========================kernel task sleep time get starting============================;; 
 1498               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1499               	;arg registers           : R24(TaskID)                                                         
 1500               	;return registers        : R25:R24(SleepTime)                                                  
 1501               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1502               	Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
1503:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1504:kernel.S      **** 		LSL   R18                                         ;x2                     (  1 clock ) 
1505:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1506:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1507:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1508:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1509:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1510:kernel.S      **** 		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
1511:kernel.S      **** 		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
1512:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1513               	;;==============================kernel task sleep time get end==============================;; 
 1514               	
 1515               	
 1516               	
 1517               	
 1518               	
 1519               	;;==============================kernel task status get starting=============================;; 
 1520               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1521               	;arg registers           : R24(TaskID)                                                         
 1522               	;return registers        : R24(TaskSts)                                                        
 1523               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1524               	Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
1525:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1526:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1527:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1528:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1529:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1530:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1531:kernel.S      **** 		LD    R24                , Z                      ;load task status       (  2 clocks) 
1532:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1533               	;;================================kernel task status get end================================;; 
 1534               	
 1535               	
 1536               	
 1537               	
 1538               	
 1539               	;;================================kernel ntask get starting=================================;; 
 1540               	;used registers          : R24                                                                 
 1541               	;arg registers           : None                                                                
 1542               	;return registers        : R24(NTask)                                                          
 1543               	;unsafe access registers : R24                                                                 
 1544               	Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
1545:kernel.S      **** 		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
1546:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1547               	;;===================================kernel ntask get end===================================;; 
 1548               	
 1549               	
 1550               	
 1551               	
 1552               	
 1553               	;;=============================kernel task priority get starting============================;; 
 1554               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1555               	;arg registers           : R24(TaskID)                                                         
 1556               	;return registers        : R24(TaskPriority)                                                   
 1557               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1558               	Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
 1559               			;get priority of the task id, arg (task_id->R24), return R24                           
1560:kernel.S      **** 		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
1561:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1562:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1563:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1564:kernel.S      **** 		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
1565:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1566:kernel.S      **** 		LD    R24                , Z                      ;load priority          (  2 clocks) 
1567:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1568               	;;================================kernel task priority get end==============================;; 
 1569               	
 1570               	
 1571               	
 1572               	
 1573               	
 1574               	;;============================kernel lowest priority get starting===========================;; 
 1575               	;used registers          : R24                                                                 
 1576               	;arg registers           : None                                                                
 1577               	;return registers        : R24(LowestPriorityVal)                                              
 1578               	;unsafe access registers : R24                                                                 
 1579               	Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
1580:kernel.S      **** 		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
1581:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1582               	;;===============================kernel lowest priority get end=============================;; 
 1583               	
 1584               	
 1585               	
 1586               	
 1587               	
 1588               	;;===========================kernel high priority task id starting==========================;; 
 1589               	;used registers          : R24                                                                 
 1590               	;arg registers           : None                                                                
 1591               	;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
 1592               	;unsafe access registers : R24                                                                 
 1593               	Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
1594:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1595:kernel.S      **** 		DEC   R24                                         ;decrement by 1         (  1 clock ) 
1596:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1597               	;;==============================kernel high priority task id end============================;; 
 1598               	
 1599               	
 1600               	
 1601               	
 1602               	
 1603               	;;=========================kernel abs high priority task id starting========================;; 
 1604               	;used registers          : R24                                                                 
 1605               	;arg registers           : None                                                                
 1606               	;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
 1607               	;unsafe access registers : R24                                                                 
 1608               	Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
1609:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1610:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1611               	;;============================kernel abs high priority task id end==========================;; 
 1612               	
 1613               	
 1614               	
 1615               	
 1616               	
 1617               	;;================================kernel cpu usage get starting=============================;; 
 1618               	;used registers          : R24                                                                 
 1619               	;arg registers           : None                                                                
 1620               	;return registers        : R24(CurrentCpuUsage)->In percentage                                 
 1621               	;unsafe access registers : R24                                                                 
 1622               	Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
 1623               			;get cpu usage, return R24                                                             
1624:kernel.S      **** 		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
1625:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1626               	;;==================================kernel cpu usage get end================================;; 
DEFINED SYMBOLS
            kernel.S:20     *ABS*:000003e8 KER_TR
            kernel.S:21     *ABS*:00000003 KER_PRS
            kernel.S:22     *ABS*:00000082 KER_RLD
            kernel.S:23     *ABS*:00000080 KER_STK_SZ
            kernel.S:24     *ABS*:0000000a KER_MX_NTSK
            kernel.S:32     *ABS*:00000000 OFB_TICK0
            kernel.S:33     *ABS*:00000001 OFB_TICK1
            kernel.S:34     *ABS*:00000002 OFB_TICK2
            kernel.S:35     *ABS*:00000003 OFB_TICK3
            kernel.S:36     *ABS*:00000004 OFB_TICK4
            kernel.S:37     *ABS*:00000005 OFB_PRS
            kernel.S:38     *ABS*:00000006 OFB_RLD
            kernel.S:39     *ABS*:00000007 OFB_TID
            kernel.S:40     *ABS*:00000008 OFB_NTSK
            kernel.S:41     *ABS*:00000009 OFB_LPR
            kernel.S:42     *ABS*:0000000a OFB_PTID
            kernel.S:43     *ABS*:0000000b OFB_UTC
            kernel.S:44     *ABS*:0000000c OFB_UATC
            kernel.S:45     *ABS*:0000000d OFB_USAGE
            kernel.S:46     *ABS*:0000000e OFB_SLCFG
            kernel.S:47     *ABS*:00000000 OFM_MSPI
            kernel.S:48     *ABS*:00000002 OFM_MSPS
            kernel.S:56     *ABS*:00000000 TASK_BLOCKED
            kernel.S:57     *ABS*:00000001 TASK_READY
            kernel.S:58     *ABS*:00000002 TASK_EXECUTING
            kernel.S:59     *ABS*:00000003 TASK_SUSPENDED
            kernel.S:60     *ABS*:00000004 TASK_CONS_LAT
            kernel.S:61     *ABS*:00000000 SCH_MODE_HANDLER
            kernel.S:62     *ABS*:00000001 SCH_MODE_THREAD
            kernel.S:71     *ABS*:000000b6 SRASSR
            kernel.S:72     *ABS*:000000b4 SROCR2B
            kernel.S:73     *ABS*:000000b3 SROCR2A
            kernel.S:74     *ABS*:000000b2 SRTCNT2
            kernel.S:75     *ABS*:000000b1 SRTCCR2B
            kernel.S:76     *ABS*:000000b0 SRTCCR2A
            kernel.S:77     *ABS*:0000007c SRADMUX
            kernel.S:78     *ABS*:0000007b SRADCSRB
            kernel.S:79     *ABS*:0000007a SRADCSRA
            kernel.S:80     *ABS*:00000070 SRTIMSK2
            kernel.S:81     *ABS*:0000006f SRTIMSK1
            kernel.S:82     *ABS*:0000006e SRTIMSK0
            kernel.S:83     *ABS*:00000061 SRCLKPR
            kernel.S:84     *ABS*:00000060 SRWDTCSR
            kernel.S:85     *ABS*:0000005f SRSREG
            kernel.S:86     *ABS*:0000005e SRSPH
            kernel.S:87     *ABS*:0000005d SRSPL
            kernel.S:88     *ABS*:00000055 SRMCUCR
            kernel.S:89     *ABS*:00000054 SRMCUSR
            kernel.S:90     *ABS*:00000053 SRSMCR
            kernel.S:91     *ABS*:00000050 SRACSR
            kernel.S:92     *ABS*:00000048 SROCR0B
            kernel.S:93     *ABS*:00000047 SROCR0A
            kernel.S:94     *ABS*:00000046 SRTCNT0
            kernel.S:95     *ABS*:00000045 SRTCCR0B
            kernel.S:96     *ABS*:00000044 SRTCCR0A
            kernel.S:97     *ABS*:00000037 SRTIFR2
            kernel.S:98     *ABS*:00000036 SRTIFR1
            kernel.S:99     *ABS*:00000035 SRTIFR0
            kernel.S:101    *ABS*:0000003f IOSREG
            kernel.S:102    *ABS*:0000003e IOSPH
            kernel.S:103    *ABS*:0000003d IOSPL
            kernel.S:104    *ABS*:00000035 IOMCUCR
            kernel.S:105    *ABS*:00000034 IOMCUSR
            kernel.S:106    *ABS*:00000033 IOSMCR
            kernel.S:107    *ABS*:00000028 IOOCR0B
            kernel.S:108    *ABS*:00000027 IOOCR0A
            kernel.S:109    *ABS*:00000026 IOTCNT0
            kernel.S:110    *ABS*:00000025 IOTCCR0B
            kernel.S:111    *ABS*:00000024 IOTCCR0A
            kernel.S:112    *ABS*:00000017 IOTIFR2
            kernel.S:113    *ABS*:00000016 IOTIFR1
            kernel.S:114    *ABS*:00000015 IOTIFR0
            kernel.S:144    .bss:00000000 KerBase
            kernel.S:147    .bss:00000010 KerPSP
            kernel.S:150    .bss:00000024 KerSSZ
            kernel.S:153    .bss:00000032 KerSchSts
            kernel.S:156    .bss:0000003c KerSchPr
            kernel.S:159    .bss:00000046 KerSchSlp
            kernel.S:162    .bss:0000005a KerStack
            kernel.S:1174   .text:000003c4 Kernel_SysTick_Reg_Init
            kernel.S:1328   .text:000006d8 Kernel_Init
            kernel.S:1241   .text:00000454 Kernel_Task_Create
            kernel.S:1308   .text:00000544 Kernel_Start_Tasks
            kernel.S:1361   .text:00000736 Kernel_Task_Idle
            kernel.S:1381   .text:00000764 Kernel_Task_Sleep
            kernel.S:1414   .text:000008fa Kernel_Task_Constant_Latency
            kernel.S:1441   .text:00000926 Kernel_Task_Constant_Latency_Sleep
            kernel.S:1468   .text:00000aa8 Kernel_PreSleep_Hook
            kernel.S:1483   .text:00000aae Kernel_Clock_Prescale
            kernel.S:1502   .text:00000ac4 Kernel_Task_Sleep_Time_Get
            kernel.S:1524   .text:00000ad8 Kernel_Task_Status_Get
            kernel.S:1544   .text:00000ae8 Kernel_NTask_Get
            kernel.S:1558   .text:00000aee Kernel_Task_Prio_Get
            kernel.S:1579   .text:00000afe Kernel_Lowest_Prio_Get
            kernel.S:1593   .text:00000b04 Kernel_High_Prio_Task_ID_Get
            kernel.S:1608   .text:00000b0c Kernel_Abs_High_Prio_Task_ID_Get
            kernel.S:1622   .text:00000b12 Kernel_CPU_Usage_Get
            kernel.S:1115   .text:00000000 __vector_7
            kernel.S:1123   .text:000000b4 _KER_SCH_LOOP9
            kernel.S:1123   .text:000000ea _VAL_NULL10
            kernel.S:1123   .text:000000fe _VAL_NOT_NULL10
            kernel.S:1123   .text:0000010e _EXIT_SLP_TIME10
            kernel.S:1123   .text:00000118 _KER_CALC_PRIO9
            kernel.S:1123   .text:0000013c _KER_SCH_NEXT9
            kernel.S:1123   .text:0000014c _KER_SCH_EXIT9
            kernel.S:1124   .text:00000166 _KER_USG_TICK15
            kernel.S:1124   .text:00000180 _KER_USG_UTC_SV15
            kernel.S:1130   .text:000001e2 __vector_9
            kernel.S:1138   .text:00000296 _KER_SCH_LOOP31
            kernel.S:1138   .text:000002cc _VAL_NULL32
            kernel.S:1138   .text:000002e0 _VAL_NOT_NULL32
            kernel.S:1138   .text:000002f0 _EXIT_SLP_TIME32
            kernel.S:1138   .text:000002fa _KER_CALC_PRIO31
            kernel.S:1138   .text:0000031e _KER_SCH_NEXT31
            kernel.S:1138   .text:0000032e _KER_SCH_EXIT31
            kernel.S:1139   .text:00000348 _KER_USG_TICK37
            kernel.S:1139   .text:00000362 _KER_USG_UTC_SV37
            kernel.S:1310   .text:00000554 _KER_SCH_LOOP54
            kernel.S:1310   .text:0000058a _VAL_NULL55
            kernel.S:1310   .text:0000059e _VAL_NOT_NULL55
            kernel.S:1310   .text:000005ae _EXIT_SLP_TIME55
            kernel.S:1310   .text:000005b8 _KER_CALC_PRIO54
            kernel.S:1310   .text:000005dc _KER_SCH_NEXT54
            kernel.S:1310   .text:000005ec _KER_SCH_EXIT54
            kernel.S:311    .text:0000067c _KER_TC2_AUB65
            kernel.S:311    .text:00000684 _KER_TC2_BUB65
            kernel.S:311    .text:0000068c _KER_OC2_AUB65
            kernel.S:311    .text:00000694 _KER_OC2_BUB65
            kernel.S:311    .text:0000069c _KER_TC2_UB65
            kernel.S:311    .text:000006a4 _KER_TC2_TOV265
            kernel.S:311    .text:000006b2 _KER_TC2_OCF2A65
            kernel.S:311    .text:000006c0 _KER_TC2_OCF2B65
            kernel.S:311    .text:000006ce _KER_TC2_INTEN65
            kernel.S:1363   .text:00000740 _IDLE_LOOP
            kernel.S:1399   .text:000007fa _KER_SCH_LOOP78
            kernel.S:1399   .text:00000830 _VAL_NULL79
            kernel.S:1399   .text:00000844 _VAL_NOT_NULL79
            kernel.S:1399   .text:00000854 _EXIT_SLP_TIME79
            kernel.S:1399   .text:0000085e _KER_CALC_PRIO78
            kernel.S:1399   .text:00000882 _KER_SCH_NEXT78
            kernel.S:1399   .text:00000892 _KER_SCH_EXIT78
            kernel.S:1453   .text:000009a8 _KER_SCH_LOOP97
            kernel.S:1453   .text:000009de _VAL_NULL98
            kernel.S:1453   .text:000009f2 _VAL_NOT_NULL98
            kernel.S:1453   .text:00000a02 _EXIT_SLP_TIME98
            kernel.S:1453   .text:00000a0c _KER_CALC_PRIO97
            kernel.S:1453   .text:00000a30 _KER_SCH_NEXT97
            kernel.S:1453   .text:00000a40 _KER_SCH_EXIT97

UNDEFINED SYMBOLS
Kernel_SysTick_Val_Get
Kernel_SysTick_Val_Safely_Get
Kernel_Interrupt_Sts_Get
