//===- code-object-utils.h - AMDGPU code-object metadata ----------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions. See
// amd/comgr/LICENSE.TXT in this repository for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// Public API for extracting the AMDGPU-specific metadata the hotswap raiser
// pipeline needs from an ELF code object: the .text bytes the instructions
// live in, the per-kernel MsgPack-derived ABI surface, and the kernel
// descriptor register fields read directly from .rodata. Each entry point
// returns `llvm::Expected<...>` (or `llvm::Error`) on failure -- forwarded
// LLVM errors keep their original ErrorInfo type, hotswap-detected
// mismatches use `HotswapError` from `hotswap-error.h`.
//
//===----------------------------------------------------------------------===//

#ifndef HOTSWAP_TRANSPILER_CODE_OBJECT_UTILS_H
#define HOTSWAP_TRANSPILER_CODE_OBJECT_UTILS_H

#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/Support/Error.h"
#include "llvm/Support/MathExtras.h"
#include "llvm/Support/MemoryBufferRef.h"

#include <cstdint>
#include <optional>
#include <string>

namespace COMGR::hotswap {

/// Non-owning view of the AMDGPU `.text` section bytes in `ElfData`, as
/// returned by `extractTextSection`. `ElfData` must outlive this struct.
struct TextSection {
  llvm::ArrayRef<uint8_t> Bytes;
};

/// One entry of the kernel argument table extracted from the AMDGPU MsgPack
/// notes. Mirrors the AMDHSA `.args` schema; absent fields stay at the
/// constructor defaults below.
struct KernelArgMeta {
  std::string Name;
  /// Byte offset of this argument within the kernel's kernarg segment, from
  /// AMDHSA `.offset`. Explicit and `hidden_*` args share one flat layout:
  /// `KernelMeta::implicitArgsBase()` is the 8-byte-aligned end of the
  /// explicit region; hidden slots start at that offset. Used to map
  /// kernarg-segment SMEM loads (offset from the kernarg SGPR pair) to a
  /// specific metadata entry.
  uint32_t Offset = 0;
  /// Size in bytes of this argument's slot, from AMDHSA `.size`. Together
  /// with `Offset`, defines the half-open range `[Offset, Offset+Size)` for
  /// byte-level containment checks (e.g. which hidden field a load reads,
  /// and the in-arg byte index for multi-byte hidden values).
  uint32_t Size = 0;
  /// AMDHSA `.value_kind` enum spelling (e.g. `by_value`, `global_buffer`,
  /// `hidden_global_offset_x`). Kept as a string because the AMDHSA spec
  /// adds new kinds without bumping the metadata version, so a hand-rolled
  /// enum here would silently lose round-trip fidelity for unrecognised
  /// kinds.
  std::string ValueKind;
  /// LLVM AMDGPU address space id for pointer-typed arguments. Defaults to
  /// 0 -- the LLVM-default flat address space -- which matches non-pointer
  /// arguments where AMDHSA omits the field entirely.
  unsigned AddressSpace = 0;
};

/// Kernel descriptor (KD) register fields read directly from the 64-byte
/// amd_kernel_code_t block at the `<kernelName>.kd` symbol (always in the
/// .rodata section for amdhsa code objects). Together these are the entire
/// surface needed to derive the source-ISA SGPR ABI.
struct KernelDescriptorFields {
  /// privateSegmentFixedSize (KD bytes 4-7): source private/scratch bytes
  /// per work-item. A non-zero value paired with
  /// `compute_pgm_rsrc2.ENABLE_PRIVATE_SEGMENT` is the launch-time ABI
  /// request that makes ROCR/SPI allocate scratch backing.
  uint32_t PrivateSegmentFixedSize = 0;

  /// computePgmRsrc1 (KD bytes 48-51): not strictly required for the
  /// user-SGPR layout, but useful for diagnostics and for future
  /// wave-size-aware decisions. Captured for completeness.
  uint32_t ComputePgmRsrc1 = 0;

  /// computePgmRsrc2 (KD bytes 52-55): contains
  /// ENABLE_SGPR_WORKGROUP_ID_{X,Y,Z} / WORKGROUP_INFO bits and the
  /// USER_SGPR_COUNT field (read for verification only -- we recompute it
  /// from KernelCodeProperties + KernargPreload.length and assert equality).
  uint32_t ComputePgmRsrc2 = 0;

  /// kernelCodeProperties (KD bytes 56-57): bit field selecting which
  /// `enable_sgpr_*` user SGPRs the loader / packet processor will
  /// pre-populate before kernel entry. See LLVM's AMDHSAKernelDescriptor.h
  /// KERNEL_CODE_PROPERTY_ENABLE_SGPR_* enum for the bit positions.
  uint16_t KernelCodeProperties = 0;

  /// kernargPreload (KD bytes 58-59): packed {LENGTH[6:0], OFFSET[15:7]}
  /// per LLVM's KERNARG_PRELOAD_SPEC enum. LENGTH=N and OFFSET=K mean: the
  /// hardware copies N dwords of kernarg memory starting at byte (K*4) into
  /// user SGPRs immediately above the `enable_sgpr_*`-selected ones, before
  /// kernel entry. This is the gfx1250-specific kernarg preload mechanism
  /// that the user-SGPR layout consumer needs to know about.
  uint16_t KernargPreload = 0;
};

/// Per-kernel metadata extracted from the AMDGPU code object's MsgPack notes
/// + kernel descriptor (`<name>.kd`).
struct KernelMeta {
  std::string Name;
  uint32_t KernargSegmentSize = 0;
  uint32_t GroupSegmentFixedSize = 0;
  uint32_t MaxFlatWorkgroupSize = 256;
  llvm::SmallVector<KernelArgMeta> Args;

  /// Kernel-descriptor register fields read from `.rodata`. Engaged iff
  /// `extractKernelMeta` parsed the `<name>.kd` block successfully -- it
  /// propagates a KD parse failure as an error rather than returning a
  /// partial KernelMeta, so a successfully-extracted KernelMeta always
  /// carries the descriptor. Stays `std::nullopt` for a default-constructed
  /// KernelMeta (the raiser's empty-input scaffolding mode); raiseToIR gates
  /// its non-empty-input lift on this optional being engaged.
  std::optional<KernelDescriptorFields> KernelDescriptor;

  /// Byte offset (8-byte aligned) of the first hidden argument in the
  /// kernarg segment. Hidden arguments (`hidden_*` value kinds) are
  /// appended after every explicit argument.
  uint64_t implicitArgsBase() const {
    uint64_t MaxEnd = 0;
    for (const KernelArgMeta &Arg : Args) {
      if (llvm::StringRef(Arg.ValueKind).starts_with("hidden_")) {
        continue;
      }
      uint64_t End = static_cast<uint64_t>(Arg.Offset) + Arg.Size;
      if (End > MaxEnd) {
        MaxEnd = End;
      }
    }
    return llvm::alignTo(MaxEnd, 8);
  }
};

/// Extract a non-owning view of the `.text` section bytes from `ElfData`.
/// The returned `TextSection` is only valid while `ElfData` remains alive.
/// Returns a `HotswapError` when the ELF parses but has no `.text` section;
/// forwards `llvm::object` parse errors unchanged.
llvm::Expected<TextSection> extractTextSection(llvm::MemoryBufferRef ElfData);

/// List the kernel names declared in the AMDGPU MsgPack notes embedded in
/// `ElfData`. Returns a `HotswapError` when no AMDGPU metadata note is
/// present.
llvm::Expected<llvm::SmallVector<std::string>>
listKernelNames(llvm::MemoryBufferRef ElfData);

/// Extract the per-kernel metadata for `KernelName` from the MsgPack notes
/// in `ElfData`, including the kernel-descriptor register fields read out
/// of `.rodata`. A KD parse failure is fatal: the error is propagated
/// rather than swallowed, so a returned KernelMeta always has its
/// `KernelDescriptor` optional engaged.
llvm::Expected<KernelMeta> extractKernelMeta(llvm::MemoryBufferRef ElfData,
                                             llvm::StringRef KernelName);

/// Resolve the byte offset of the kernel symbol `KernelName` within the
/// `.text` section of `ElfData`.
llvm::Expected<uint64_t> findKernelSymbolOffset(llvm::MemoryBufferRef ElfData,
                                                llvm::StringRef KernelName);

} // namespace COMGR::hotswap

#endif
