# Compile of not1.v was successful.
# Compile of clkrst.v was successful.
# Compile of mux2_1.v failed with 1 errors.
# Compile of mux4_1.v was successful.
# Compile of mux4_1_4b.v was successful.
# Compile of mux4_1_4b_bench.v was successful.
# Compile of nand2.v was successful.
# Compile of nand3.v was successful.
# Compile of nor2.v was successful.
# Compile of nor3.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of mux2_1.v was successful.
# Compile of mux4_1_4b.v failed with 4 errors.
# Compile of mux4_1_4b.v was successful.
# Load canceled
vsim work.mux4_1_4b_bench
# vsim work.mux4_1_4b_bench 
# Start time: 00:00:31 on Feb 13,2019
# Loading work.mux4_1_4b_bench
# Loading work.clkrst
# Loading work.mux4_1_4b
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.not1
# Loading work.nand2
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(18): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit0/mAB File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(19): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit0/mCD File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(20): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit0/mOUT File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(18): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit1/mAB File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(19): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit1/mCD File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(20): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit1/mOUT File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(18): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit2/mAB File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(19): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit2/mCD File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(20): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit2/mOUT File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(18): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit3/mAB File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(19): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit3/mCD File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# ** Error: (vsim-3063) C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1.v(20): Port 'out' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /mux4_1_4b_bench/DUT/bit3/mOUT File: C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux2_1.v
# Error loading design
# End time: 00:00:32 on Feb 13,2019, Elapsed time: 0:00:01
# Errors: 12, Warnings: 0
# Compile of mux4_1.v was successful.
vsim work.mux4_1_4b_bench
# vsim work.mux4_1_4b_bench 
# Start time: 00:02:18 on Feb 13,2019
# Loading work.mux4_1_4b_bench
# Loading work.clkrst
# Loading work.mux4_1_4b
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.not1
# Loading work.nand2
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/InA \
sim:/mux4_1_4b_bench/InB \
sim:/mux4_1_4b_bench/InC \
sim:/mux4_1_4b_bench/InD \
sim:/mux4_1_4b_bench/S \
sim:/mux4_1_4b_bench/Out
restart
restart
restart
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/Clk
restart
restart
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/InA \
sim:/mux4_1_4b_bench/InB \
sim:/mux4_1_4b_bench/InC \
sim:/mux4_1_4b_bench/InD \
sim:/mux4_1_4b_bench/S \
sim:/mux4_1_4b_bench/Out \
sim:/mux4_1_4b_bench/Clk
restart
restart
restart
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/my_clkrst/rst
restart
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/InA
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ERRORCHECK InB S=1
# ERRORCHECK InB S=1
# ERRORCHECK InB S=1
# ERRORCHECK InD S=3
# ERRORCHECK InA S=0
# ERRORCHECK InB S=1
# ERRORCHECK InC S=2
# ERRORCHECK InD S=3
# ERRORCHECK InB S=1
# ERRORCHECK InA S=0
# ERRORCHECK InA S=0
# ERRORCHECK InC S=2
# ERRORCHECK InB S=1
# ERRORCHECK InB S=1
# ERRORCHECK InD S=3
# ERRORCHECK InA S=0
# ERRORCHECK InD S=3
# ERRORCHECK InA S=0
# ERRORCHECK InB S=1
# ERRORCHECK InA S=0
# ERRORCHECK InA S=0
# ERRORCHECK InC S=2
# ERRORCHECK InD S=3
# ERRORCHECK InC S=2
# ERRORCHECK InB S=1
# ERRORCHECK InC S=2
# ERRORCHECK InB S=1
# ERRORCHECK InC S=2
# ERRORCHECK InA S=0
# ERRORCHECK InB S=1
# ERRORCHECK InC S=2
# ERRORCHECK InB S=1
# ** Note: $finish    : C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1_4b_bench.v(40)
#    Time: 3200 ps  Iteration: 0  Instance: /mux4_1_4b_bench
# 1
# Break in Module mux4_1_4b_bench at C:/Users/cswedal/Desktop/552/vsim_stuff/hw3-cjswedes/hw3_1/mux4_1_4b_bench.v line 40
quit -sim
# End time: 00:19:55 on Feb 13,2019, Elapsed time: 0:17:37
# Errors: 0, Warnings: 0
vsim work.mux4_1_4b_bench
# vsim work.mux4_1_4b_bench 
# Start time: 00:20:03 on Feb 13,2019
# Loading work.mux4_1_4b_bench
# Loading work.clkrst
# Loading work.mux4_1_4b
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.not1
# Loading work.nand2
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/InA \
sim:/mux4_1_4b_bench/InB \
sim:/mux4_1_4b_bench/InC \
sim:/mux4_1_4b_bench/InD \
sim:/mux4_1_4b_bench/S \
sim:/mux4_1_4b_bench/Out
restart
# WARNING: No extended dataflow license exists
restart
add wave -position insertpoint  \
sim:/mux4_1_4b_bench/InA \
sim:/mux4_1_4b_bench/InB \
sim:/mux4_1_4b_bench/InC \
sim:/mux4_1_4b_bench/InD \
sim:/mux4_1_4b_bench/S \
sim:/mux4_1_4b_bench/Out
restart
# End time: 00:22:58 on Feb 13,2019, Elapsed time: 0:02:55
# Errors: 0, Warnings: 1
