===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5217 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2422 ( 12.0%)    0.2422 ( 15.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1928 (  9.5%)    0.1928 ( 12.7%)    Parse modules
    0.0451 (  2.2%)    0.0451 (  3.0%)    Verify circuit
    1.4275 ( 70.7%)    0.9290 ( 61.1%)  'firrtl.circuit' Pipeline
    0.1341 (  6.6%)    0.0728 (  4.8%)    'firrtl.module' Pipeline
    0.1230 (  6.1%)    0.0666 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0111 (  0.5%)    0.0061 (  0.4%)      LowerCHIRRTLPass
    0.0172 (  0.9%)    0.0172 (  1.1%)    InferWidths
    0.0697 (  3.4%)    0.0697 (  4.6%)    InferResets
    0.0062 (  0.3%)    0.0062 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0121 (  0.6%)    0.0121 (  0.8%)    WireDFT
    0.0121 (  0.6%)    0.0121 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0659 (  3.3%)    0.0659 (  4.3%)    LowerFIRRTLTypes
    0.8495 ( 42.1%)    0.4371 ( 28.7%)    'firrtl.module' Pipeline
    0.0839 (  4.2%)    0.0463 (  3.0%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.7278 ( 36.0%)    0.3811 ( 25.0%)      Canonicalizer
    0.0364 (  1.8%)    0.0187 (  1.2%)      InferReadWrite
    0.0293 (  1.4%)    0.0293 (  1.9%)    Inliner
    0.0270 (  1.3%)    0.0270 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1464 (  7.2%)    0.1464 (  9.6%)    'firrtl.module' Pipeline
    0.1464 (  7.2%)    0.1464 (  9.6%)      Canonicalizer
    0.0124 (  0.6%)    0.0124 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0114 (  0.6%)    0.0114 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1238 (  6.1%)    0.1238 (  8.1%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1104 (  5.5%)    0.1104 (  7.3%)  'hw.module' Pipeline
    0.0272 (  1.3%)    0.0272 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0712 (  3.5%)    0.0712 (  4.7%)    Canonicalizer
    0.0120 (  0.6%)    0.0120 (  0.8%)    HWCleanup
    0.0165 (  0.8%)    0.0165 (  1.1%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0157 (  0.8%)    0.0157 (  1.0%)    PrettifyVerilog
    0.0948 (  4.7%)    0.0948 (  6.2%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.0202 (100.0%)    1.5217 (100.0%)  Total

{
  totalTime: 1.531,
  maxMemory: 71983104
}
