// Seed: 639776993
module module_0 (
    output supply1 id_0,
    output id_1
);
  logic id_2, id_3;
  logic id_4;
  assign id_0[1] = 1 && 1;
endmodule
`define pp_2 0
