# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-fatal --binary --timing --Mdir sim/verilator +incdir+tb +incdir+model +incdir+ips/pkgs +incdir+ips/prim_opentitan+incdir+ips/tlul --trace tb/pwm_ramp_tb.sv"
S  16119240  2141271  1746634868   736335592  1746634868   736335592 "/usr/local/bin/verilator_bin"
S      6525  2141369  1746634868   826336253  1746634868   826336253 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787  2141351  1746634868   816336180  1746634868   816336180 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
S      9967  2215745  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_assert.sv"
S      1102  2215746  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_assert_dummy_macros.svh"
S      5184  2215759  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_assert_sec_cm.svh"
S      3576  2215828  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_flop_macros.sv"
S     38112  2215831  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_mubi_pkg.sv"
S     72381  2215833  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_secded_pkg.sv"
S      3502  2215845  1747388109   246390049  1747388109   246390049 "ips/pkgs/prim_util_pkg.sv"
S       805  2215888  1747388109   246390049  1747388109   246390049 "ips/pkgs/top_pkg.sv"
S       287  2402295  1747753838   855397915  1747753838   845397793 "model/lvds.sv"
S       538  2227694  1747753646   553019042  1747753646   553019042 "model/rc_filter.sv"
S    508073  2229801  1747753843    15448908  1747753843    15448908 "rtl/pwm_ramp.v"
T     17726  2402312  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb.cpp"
T     11608  2402301  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb.h"
T      1911  2402344  1747753843   795458472  1747753843   795458472 "sim/verilator/Vpwm_ramp_tb.mk"
T      1759  2402293  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb__ConstPool_0.cpp"
T      4825  2362805  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb__Syms.cpp"
T      2437  2402212  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb__Syms.h"
T       314  2402340  1747753843   785458350  1747753843   785458350 "sim/verilator/Vpwm_ramp_tb__TraceDecls__0__Slow.cpp"
T    457917  2402341  1747753843   795458472  1747753843   795458472 "sim/verilator/Vpwm_ramp_tb__Trace__0.cpp"
T    964937  2402339  1747753843   785458350  1747753843   785458350 "sim/verilator/Vpwm_ramp_tb__Trace__0__Slow.cpp"
T     77630  2402318  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb___024root.h"
T    580564  2402333  1747753843   775458227  1747753843   775458227 "sim/verilator/Vpwm_ramp_tb___024root__DepSet_h50cbdf05__0.cpp"
T    209064  2402331  1747753843   765458104  1747753843   765458104 "sim/verilator/Vpwm_ramp_tb___024root__DepSet_h50cbdf05__0__Slow.cpp"
T    495343  2402334  1747753843   775458227  1747753843   775458227 "sim/verilator/Vpwm_ramp_tb___024root__DepSet_heeec2741__0.cpp"
T    421288  2402332  1747753843   765458104  1747753843   765458104 "sim/verilator/Vpwm_ramp_tb___024root__DepSet_heeec2741__0__Slow.cpp"
T       766  2402330  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb___024root__Slow.cpp"
T      1102  2402342  1747753843   795458472  1747753843   795458472 "sim/verilator/Vpwm_ramp_tb__main.cpp"
T       786  2402317  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb__pch.h"
T      1688  2402345  1747753843   795458472  1747753843   795458472 "sim/verilator/Vpwm_ramp_tb__ver.d"
T         0        0  1747753843   795458472  1747753843   795458472 "sim/verilator/Vpwm_ramp_tb__verFiles.dat"
T      2221  2402343  1747753843   795458472  1747753843   795458472 "sim/verilator/Vpwm_ramp_tb_classes.mk"
T     18046  2402327  1747753843   755457982  1747753843   755457982 "sim/verilator/Vpwm_ramp_tb_tlul_fifo_sync__RCz6_RDz6.h"
T     19684  2402337  1747753843   775458227  1747753843   775458227 "sim/verilator/Vpwm_ramp_tb_tlul_fifo_sync__RCz6_RDz6__DepSet_h82bd276b__0__Slow.cpp"
T    304273  2402338  1747753843   775458227  1747753843   775458227 "sim/verilator/Vpwm_ramp_tb_tlul_fifo_sync__RCz6_RDz6__DepSet_he49adf2b__0.cpp"
T    152051  2402336  1747753843   775458227  1747753843   775458227 "sim/verilator/Vpwm_ramp_tb_tlul_fifo_sync__RCz6_RDz6__DepSet_he49adf2b__0__Slow.cpp"
T       868  2402335  1747753843   775458227  1747753843   775458227 "sim/verilator/Vpwm_ramp_tb_tlul_fifo_sync__RCz6_RDz6__Slow.cpp"
S       329    83177  1747753646   603020716  1747753646   603020716 "tb/include_pwm_ramp_tb.sv"
S      4533  2402254  1747753788   554774433  1747753788   544774322 "tb/pwm_ramp_tb.sv"
