/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module SimpleFSM2asycnhronousReset(clk, areset, j, k, out);
  input clk;
  wire clk;
  input areset;
  wire areset;
  input j;
  wire j;
  input k;
  wire k;
  output out;
  wire out;
  wire [1:0] _0_;
  wire [1:0] _1_;
  wire [1:0] _2_;
  wire next_state;
  reg state;
  always @(posedge clk, posedge areset)
    if (areset) state <= 1'h0;
    else state <= next_state;
  assign _1_[1] = _0_[1] & state;
  assign _1_[0] = j & _2_[0];
  assign next_state = _1_[0] | _1_[1];
  assign _0_[1] = ~k;
  assign _2_[0] = ~state;
  assign _2_[1] = state;
  assign _0_[0] = j;
  assign out = state;
endmodule
