

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Mon Oct  3 15:21:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cordic
* Solution:       s_default (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.136 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   20|   20|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    377|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|     82|     13|    -|
|Multiplexer      |        -|   -|      -|    255|    -|
|Register         |        -|   -|    140|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    222|    645|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |flag_delay_a_V_U  |flag_delay_a_V  |        0|   4|   1|    0|    16|    2|     1|           32|
    |myarctan_U        |myarctan        |        0|  14|   4|    0|    16|   14|     1|          224|
    |xi_V_U            |xi_V            |        0|  32|   4|    0|    16|   16|     1|          256|
    |yi_V_U            |xi_V            |        0|  32|   4|    0|    16|   16|     1|          256|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                |        0|  82|  13|    0|    64|   48|     4|          768|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_414_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln703_2_fu_424_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln703_fu_388_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln70_fu_318_p2         |         +|   0|  0|  13|           5|           1|
    |alpha_V_4_fu_258_p2        |         -|   0|  0|  24|          17|          17|
    |alpha_V_fu_246_p2          |         -|   0|  0|  24|          16|          17|
    |grp_fu_233_p2              |         -|   0|  0|  23|           1|          16|
    |sub_ln703_2_fu_383_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln703_3_fu_393_p2      |         -|   0|  0|  24|          17|          17|
    |sub_ln703_4_fu_419_p2      |         -|   0|  0|  23|          16|          16|
    |ap_condition_142           |       and|   0|  0|   2|           1|           1|
    |r_1_fu_362_p2              |      ashr|   0|  0|  35|          16|          16|
    |r_fu_349_p2                |      ashr|   0|  0|  35|          16|          16|
    |icmp_ln1494_fu_240_p2      |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln1495_fu_252_p2      |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln66_fu_324_p2        |      icmp|   0|  0|  10|           5|           6|
    |or_ln1494_fu_288_p2        |        or|   0|  0|   2|           1|           1|
    |alpha_V_5_fu_272_p3        |    select|   0|  0|  17|           1|          17|
    |flag_V_fu_294_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln1494_1_fu_280_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln24_fu_264_p3      |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 377|         217|         262|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |alpha_V_3_fu_76             |  14|          3|   17|         51|
    |ap_NS_fsm                   |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |  14|          3|    1|          3|
    |ap_phi_mux_m_phi_fu_226_p4  |   9|          2|    5|         10|
    |ap_sig_allocacmp_p_load6    |  14|          3|   16|         48|
    |ap_sig_allocacmp_p_load9    |  14|          3|   16|         48|
    |cos_out                     |  14|          3|   16|         48|
    |empty_6_fu_84               |  14|          3|   16|         48|
    |empty_fu_80                 |  14|          3|   16|         48|
    |flag_delay_a_V_address0     |  20|          4|    4|         16|
    |flag_delay_a_V_d0           |  14|          3|    2|          6|
    |m_reg_222                   |   9|          2|    5|         10|
    |xi_V_address0               |  20|          4|    4|         16|
    |xi_V_d0                     |  20|          4|   16|         64|
    |yi_V_address0               |  20|          4|    4|         16|
    |yi_V_d0                     |  20|          4|   16|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 255|         53|  155|        501|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln70_reg_474         |   5|   0|    5|          0|
    |alpha_V_3_fu_76          |  17|   0|   17|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_6_fu_84            |  16|   0|   16|          0|
    |empty_fu_80              |  16|   0|   16|          0|
    |flag_V_reg_469           |   2|   0|    2|          0|
    |icmp_ln66_reg_479        |   1|   0|    1|          0|
    |m_reg_222                |   5|   0|    5|          0|
    |p_load6_reg_489          |  16|   0|   16|          0|
    |p_load9_reg_483          |  16|   0|   16|          0|
    |r_1_reg_506              |  16|   0|   16|          0|
    |r_reg_495                |  16|   0|   16|          0|
    |xi_V_addr_2_reg_501      |   4|   0|    4|          0|
    |yi_V_addr_2_reg_512      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 140|   0|  140|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|full_alpha      |   in|   17|     ap_none|    full_alpha|        scalar|
|sin_out         |  out|   16|      ap_vld|       sin_out|       pointer|
|sin_out_ap_vld  |  out|    1|      ap_vld|       sin_out|       pointer|
|cos_out         |  out|   16|      ap_vld|       cos_out|       pointer|
|cos_out_ap_vld  |  out|    1|      ap_vld|       cos_out|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

