$date
	Thu May  5 14:52:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " instruc [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 8 # pc [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 4 $ opcode [3:0] $end
$upscope $end
$scope module CPU $end
$var reg 1 % write $end
$upscope $end
$scope module CPU $end
$var reg 1 & enbuf $end
$upscope $end
$scope module CPU $end
$var reg 1 ' enjump $end
$upscope $end
$scope module CPU $end
$var wire 8 ( regoutA [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 8 ) aluB [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 8 * data [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 2 + flagsStored [1:0] $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b0 +
bz *
b0 )
b0 (
0'
0&
0%
b0 $
b0 #
b1111 "
1!
$end
#20
b1010 )
b11110110 *
b10 $
b10000010100000 "
b1 #
0!
#21
1&
#22
b11101100 *
b11110110 (
b10 +
1%
#23
0&
0%
#30
1!
#40
b0 )
b0 (
bz *
b0 $
b1111 "
b10 #
0!
#50
1!
#60
b111 )
b111 *
b1 $
b1000001110101 "
b11 #
0!
#61
1&
#62
b1110 *
b111 (
b0 +
1%
#63
0&
0%
#70
1!
#80
b11111101 *
b11110110 (
b1000 $
b1000000000010010 "
b100 #
0!
#81
1&
#82
b10 +
1%
#83
0&
0%
#90
1!
#100
b0 )
b11111101 (
b1 $
b1000000001010 "
b101 #
0!
#101
1&
#102
1%
#103
0&
0%
#110
1!
#120
b0 *
b11110110 )
b11110110 (
b1001 $
b1001000000000000 "
b110 #
0!
#121
1&
#122
b0 )
b0 (
b1 +
1%
#123
0&
0%
#130
1!
#140
b10100 )
b11111101 (
bz *
b0 $
b101001000 "
b111 #
0!
#141
1'
#150
1!
#160
b1010 )
b0 (
b11110110 *
b10 $
0'
b10000010100000 "
b10100 #
0!
#161
1&
#162
b11101100 *
b11110110 (
b10 +
1%
#163
0&
0%
#170
1!
#180
b0 )
bz *
b0 $
b0 "
b10101 #
0!
#181
