{
  "module_name": "mcip.h",
  "hash_id": "e0bfbc2c314a91e78870c8aa9f1827055a3b729ba29573deff12dd38565cdca9",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/arc/mcip.h",
  "human_readable_source": " \n \n\n#ifndef __SOC_ARC_MCIP_H\n#define __SOC_ARC_MCIP_H\n\n#include <soc/arc/aux.h>\n\n#define ARC_REG_MCIP_BCR\t0x0d0\n#define ARC_REG_MCIP_IDU_BCR\t0x0D5\n#define ARC_REG_GFRC_BUILD\t0x0D6\n#define ARC_REG_MCIP_CMD\t0x600\n#define ARC_REG_MCIP_WDATA\t0x601\n#define ARC_REG_MCIP_READBACK\t0x602\n\nstruct mcip_cmd {\n#ifdef CONFIG_CPU_BIG_ENDIAN\n\tunsigned int pad:8, param:16, cmd:8;\n#else\n\tunsigned int cmd:8, param:16, pad:8;\n#endif\n\n#define CMD_INTRPT_GENERATE_IRQ\t\t0x01\n#define CMD_INTRPT_GENERATE_ACK\t\t0x02\n#define CMD_INTRPT_READ_STATUS\t\t0x03\n#define CMD_INTRPT_CHECK_SOURCE\t\t0x04\n\n \n#define CMD_SEMA_CLAIM_AND_READ\t\t0x11\n#define CMD_SEMA_RELEASE\t\t0x12\n\n#define CMD_DEBUG_SET_MASK\t\t0x34\n#define CMD_DEBUG_READ_MASK\t\t0x35\n#define CMD_DEBUG_SET_SELECT\t\t0x36\n#define CMD_DEBUG_READ_SELECT\t\t0x37\n\n#define CMD_GFRC_READ_LO\t\t0x42\n#define CMD_GFRC_READ_HI\t\t0x43\n#define CMD_GFRC_SET_CORE\t\t0x47\n#define CMD_GFRC_READ_CORE\t\t0x48\n\n#define CMD_IDU_ENABLE\t\t\t0x71\n#define CMD_IDU_DISABLE\t\t\t0x72\n#define CMD_IDU_SET_MODE\t\t0x74\n#define CMD_IDU_READ_MODE\t\t0x75\n#define CMD_IDU_SET_DEST\t\t0x76\n#define CMD_IDU_ACK_CIRQ\t\t0x79\n#define CMD_IDU_SET_MASK\t\t0x7C\n\n#define IDU_M_TRIG_LEVEL\t\t0x0\n#define IDU_M_TRIG_EDGE\t\t\t0x1\n\n#define IDU_M_DISTRI_RR\t\t\t0x0\n#define IDU_M_DISTRI_DEST\t\t0x2\n};\n\nstruct mcip_bcr {\n#ifdef CONFIG_CPU_BIG_ENDIAN\n\t\tunsigned int pad4:6, pw_dom:1, pad3:1,\n\t\t\t     idu:1, pad2:1, num_cores:6,\n\t\t\t     pad:1,  gfrc:1, dbg:1, pw:1,\n\t\t\t     msg:1, sem:1, ipi:1, slv:1,\n\t\t\t     ver:8;\n#else\n\t\tunsigned int ver:8,\n\t\t\t     slv:1, ipi:1, sem:1, msg:1,\n\t\t\t     pw:1, dbg:1, gfrc:1, pad:1,\n\t\t\t     num_cores:6, pad2:1, idu:1,\n\t\t\t     pad3:1, pw_dom:1, pad4:6;\n#endif\n};\n\nstruct mcip_idu_bcr {\n#ifdef CONFIG_CPU_BIG_ENDIAN\n\tunsigned int pad:21, cirqnum:3, ver:8;\n#else\n\tunsigned int ver:8, cirqnum:3, pad:21;\n#endif\n};\n\n\n \n#define mcip_idu_bcr_to_nr_irqs(bcr) (4 * (1 << (bcr).cirqnum))\n\n \nstatic inline void __mcip_cmd(unsigned int cmd, unsigned int param)\n{\n\tstruct mcip_cmd buf;\n\n\tbuf.pad = 0;\n\tbuf.cmd = cmd;\n\tbuf.param = param;\n\n\tWRITE_AUX(ARC_REG_MCIP_CMD, buf);\n}\n\n \nstatic inline void __mcip_cmd_data(unsigned int cmd, unsigned int param,\n\t\t\t\t   unsigned int data)\n{\n\twrite_aux_reg(ARC_REG_MCIP_WDATA, data);\n\n\t__mcip_cmd(cmd, param);\n}\n\n \nstatic inline unsigned int __mcip_cmd_read(unsigned int cmd, unsigned int param)\n{\n\t__mcip_cmd(cmd, param);\n\treturn read_aux_reg(ARC_REG_MCIP_READBACK);\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}