<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensorclient: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensorclient
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f7xx__hal__rcc_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f7xx_hal_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f7xx__hal__def_8h_source.html">stm32f7xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f7xx__hal__rcc__ex_8h_source.html">stm32f7xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32f7xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition <br  />
  <a href="structRCC__OscInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB buses clock configuration structure definition <br  />
  <a href="structRCC__ClkInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Oscillator__Type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>))</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>))</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;((uint32_t)0x10U)         /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLP__Clock__Divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">RCC_PLLP_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b2c03c1f205addc5f52a1e740f801a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLP__Clock__Divider.html#ga91b2c03c1f205addc5f52a1e740f801a">RCC_PLLP_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:ga91b2c03c1f205addc5f52a1e740f801a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLP__Clock__Divider.html#ga5ad6be8ec0a6efaa1c81fbd29017a1fa">RCC_PLLP_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00000006U)</td></tr>
<tr class="separator:ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7662734bfff248c5dad97ea5f6736e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLP__Clock__Divider.html#gaab7662734bfff248c5dad97ea5f6736e">RCC_PLLP_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaab7662734bfff248c5dad97ea5f6736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Clock__Source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000004U)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;((uint32_t)0x00000008U)</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source__Status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source__Status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__System__Clock__Source__Status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__APB2__Clock__Source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3715826835647795863c32f9aebad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga2e3715826835647795863c32f9aebad7">RCC_RTCCLKSOURCE_HSE_DIVX</a>&#160;&#160;&#160;((uint32_t)0x00000300U)</td></tr>
<tr class="separator:ga2e3715826835647795863c32f9aebad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00020300U)</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga242119dd2fc5e6ec6d7c2aa239dbcb9f">RCC_RTCCLKSOURCE_HSE_DIV3</a>&#160;&#160;&#160;((uint32_t)0x00030300U)</td></tr>
<tr class="separator:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00040300U)</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229473454f04d994e1ed1751d6b19e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga229473454f04d994e1ed1751d6b19e48">RCC_RTCCLKSOURCE_HSE_DIV5</a>&#160;&#160;&#160;((uint32_t)0x00050300U)</td></tr>
<tr class="separator:ga229473454f04d994e1ed1751d6b19e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae541538e57fdf779b8f16202416c799a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gae541538e57fdf779b8f16202416c799a">RCC_RTCCLKSOURCE_HSE_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00060300U)</td></tr>
<tr class="separator:gae541538e57fdf779b8f16202416c799a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga352febcf0ae6b14407f0e6aae66ffe11">RCC_RTCCLKSOURCE_HSE_DIV7</a>&#160;&#160;&#160;((uint32_t)0x00070300U)</td></tr>
<tr class="separator:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00080300U)</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabded7bf1f0108152a9c2301fdbe251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gafabded7bf1f0108152a9c2301fdbe251">RCC_RTCCLKSOURCE_HSE_DIV9</a>&#160;&#160;&#160;((uint32_t)0x00090300U)</td></tr>
<tr class="separator:gafabded7bf1f0108152a9c2301fdbe251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53e5fbbd7510563393fde77cfdde411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gab53e5fbbd7510563393fde77cfdde411">RCC_RTCCLKSOURCE_HSE_DIV10</a>&#160;&#160;&#160;((uint32_t)0x000A0300U)</td></tr>
<tr class="separator:gab53e5fbbd7510563393fde77cfdde411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gae0ca4ffa1a26f99e377c56183ea68ec1">RCC_RTCCLKSOURCE_HSE_DIV11</a>&#160;&#160;&#160;((uint32_t)0x000B0300U)</td></tr>
<tr class="separator:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06837111cb6294d55f681347514a233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga06837111cb6294d55f681347514a233d">RCC_RTCCLKSOURCE_HSE_DIV12</a>&#160;&#160;&#160;((uint32_t)0x000C0300U)</td></tr>
<tr class="separator:ga06837111cb6294d55f681347514a233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga2c447a815f2e116f88b604eeaa7aab0b">RCC_RTCCLKSOURCE_HSE_DIV13</a>&#160;&#160;&#160;((uint32_t)0x000D0300U)</td></tr>
<tr class="separator:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dceac607cd03d87002cdb78b3234941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga5dceac607cd03d87002cdb78b3234941">RCC_RTCCLKSOURCE_HSE_DIV14</a>&#160;&#160;&#160;((uint32_t)0x000E0300U)</td></tr>
<tr class="separator:ga5dceac607cd03d87002cdb78b3234941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9594f8553a259c18fb354e903c01b041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga9594f8553a259c18fb354e903c01b041">RCC_RTCCLKSOURCE_HSE_DIV15</a>&#160;&#160;&#160;((uint32_t)0x000F0300U)</td></tr>
<tr class="separator:ga9594f8553a259c18fb354e903c01b041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00100300U)</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62707003a86f4c4747ae89af2e561e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga62707003a86f4c4747ae89af2e561e0c">RCC_RTCCLKSOURCE_HSE_DIV17</a>&#160;&#160;&#160;((uint32_t)0x00110300U)</td></tr>
<tr class="separator:ga62707003a86f4c4747ae89af2e561e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga264428cbc7bc54bfcd794a4027ac1f5e">RCC_RTCCLKSOURCE_HSE_DIV18</a>&#160;&#160;&#160;((uint32_t)0x00120300U)</td></tr>
<tr class="separator:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gaf2d8f6e3e5887bb5c853944fd35b677a">RCC_RTCCLKSOURCE_HSE_DIV19</a>&#160;&#160;&#160;((uint32_t)0x00130300U)</td></tr>
<tr class="separator:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72789d4d0c5de2a7e771d538567b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gab72789d4d0c5de2a7e771d538567b92e">RCC_RTCCLKSOURCE_HSE_DIV20</a>&#160;&#160;&#160;((uint32_t)0x00140300U)</td></tr>
<tr class="separator:gab72789d4d0c5de2a7e771d538567b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a0ee7e610273af753eca611e959dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga70a0ee7e610273af753eca611e959dfc">RCC_RTCCLKSOURCE_HSE_DIV21</a>&#160;&#160;&#160;((uint32_t)0x00150300U)</td></tr>
<tr class="separator:ga70a0ee7e610273af753eca611e959dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga02eac6a5a2eec79514d1637c747d69aa">RCC_RTCCLKSOURCE_HSE_DIV22</a>&#160;&#160;&#160;((uint32_t)0x00160300U)</td></tr>
<tr class="separator:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac707188b45213d39ad11e2440f77e235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gac707188b45213d39ad11e2440f77e235">RCC_RTCCLKSOURCE_HSE_DIV23</a>&#160;&#160;&#160;((uint32_t)0x00170300U)</td></tr>
<tr class="separator:gac707188b45213d39ad11e2440f77e235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9c05156ca310200f3716af4209594a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gabc9c05156ca310200f3716af4209594a">RCC_RTCCLKSOURCE_HSE_DIV24</a>&#160;&#160;&#160;((uint32_t)0x00180300U)</td></tr>
<tr class="separator:gabc9c05156ca310200f3716af4209594a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79b940c2bcfee57380e23c4e893767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gaef79b940c2bcfee57380e23c4e893767">RCC_RTCCLKSOURCE_HSE_DIV25</a>&#160;&#160;&#160;((uint32_t)0x00190300U)</td></tr>
<tr class="separator:gaef79b940c2bcfee57380e23c4e893767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gaa3d9b9568edda64d88361e76a3a50ed0">RCC_RTCCLKSOURCE_HSE_DIV26</a>&#160;&#160;&#160;((uint32_t)0x001A0300U)</td></tr>
<tr class="separator:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65afd29f069e2e9b607212876d7860e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga65afd29f069e2e9b607212876d7860e5">RCC_RTCCLKSOURCE_HSE_DIV27</a>&#160;&#160;&#160;((uint32_t)0x001B0300U)</td></tr>
<tr class="separator:ga65afd29f069e2e9b607212876d7860e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga28e7a9291c903b820991c3a3e80c9ae1">RCC_RTCCLKSOURCE_HSE_DIV28</a>&#160;&#160;&#160;((uint32_t)0x001C0300U)</td></tr>
<tr class="separator:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22536498ea83e12ecd83f04d5e98858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#gac22536498ea83e12ecd83f04d5e98858">RCC_RTCCLKSOURCE_HSE_DIV29</a>&#160;&#160;&#160;((uint32_t)0x001D0300U)</td></tr>
<tr class="separator:gac22536498ea83e12ecd83f04d5e98858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga5849760bab0f4057bd254cd022dc1a7a">RCC_RTCCLKSOURCE_HSE_DIV30</a>&#160;&#160;&#160;((uint32_t)0x001E0300U)</td></tr>
<tr class="separator:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074ac97804136221e39f50eb4cf13e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RTC__Clock__Source.html#ga074ac97804136221e39f50eb4cf13e3a">RCC_RTCCLKSOURCE_HSE_DIV31</a>&#160;&#160;&#160;((uint32_t)0x001F0300U)</td></tr>
<tr class="separator:ga074ac97804136221e39f50eb4cf13e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO__Index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a></td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a></td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO2__Clock__Source.html#ga54de4030872bb1307c7d7c8a3bd33131">RCC_MCO2SOURCE_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b34da36ca51681c7d5fb62d8f9b04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO2__Clock__Source.html#ga02b34da36ca51681c7d5fb62d8f9b04b">RCC_MCO2SOURCE_PLLI2SCLK</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a></td></tr>
<tr class="separator:ga02b34da36ca51681c7d5fb62d8f9b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7c384e5e76c52d76b589297a8a6934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO2__Clock__Source.html#gade7c384e5e76c52d76b589297a8a6934">RCC_MCO2SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a></td></tr>
<tr class="separator:gade7c384e5e76c52d76b589297a8a6934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e33338111d8ef82b00a54eba0215c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCO2__Clock__Source.html#ga706e33338111d8ef82b00a54eba0215c">RCC_MCO2SOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a></td></tr>
<tr class="separator:ga706e33338111d8ef82b00a54eba0215c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#gab9dac03733c3c5bd8877ef43bff3d5f4">RCC_MCODIV_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__MCOx__Clock__Prescaler.html#ga67292dd05ceb8189ec439d4ac4d58b88">RCC_MCODIV_5</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a></td></tr>
<tr class="separator:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x01U)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x02U)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x04U)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x08U)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x10U)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6468ff3bad854272cf1120ffbf69b7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga6468ff3bad854272cf1120ffbf69b7ac">RCC_IT_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)0x20U)</td></tr>
<tr class="separator:ga6468ff3bad854272cf1120ffbf69b7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9e4c71ae81585c30cf0a87bc1d8cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga4f9e4c71ae81585c30cf0a87bc1d8cca">RCC_IT_PLLSAIRDY</a>&#160;&#160;&#160;((uint8_t)0x40U)</td></tr>
<tr class="separator:ga4f9e4c71ae81585c30cf0a87bc1d8cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((uint8_t)0x80U)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x21U)</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x31U)</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x39U)</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e67a9f19cf673acf196d19f443f3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga31e67a9f19cf673acf196d19f443f3d5">RCC_FLAG_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)0x3BU)</td></tr>
<tr class="separator:ga31e67a9f19cf673acf196d19f443f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950937b7612d558939956056d9632b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga950937b7612d558939956056d9632b96">RCC_FLAG_PLLSAIRDY</a>&#160;&#160;&#160;((uint8_t)0x3CU)</td></tr>
<tr class="separator:ga950937b7612d558939956056d9632b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x41U)</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x61U)</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga23d5211abcdf0e397442ca534ca04bb4">RCC_FLAG_BORRST</a>&#160;&#160;&#160;((uint8_t)0x79U)</td></tr>
<tr class="separator:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)0x7AU)</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)0x7BU)</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)0x7CU)</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)0x7DU)</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)0x7EU)</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)0x7FU)</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fa5b50304710db2d7f6d583a225da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSEDrive__Configuration.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gab5fa5b50304710db2d7f6d583a225da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1151beb7f9869e91fe7617936ad0efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSEDrive__Configuration.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a></td></tr>
<tr class="separator:ga1151beb7f9869e91fe7617936ad0efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSEDrive__Configuration.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a></td></tr>
<tr class="separator:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSEDrive__Configuration.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></td></tr>
<tr class="separator:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Enable__Disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Enable__Disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Enable__Disable.html#ga170a30954a78a81a8f9b381378e0c9af">__HAL_RCC_CRC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Enable__Disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa0a633cf2553743a494d97aa5b997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6afa0a633cf2553743a494d97aa5b997">__HAL_RCC_WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga6afa0a633cf2553743a494d97aa5b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">__HAL_RCC_PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable.html#gaf04a5f1f0d6d8577706022a866f4528e">__HAL_RCC_SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">__HAL_RCC_CRC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga3d2645916b9ee9bad8c724a719c621d9">__HAL_RCC_CRC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">__HAL_RCC_WWDG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga850f4fd113303ed7322577ad023cf748">__HAL_RCC_PWR_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga21d4e081c859ddccd4492343743bb245">__HAL_RCC_WWDG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">__HAL_RCC_PWR_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">__HAL_RCC_SYSCFG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d828d91e67aaa931853a60779826c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga87d828d91e67aaa931853a60779826c2">__HAL_RCC_AHB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga87d828d91e67aaa931853a60779826c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ffda90699081f29cf76dab39b1944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gaf12ffda90699081f29cf76dab39b1944">__HAL_RCC_CRC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td></tr>
<tr class="separator:gaf12ffda90699081f29cf76dab39b1944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9135dece327ecc27f333f86dcf3ba8ee">__HAL_RCC_DMA1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga23b6a1e77c4f045c29cc36a4b1e910b0">__HAL_RCC_AHB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x00U)</td></tr>
<tr class="separator:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#gab7426b24c0b9d6aaec3c17f98735a178">__HAL_RCC_CRC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td></tr>
<tr class="separator:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Force__Release.html#ga8f7eef8316c35175df11d77f5106d334">__HAL_RCC_DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">__HAL_RCC_WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00U)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#ga63fa37b173c2c1d9249389148f96e5f1">__HAL_RCC_WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Force__Release__Reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga143ff27d8f59a39732efd79539e3765a">__HAL_RCC_SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00U)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Force__Release__Reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">__HAL_RCC_SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6703f096a151a86df9d76d4945cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gab9b6703f096a151a86df9d76d4945cda">__HAL_RCC_CRC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:gab9b6703f096a151a86df9d76d4945cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga568e4d004285fe009bc4e5d33e13af61">__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaf63d9f5ce9a6922314054a94ee85eac0">__HAL_RCC_CRC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga8786d21490439ef0564edff087203245">__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="memdesc:gaa3978a2e193b921dc24976880dce7a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa3978a2e193b921dc24976880dce7a26">More...</a><br /></td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="memdesc:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">More...</a><br /></td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga04863ff5c2174552387c549f0410df43">__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga1983077cf8fed9d77dbb4950a46a3b7e">__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga2840d82c5565e7690a69a6848fa50fea">__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gacb97eeee02557f4c5a3afd480227dd1c">__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14fe76c4661619636fcdf08e2a874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gac5b14fe76c4661619636fcdf08e2a874">__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac5b14fe76c4661619636fcdf08e2a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga60b229aff9ca29a44a5470f52a48bb2f">__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898edde3fc183744da208db023828303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga898edde3fc183744da208db023828303">__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga898edde3fc183744da208db023828303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8">__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga13a44a1aacea32084e5bcdba69e4a636">__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga0e518b9a088d789d700d121db458403a">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>)) != <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga564fe78887dba5a7da7da1b9f2ffb372">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>)) == <a class="el" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>))</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group__RCC__HSI__Configuration.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>))</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSI__Configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICALIBRATIONVALUE__)</td></tr>
<tr class="memdesc:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group__RCC__HSI__Configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1">More...</a><br /></td></tr>
<tr class="separator:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>))</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <a href="group__RCC__LSI__Configuration.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSI__Configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>))</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__HSE__Configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group__RCC__HSE__Configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">More...</a><br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LSE__Configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group__RCC__LSE__Configuration.html#ga6b2b48f429e347c1c9c469122c64798b">More...</a><br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>))</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the RTC clock.  <a href="group__RCC__Internal__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">More...</a><br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>))</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="memdesc:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <a href="group__RCC__Internal__RTC__Clock__Configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">More...</a><br /></td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e5349631886f29040d7a31c002718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga2b1e5349631886f29040d7a31c002718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group__RCC__Internal__RTC__Clock__Configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">__HAL_RCC_GET_RTC_HSE_PRESCALER</a>()&#160;&#160;&#160;(<a class="el" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>) | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>)</td></tr>
<tr class="memdesc:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RTC and HSE clock divider (RTCPRE).  <a href="group__RCC__Internal__RTC__Clock__Configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">More...</a><br /></td></tr>
<tr class="separator:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>))</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <a href="group__RCC__Internal__RTC__Clock__Configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">More...</a><br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Internal__RTC__Clock__Configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>))</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <a href="group__RCC__PLL__Configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, (__PLLSOURCE__))</td></tr>
<tr class="memdesc:gaf9a8466f991888332ec978dc92c62d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL clock source.  <a href="group__RCC__PLL__Configuration.html#gaf9a8466f991888332ec978dc92c62d7d">More...</a><br /></td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__Configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">__HAL_RCC_PLL_PLLM_CONFIG</a>(__PLLM__)&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, (__PLLM__))</td></tr>
<tr class="memdesc:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL multiplication factor.  <a href="group__RCC__PLL__Configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">More...</a><br /></td></tr>
<tr class="separator:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3927ddd738bac3fe4d99a277e1d5830f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__I2S__Configuration.html#ga3927ddd738bac3fe4d99a277e1d5830f">__HAL_RCC_I2S_CONFIG</a>(__SOURCE__)</td></tr>
<tr class="memdesc:ga3927ddd738bac3fe4d99a277e1d5830f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2S clock source (I2SCLK).  <a href="group__RCC__PLL__I2S__Configuration.html#ga3927ddd738bac3fe4d99a277e1d5830f">More...</a><br /></td></tr>
<tr class="separator:ga3927ddd738bac3fe4d99a277e1d5830f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397893a952906f8caa8579a56c3a17a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__I2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>))</td></tr>
<tr class="memdesc:ga397893a952906f8caa8579a56c3a17a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the PLLI2S.  <a href="group__RCC__PLL__I2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6">More...</a><br /></td></tr>
<tr class="separator:ga397893a952906f8caa8579a56c3a17a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da2cd20aaa56a79141f6142dfb6942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLL__I2S__Configuration.html#ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>))</td></tr>
<tr class="separator:ga44da2cd20aaa56a79141f6142dfb6942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Get__Clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a>(__RCC_SYSCLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__RCC_SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group__RCC__Get__Clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">More...</a><br /></td></tr>
<tr class="separator:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Get__Clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group__RCC__Get__Clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e21c193560567cfc3f908d733d9b19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Get__Clock__source.html#ga9e21c193560567cfc3f908d733d9b19b">__HAL_RCC_LSEDRIVE_CONFIG</a>(__RCC_LSEDRIVE__)&#160;&#160;&#160;(<a class="el" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, (uint32_t)(__RCC_LSEDRIVE__) ))</td></tr>
<tr class="memdesc:ga9e21c193560567cfc3f908d733d9b19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the External Low Speed oscillator (LSE) drive capability.  <a href="group__RCC__Get__Clock__source.html#ga9e21c193560567cfc3f908d733d9b19b">More...</a><br /></td></tr>
<tr class="separator:ga9e21c193560567cfc3f908d733d9b19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Get__Clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <a href="group__RCC__Get__Clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCOx__Clock__Config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO1 clock.  <a href="group__RCCEx__MCOx__Clock__Config.html#ga7e5f7f1efc92794b6f0e96068240b45e">More...</a><br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7360422910dd65312786fc49722d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCOx__Clock__Config.html#gabb7360422910dd65312786fc49722d25">__HAL_RCC_MCO2_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;<a class="el" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 3)));</td></tr>
<tr class="memdesc:gabb7360422910dd65312786fc49722d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO2 clock.  <a href="group__RCCEx__MCOx__Clock__Config.html#gabb7360422910dd65312786fc49722d25">More...</a><br /></td></tr>
<tr class="separator:gabb7360422910dd65312786fc49722d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group__RCC__BitAddress__Alias.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts).  <a href="group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405">More...</a><br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group__RCC__BitAddress__Alias.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> &amp;= (uint8_t)(~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts).  <a href="group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">More...</a><br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group__RCC__BitAddress__Alias.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits.  <a href="group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139">More...</a><br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d">More...</a><br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.  <a href="group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">More...</a><br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="memdesc:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group__RCC__Flags__Interrupts__Management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">More...</a><br /></td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Flags__Interrupts__Management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((((__FLAG__) &gt;&gt; 5) == 1)? <a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR :<a class="el" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group__RCC__Flags__Interrupts__Management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>)))!= 0)? 1 : 0)</td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f7xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)2)    /* 2 ms */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)2)    /* 2 ms */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)2)    /* 2 ms */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)5000) /* 5 s */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ad77d63441cb945dd630964285cc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#ga50ad77d63441cb945dd630964285cc07">PLLI2S_TIMEOUT_VALUE</a>&#160;&#160;&#160;100U             /* Timeout value fixed to 100 ms */</td></tr>
<tr class="separator:ga50ad77d63441cb945dd630964285cc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa798e797ccefa001aff2218b06b6e448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Private__Constants.html#gaa798e797ccefa001aff2218b06b6e448">PLLSAI_TIMEOUT_VALUE</a>&#160;&#160;&#160;100U             /* Timeout value fixed to 100 ms */</td></tr>
<tr class="separator:gaa798e797ccefa001aff2218b06b6e448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__Alias.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x01))</td></tr>
<tr class="separator:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__Alias.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x02))</td></tr>
<tr class="separator:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__Alias.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)100)</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__Alias.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f7xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</a>(OSCILLATOR)&#160;&#160;&#160;((OSCILLATOR) &lt;= 15)</td></tr>
<tr class="separator:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287bbcafd73d07ec915c2f793301908a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(HSE)</td></tr>
<tr class="separator:ga287bbcafd73d07ec915c2f793301908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(LSE)</td></tr>
<tr class="separator:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</a>(HSI)&#160;&#160;&#160;(((HSI) == <a class="el" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((HSI) == <a class="el" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7381dd9821c69346ce64453863b786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</a>(LSI)&#160;&#160;&#160;(((LSI) == <a class="el" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((LSI) == <a class="el" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:gaaa7381dd9821c69346ce64453863b786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b85039eb8036373fe80948c153ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</a>(PLL)&#160;&#160;&#160;(((PLL) == <a class="el" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>) ||((PLL) == <a class="el" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>) || ((PLL) == <a class="el" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>))</td></tr>
<tr class="separator:ga373b85039eb8036373fe80948c153ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aef66aae2c0374be3c7c62d389282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gae1aef66aae2c0374be3c7c62d389282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0797bfc445903525324cbd06a6cebbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga0797bfc445903525324cbd06a6cebbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db327c085e20aeb673a9784f8508597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63))</td></tr>
<tr class="separator:ga8db327c085e20aeb673a9784f8508597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12835741fbedd278ad1e91abebe00837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(VALUE)&#160;&#160;&#160;((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:ga12835741fbedd278ad1e91abebe00837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad808f83505f4e802e5bafab7831f0235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(VALUE)</td></tr>
<tr class="separator:gad808f83505f4e802e5bafab7831f0235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66dbe75bf8ab2b64b200e796281a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</td></tr>
<tr class="separator:gad66dbe75bf8ab2b64b200e796281a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(HCLK)</td></tr>
<tr class="separator:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)&#160;&#160;&#160;((1 &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15))</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70f1257ea47c1da4def8e351af4d9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(PCLK)</td></tr>
<tr class="separator:gab70f1257ea47c1da4def8e351af4d9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008588e892390391710b57f25ef242bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga008588e892390391710b57f25ef242bd">IS_RCC_MCO</a>(MCOX)&#160;&#160;&#160;(((MCOX) == <a class="el" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>) || ((MCOX) == <a class="el" href="group__RCC__MCO__Index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>))</td></tr>
<tr class="separator:ga008588e892390391710b57f25ef242bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073031d9c90c555f7874912b7e4905f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga073031d9c90c555f7874912b7e4905f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</a>(DIV)</td></tr>
<tr class="separator:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda50a08dc048f7c272bf04ec9c2c2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 0x1F)</td></tr>
<tr class="separator:gafda50a08dc048f7c272bf04ec9c2c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15919da708f31ad296809804307df1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gad15919da708f31ad296809804307df1d">IS_RCC_RTCCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gad15919da708f31ad296809804307df1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7352dd8ce16d551cf93ffcf6d3b78f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__IS__RCC__Definitions.html#gaf7352dd8ce16d551cf93ffcf6d3b78f1">IS_RCC_LSE_DRIVE</a>(DRIVE)</td></tr>
<tr class="separator:gaf7352dd8ce16d551cf93ffcf6d3b78f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2017 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="stm32f7xx__hal__rcc_8h_source.html">stm32f7xx_hal_rcc.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__rcc_8h.html">stm32f7xx_hal_rcc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
