{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651314418792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651314418795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 18:26:58 2022 " "Processing started: Sat Apr 30 18:26:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651314418795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314418795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inst_id -c inst_id " "Command: quartus_map --read_settings_files=on --write_settings_files=off inst_id -c inst_id" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314418796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651314418999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651314418999 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "inst_id.bdf " "Can't analyze file -- file inst_id.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651314425082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_id.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_id " "Found entity 1: inst_id" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651314425084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inst_id " "Elaborating entity \"inst_id\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651314425095 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rs1_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651314425097 "|inst_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rs2_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651314425097 "|inst_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"op1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651314425097 "|inst_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"op2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651314425097 "|inst_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_write_en inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rd_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_write_en inst_id.v(33) " "Inferred latch for \"rd_write_en\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[0\] inst_id.v(33) " "Inferred latch for \"op2_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[1\] inst_id.v(33) " "Inferred latch for \"op2_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[2\] inst_id.v(33) " "Inferred latch for \"op2_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[3\] inst_id.v(33) " "Inferred latch for \"op2_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[4\] inst_id.v(33) " "Inferred latch for \"op2_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[5\] inst_id.v(33) " "Inferred latch for \"op2_o\[5\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[6\] inst_id.v(33) " "Inferred latch for \"op2_o\[6\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[7\] inst_id.v(33) " "Inferred latch for \"op2_o\[7\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[8\] inst_id.v(33) " "Inferred latch for \"op2_o\[8\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[9\] inst_id.v(33) " "Inferred latch for \"op2_o\[9\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[10\] inst_id.v(33) " "Inferred latch for \"op2_o\[10\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[11\] inst_id.v(33) " "Inferred latch for \"op2_o\[11\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[12\] inst_id.v(33) " "Inferred latch for \"op2_o\[12\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[13\] inst_id.v(33) " "Inferred latch for \"op2_o\[13\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[14\] inst_id.v(33) " "Inferred latch for \"op2_o\[14\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[15\] inst_id.v(33) " "Inferred latch for \"op2_o\[15\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[16\] inst_id.v(33) " "Inferred latch for \"op2_o\[16\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[17\] inst_id.v(33) " "Inferred latch for \"op2_o\[17\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[18\] inst_id.v(33) " "Inferred latch for \"op2_o\[18\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[19\] inst_id.v(33) " "Inferred latch for \"op2_o\[19\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[20\] inst_id.v(33) " "Inferred latch for \"op2_o\[20\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[21\] inst_id.v(33) " "Inferred latch for \"op2_o\[21\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[22\] inst_id.v(33) " "Inferred latch for \"op2_o\[22\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[23\] inst_id.v(33) " "Inferred latch for \"op2_o\[23\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[24\] inst_id.v(33) " "Inferred latch for \"op2_o\[24\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[25\] inst_id.v(33) " "Inferred latch for \"op2_o\[25\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[26\] inst_id.v(33) " "Inferred latch for \"op2_o\[26\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[27\] inst_id.v(33) " "Inferred latch for \"op2_o\[27\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[28\] inst_id.v(33) " "Inferred latch for \"op2_o\[28\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[29\] inst_id.v(33) " "Inferred latch for \"op2_o\[29\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[30\] inst_id.v(33) " "Inferred latch for \"op2_o\[30\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[31\] inst_id.v(33) " "Inferred latch for \"op2_o\[31\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[0\] inst_id.v(33) " "Inferred latch for \"op1_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[1\] inst_id.v(33) " "Inferred latch for \"op1_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[2\] inst_id.v(33) " "Inferred latch for \"op1_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425098 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[3\] inst_id.v(33) " "Inferred latch for \"op1_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[4\] inst_id.v(33) " "Inferred latch for \"op1_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[5\] inst_id.v(33) " "Inferred latch for \"op1_o\[5\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[6\] inst_id.v(33) " "Inferred latch for \"op1_o\[6\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[7\] inst_id.v(33) " "Inferred latch for \"op1_o\[7\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[8\] inst_id.v(33) " "Inferred latch for \"op1_o\[8\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[9\] inst_id.v(33) " "Inferred latch for \"op1_o\[9\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[10\] inst_id.v(33) " "Inferred latch for \"op1_o\[10\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[11\] inst_id.v(33) " "Inferred latch for \"op1_o\[11\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[12\] inst_id.v(33) " "Inferred latch for \"op1_o\[12\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[13\] inst_id.v(33) " "Inferred latch for \"op1_o\[13\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[14\] inst_id.v(33) " "Inferred latch for \"op1_o\[14\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[15\] inst_id.v(33) " "Inferred latch for \"op1_o\[15\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[16\] inst_id.v(33) " "Inferred latch for \"op1_o\[16\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[17\] inst_id.v(33) " "Inferred latch for \"op1_o\[17\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[18\] inst_id.v(33) " "Inferred latch for \"op1_o\[18\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[19\] inst_id.v(33) " "Inferred latch for \"op1_o\[19\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[20\] inst_id.v(33) " "Inferred latch for \"op1_o\[20\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[21\] inst_id.v(33) " "Inferred latch for \"op1_o\[21\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[22\] inst_id.v(33) " "Inferred latch for \"op1_o\[22\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[23\] inst_id.v(33) " "Inferred latch for \"op1_o\[23\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[24\] inst_id.v(33) " "Inferred latch for \"op1_o\[24\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[25\] inst_id.v(33) " "Inferred latch for \"op1_o\[25\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[26\] inst_id.v(33) " "Inferred latch for \"op1_o\[26\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[27\] inst_id.v(33) " "Inferred latch for \"op1_o\[27\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[28\] inst_id.v(33) " "Inferred latch for \"op1_o\[28\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[29\] inst_id.v(33) " "Inferred latch for \"op1_o\[29\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[30\] inst_id.v(33) " "Inferred latch for \"op1_o\[30\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[31\] inst_id.v(33) " "Inferred latch for \"op1_o\[31\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425099 "|inst_id"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_addr_o\[0\]\$latch " "Latch rs1_addr_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_addr_o\[1\]\$latch " "Latch rs1_addr_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_addr_o\[2\]\$latch " "Latch rs1_addr_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_addr_o\[3\]\$latch " "Latch rs1_addr_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_addr_o\[4\]\$latch " "Latch rs1_addr_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_addr_o\[0\]\$latch " "Latch rs2_addr_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_addr_o\[1\]\$latch " "Latch rs2_addr_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_addr_o\[2\]\$latch " "Latch rs2_addr_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_addr_o\[3\]\$latch " "Latch rs2_addr_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_addr_o\[4\]\$latch " "Latch rs2_addr_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[0\]\$latch " "Latch op1_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[1\]\$latch " "Latch op1_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[2\]\$latch " "Latch op1_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[3\]\$latch " "Latch op1_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[4\]\$latch " "Latch op1_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[5\]\$latch " "Latch op1_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[6\]\$latch " "Latch op1_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425427 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[7\]\$latch " "Latch op1_o\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[8\]\$latch " "Latch op1_o\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[9\]\$latch " "Latch op1_o\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[10\]\$latch " "Latch op1_o\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[11\]\$latch " "Latch op1_o\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[12\]\$latch " "Latch op1_o\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[13\]\$latch " "Latch op1_o\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[14\]\$latch " "Latch op1_o\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[15\]\$latch " "Latch op1_o\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[16\]\$latch " "Latch op1_o\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[17\]\$latch " "Latch op1_o\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[18\]\$latch " "Latch op1_o\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[19\]\$latch " "Latch op1_o\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[20\]\$latch " "Latch op1_o\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[21\]\$latch " "Latch op1_o\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[22\]\$latch " "Latch op1_o\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[23\]\$latch " "Latch op1_o\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[24\]\$latch " "Latch op1_o\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[25\]\$latch " "Latch op1_o\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[26\]\$latch " "Latch op1_o\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[27\]\$latch " "Latch op1_o\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[28\]\$latch " "Latch op1_o\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425428 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[29\]\$latch " "Latch op1_o\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[30\]\$latch " "Latch op1_o\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_o\[31\]\$latch " "Latch op1_o\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[0\]\$latch " "Latch op2_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[1\]\$latch " "Latch op2_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[2\]\$latch " "Latch op2_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[3\]\$latch " "Latch op2_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[4\]\$latch " "Latch op2_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[5\]\$latch " "Latch op2_o\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[25\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[25\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[6\]\$latch " "Latch op2_o\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[26\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[26\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[7\]\$latch " "Latch op2_o\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[27\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[27\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[8\]\$latch " "Latch op2_o\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[28\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[28\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[9\]\$latch " "Latch op2_o\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[29\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[29\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[10\]\$latch " "Latch op2_o\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[30\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[30\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[11\]\$latch " "Latch op2_o\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[12\]\$latch " "Latch op2_o\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[13\]\$latch " "Latch op2_o\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[14\]\$latch " "Latch op2_o\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[15\]\$latch " "Latch op2_o\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[16\]\$latch " "Latch op2_o\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[17\]\$latch " "Latch op2_o\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425429 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[18\]\$latch " "Latch op2_o\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[19\]\$latch " "Latch op2_o\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[20\]\$latch " "Latch op2_o\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[21\]\$latch " "Latch op2_o\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[22\]\$latch " "Latch op2_o\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[23\]\$latch " "Latch op2_o\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[24\]\$latch " "Latch op2_o\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[25\]\$latch " "Latch op2_o\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[26\]\$latch " "Latch op2_o\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[27\]\$latch " "Latch op2_o\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[28\]\$latch " "Latch op2_o\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[29\]\$latch " "Latch op2_o\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[30\]\$latch " "Latch op2_o\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_o\[31\]\$latch " "Latch op2_o\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd_addr_o\[0\]\$latch " "Latch rd_addr_o\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd_addr_o\[1\]\$latch " "Latch rd_addr_o\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd_addr_o\[2\]\$latch " "Latch rd_addr_o\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd_addr_o\[3\]\$latch " "Latch rd_addr_o\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd_addr_o\[4\]\$latch " "Latch rd_addr_o\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[2\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[2\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd_write_en\$latch " "Latch rd_write_en\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[0\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[0\]" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651314425430 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/inst_id/inst_id.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651314425430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651314425517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651314425779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651314425779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "448 " "Implemented 448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651314425808 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651314425808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651314425808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651314425808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651314425819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 18:27:05 2022 " "Processing ended: Sat Apr 30 18:27:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651314425819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651314425819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651314425819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651314425819 ""}
