{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732831609202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fin EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732831609218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732831609354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732831609354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732831609354 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831609489 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831609489 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831609489 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831609491 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831609491 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831609492 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831609492 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] 3 100000 0 0 " "Implementing clock multiplication of 3, clock division of 100000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831609494 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831609494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732831609569 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732831609587 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732831610067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732831610067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732831610067 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732831610067 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831610076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831610076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831610076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831610076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831610076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732831610076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732831610076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 20 " "No exact pin location assignment(s) for 4 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vi " "Pin Vi not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Vi } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 96 1256 1432 112 "Vi" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831611002 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vd " "Pin Vd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Vd } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 320 1328 1504 336 "Vd" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831611002 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1M " "Pin clk1M not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk1M } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 216 1800 1976 232 "clk1M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831611002 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk40K " "Pin clk40K not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk40K } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 232 1544 1720 248 "clk40K" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk40K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831611002 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732831611002 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The parameters of the PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 9997 " "The value of the parameter \"Min Lock Period\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 9997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 21664 " "The value of the parameter \"Max Lock Period\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 21664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 89 9224 9983 0} { 0 { 0 ""} 0 411 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732831611010 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0} { 0 { 0 ""} 0 411 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831611010 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0} { 0 { 0 ""} 0 411 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831611010 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0} { 0 { 0 ""} 0 411 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831611015 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0} { 0 { 0 ""} 0 411 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831611015 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0} { 0 { 0 ""} 0 89 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831611016 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0} { 0 { 0 ""} 0 89 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831611016 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0} { 0 { 0 ""} 0 89 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831611017 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0} { 0 { 0 ""} 0 89 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831611017 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 6 " "The value of the parameter \"M\" for the PLL atom Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 6" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 9228 " "The value of the parameter \"Min Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 9228" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 19998 " "The value of the parameter \"Max Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 19998" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831611018 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0} { 0 { 0 ""} 0 433 9224 9983 0}  }  } } { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732831611018 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1732831611034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fin.sdc " "Synopsys Design Constraints File file not found: 'fin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732831611521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732831611523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732831611523 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732831611533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732831611533 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732831611540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611618 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611618 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611618 ""}  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -320 536 552 -152 "clk50M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611621 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611621 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611621 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst21\|Antirrebote:inst\|Z  " "Automatically promoted node Antirreboteesquema:inst21\|Antirrebote:inst\|Z " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831611621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Antirreboteesquema:inst21\|Antirrebote:inst\|Selector2~0 " "Destination node Antirreboteesquema:inst21\|Antirrebote:inst\|Selector2~0" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|Antirrebote:inst|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732831611621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1732831611621 ""}  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|Antirrebote:inst|Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831611621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732831612210 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732831612210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732831612214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732831612215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732831612218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732831612220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732831612220 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732831612221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732831612771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732831612779 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732831612779 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732831612783 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732831612783 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732831612783 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 5 9 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 14 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831612791 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732831612791 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732831612791 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 312 688 952 480 "inst1" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1732831612829 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] clk40K~output " "PLL \"derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clk40K~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 312 688 952 480 "inst1" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 232 1544 1720 248 "clk40K" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732831612832 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl " "Input port INCLK\[0\] of node \"Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -320 536 552 -152 "clk50M" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1732831612856 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1732831612856 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 0 " "PLL \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl " "Input port INCLK\[0\] of node \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" is driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -320 536 552 -152 "clk50M" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1732831612868 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1732831612868 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831612878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732831615517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831615926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732831615951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732831617769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831617769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732831618426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732831620648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732831620648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831623731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732831623732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732831623732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732831623775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732831623916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732831624332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732831624481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732831624801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831625541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/Administrador/Documents/GitHub/fin/output_files/fin.fit.smsg " "Generated suppressed messages file F:/Users/Administrador/Documents/GitHub/fin/output_files/fin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732831626501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732831627159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:07:07 2024 " "Processing ended: Thu Nov 28 19:07:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732831627159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732831627159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732831627159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732831627159 ""}
