INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/MB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/MUXB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXB
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/PROD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROD
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/New New New/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
