// Seed: 2144014229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  rpmos (!1, -1, -1'b0);
endmodule
module module_1 #(
    parameter id_9 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output tri id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  inout uwire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output uwire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout reg id_3;
  output wire id_2;
  input wire id_1;
  assign id_18 = 1;
  localparam id_28 = -1;
  always id_3 = 1;
  always_latch force id_5 = (1) & 1;
  assign id_26 = (-1);
  wire id_29;
  ;
  logic ["" : +  -1  +  -1] id_30 = id_28;
  wire id_31[id_9  -  1 : -1];
  wire id_32;
  ;
  parameter id_33 = -1;
  assign id_22 = 1'h0;
  module_0 modCall_1 (
      id_33,
      id_32,
      id_28,
      id_17
  );
  wire id_34;
endmodule
