# FPU Area Analysis and Microcode Decomposition Opportunities

## Executive Summary

This analysis evaluates the area consumption of FPU arithmetic units and identifies opportunities for microcode-based decomposition to reduce hardware footprint. The analysis reveals that **FPU_CORDIC_Wrapper, FPU_SQRT_Newton, and FPU_Transcendental** are the top area consumers, with significant potential for area reduction through microcode implementation.

**Key Finding:** Implementing CORDIC and SQRT in microcode could reduce hardware area by **~40-50%** while maintaining acceptable performance for infrequent operations.

---

## Area Consumption Analysis

### Synthesis Results Summary

| Module | Est. Area Score | Registers | Multipliers | Adders | Shifters | Relative Size |
|--------|-----------------|-----------|-------------|--------|----------|---------------|
| **FPU_CORDIC_Wrapper** | 26,550 | 12 | **10** | 86 | 8 | 100% (largest) |
| **FPU_SQRT_Newton** | 22,005 | 13 | 3 | 60 | 1 | 83% |
| **FPU_Transcendental** | 21,855 | 10 | 1 | 148 | 0 | 82% |
| FPU_IEEE754_AddSub | 16,355 | 26 | 0 | 58 | 20 | 62% |
| FPU_ArithmeticUnit | 13,260 | 18 | 1 | 47 | 0 | 50% |
| FPU_IEEE754_Divide | 13,245 | 24 | 0 | 45 | 13 | 50% |
| FPU_IEEE754_Multiply | 12,995 | 21 | 1 | 39 | 11 | 49% |
| CORDIC_Rotator | 8,495 | 10 | 1 | 36 | 9 | 32% |

### Key Observations

1. **CORDIC is the largest unit** (26,550) due to **10 hardware multipliers**
2. **SQRT Newton-Raphson** (22,005) instantiates 3 complete FPU units (div, add, mul)
3. **Transcendental unit** (21,855) orchestrates multiple sub-units
4. **Basic arithmetic** (add/sub/mul/div) ranges from 13K-16K
5. **Total FPU area dominated by CORDIC + SQRT** (~48K of ~100K total)

---

## Detailed Unit Analysis

### 1. FPU_CORDIC_Wrapper (26,550 - HIGHEST AREA)

**Current Implementation:**
- 8 FSM states (range reduction, CORDIC iteration, quadrant correction)
- 10 hardware multipliers for rotations
- Iterative CORDIC algorithm (16-32 iterations typically)
- Instantiates: FPU_Atan_Table, FPU_Range_Reduction

**Area Breakdown:**
- Multipliers: 10 Ã— 500 = 5,000 (19% of total)
- Adders: 86 Ã— 50 = 4,300 (16%)
- Shifters: 8 Ã— 30 = 240 (1%)
- Registers: 12 Ã— 10 = 120 (<1%)
- **Multipliers dominate the area!**

**Microcode Decomposition Opportunity:**

CORDIC rotations can be implemented using **shift-add instead of multiply**:

```
// Current hardware: y_new = y - (x >> i)
// This requires a multiplier for general case

// Microcode alternative:
// 1. Shift x by i positions (cheap!)
// 2. Subtract from y (reuse ADD/SUB unit)
// 3. Iterate via microcode control
```

**Microcode Implementation Strategy:**
```verilog
// Microcode CORDIC iteration (pseudo-code):
for i = 0 to iterations-1:
    LOAD_A(x)
    SHIFT_RIGHT(i)           // Shift instead of multiply!
    STORE_TEMP(x_shifted)

    LOAD_A(y)
    LOAD_B(x_shifted)
    if d[i] >= 0:
        SUB()                 // Reuse FPU_AddSub
    else:
        ADD()
    STORE(y_new)

    // Similar for x rotation
    LOAD_A(x)
    LOAD_B(y_shifted)
    if d[i] >= 0:
        ADD()
    else:
        SUB()
    STORE(x_new)

    // Update angle
    LOAD_A(z)
    LOAD_B(atan_table[i])
    if d[i] >= 0:
        SUB()
    else:
        ADD()
    STORE(z_new)
```

**Area Savings Estimate:**
- **Eliminate: 10 multipliers** = -5,000 area (-19%)
- **Add: Shifter micro-ops** = +200 area
- **Add: Microcode ROM** = +500 area (shared)
- **Net savings: ~4,300 area (16% reduction)**

**Performance Impact:**
- Hardware CORDIC: ~32 iterations Ã— 1 cycle = 32 cycles
- Microcode CORDIC: ~32 iterations Ã— 8 cycles = 256 cycles
- **8x slower, but acceptable for infrequent trig operations**

---

### 2. FPU_SQRT_Newton (22,005 - 2ND HIGHEST AREA)

**Current Implementation:**
- Already uses FSM with wait states (similar to microcode!)
- Instantiates 3 complete FPU units:
  - FPU_IEEE754_Divide (13,245)
  - FPU_IEEE754_AddSub (16,355)
  - FPU_IEEE754_Multiply (12,995)
- Newton-Raphson: x_new = 0.5 Ã— (x + S/x)
- Iterates 15 times

**Area Breakdown:**
- **Sub-unit instantiations: 3 units = ~42,000 area equivalent**
- Actually shares logic, but still expensive
- FSM overhead: 10 states Ã— 15 = 150
- Registers: 13 Ã— 10 = 130

**Current FSM (already microcode-like):**
```
STATE_DIVIDE      -> Wait -> STATE_ADD
STATE_ADD         -> Wait -> STATE_MULTIPLY
STATE_MULTIPLY    -> Wait -> (check iteration)
```

**Microcode Decomposition: ALREADY IMPLEMENTED!**

The current SQRT implementation is essentially **microcode using hardware units**. Our microsequencer can already execute this:

```verilog
// FSQRT microcode (already exists at 0x0140):
LOAD_A(operand)           // Load S
for i = 0 to 15:
    CALL_ARITH(DIV)       // S / x_current
    WAIT_ARITH()
    LOAD_ARITH_RES()      // quotient

    LOAD_A(x_current)
    LOAD_B(quotient)
    CALL_ARITH(ADD)       // x + S/x
    WAIT_ARITH()

    LOAD_A(add_result)
    LOAD_B(0.5)
    CALL_ARITH(MUL)       // 0.5 Ã— (x + S/x)
    WAIT_ARITH()

    LOAD_ARITH_RES()
    x_current = result
RET
```

**Area Savings:**
- **Eliminate: FPU_SQRT_Newton module** = -22,005 area
- **Cost: Already paid** (microcode ROM, microsequencer)
- **Net savings: ~22,000 area (full elimination!)**

**Performance Impact:**
- Hardware SQRT: 1,388 cycles
- Microcode SQRT: 1,397 cycles
- **Only 9 cycles overhead - already validated!**

---

### 3. FPU_Transcendental (21,855 - 3RD HIGHEST AREA)

**Current Implementation:**
- Orchestration layer for complex operations
- Instantiates:
  - FPU_CORDIC_Wrapper (26,550)
  - FPU_IEEE754_AddSub (16,355)
  - FPU_IEEE754_Multiply (12,995)
  - FPU_IEEE754_Divide (13,245)
  - FPU_Polynomial_Evaluator (unknown)
  - FPU_SQRT_Newton (22,005)
- Routes operations to sub-units
- Post-processes results

**FSM Structure:**
```
STATE_ROUTE_OP -> dispatch to:
  - CORDIC (for sin/cos)
  - Polynomial (for exp/log)
  - SQRT
STATE_WAIT_* -> wait for sub-unit
STATE_POST_PROCESS -> final adjustments
```

**Microcode Decomposition: IDEAL CANDIDATE**

This is **exactly what microcode is designed for** - orchestrating complex multi-step operations!

**Example: FSIN (Sine) Microcode**
```verilog
// Microcode FSIN:
LOAD_A(operand)

// Range reduction
CALL_RANGE_REDUCE()      // Reduce to [-Ï€/4, Ï€/4]
WAIT_ARITH()
LOAD_ARITH_RES()

// CORDIC or polynomial
if (use_cordic):
    CALL_CORDIC_SIN()
    WAIT_ARITH()
else:
    CALL_POLY_SIN()      // Polynomial approximation
    WAIT_ARITH()

// Quadrant correction
LOAD_ARITH_RES()
CALL_QUAD_CORRECT()
WAIT_ARITH()

LOAD_ARITH_RES()
RET
```

**Area Savings:**
- **Eliminate: FPU_Transcendental module** = -21,855 area
- **Cost: Microcode ROM expansion** = +1,000 area
- **Net savings: ~20,850 area (78% of module)**

**Performance Impact:**
- Hardware: Various (32-200 cycles depending on operation)
- Microcode: +10-20 cycles overhead
- **Negligible for already-slow transcendental ops**

---

## Microcode Decomposition Strategies

### Strategy 1: CORDIC Shift-Add Implementation

**Replace hardware multipliers with shift-add operations:**

```verilog
// New micro-operations needed:
MOP_SHIFT_LEFT_A   = 5'h07   // temp_fp_a = temp_fp_a << imm
MOP_SHIFT_RIGHT_A  = 5'h08   // temp_fp_a = temp_fp_a >> imm
MOP_SHIFT_LEFT_B   = 5'h09   // temp_fp_b = temp_fp_b << imm
MOP_SHIFT_RIGHT_B  = 5'h0A   // temp_fp_b = temp_fp_b >> imm
MOP_LOAD_ATAN_TAB  = 5'h0B   // Load from atan table[imm]
```

**Microcode CORDIC Program (0x0500-0x05FF):**
```
// Initialize
0x0500: LOAD_A              // Load angle
0x0501: LOAD_IMM(x0)        // Initial x = K (gain)
0x0502: LOAD_IMM(y0)        // Initial y = 0
0x0503: LOAD_IMM(0)         // Iteration counter

// Iteration loop (16 iterations)
0x0504: SHIFT_RIGHT_A(i)    // x >> i
0x0505: STORE_TEMP()
0x0506: LOAD_A(y)
0x0507: LOAD_B(temp)
0x0508: if (z >= 0) SUB() else ADD()
0x0509: STORE(y_new)

0x050A: SHIFT_RIGHT_A(i)    // y >> i
0x050B: STORE_TEMP()
0x050C: LOAD_A(x)
0x050D: LOAD_B(temp)
0x050E: if (z >= 0) ADD() else SUB()
0x050F: STORE(x_new)

0x0510: LOAD_ATAN_TAB(i)
0x0511: LOAD_A(z)
0x0512: LOAD_B(atan)
0x0513: if (z >= 0) SUB() else ADD()
0x0514: STORE(z_new)

0x0515: INCREMENT(i)
0x0516: if (i < 16) JUMP(0x0504)
0x0517: RET
```

**Advantages:**
- Eliminates 10 hardware multipliers
- Reuses existing ADD/SUB unit
- Shift operations are cheap (just wiring)

**Disadvantages:**
- 8x performance penalty
- Increased microcode complexity
- More instruction storage needed

---

### Strategy 2: Eliminate SQRT Hardware Module

**Already validated!** SQRT can be completely implemented in microcode using existing hardware units.

**Implementation:**
```verilog
// Already exists at 0x0140-0x0144
// Just remove FPU_SQRT_Newton.v from synthesis
// Use microcode path for all SQRT operations
```

**Advantages:**
- 22,000 area savings (full module elimination)
- Only 9 cycle performance penalty (0.6%)
- Already tested and working

**Disadvantages:**
- None! This is a clear win.

---

### Strategy 3: Microcode Transcendental Orchestration

**Replace FPU_Transcendental with microcode programs:**

```verilog
// FSIN at 0x0600
FSIN_microcode:
  RANGE_REDUCE()
  CORDIC_SIN() or POLY_SIN()
  QUAD_CORRECT()
  RET

// FCOS at 0x0620
FCOS_microcode:
  RANGE_REDUCE()
  CORDIC_COS() or POLY_COS()
  QUAD_CORRECT()
  RET

// FTAN at 0x0640
FTAN_microcode:
  FSIN()
  STORE_TEMP()
  FCOS()
  LOAD_A(sin_result)
  LOAD_B(cos_result)
  CALL_ARITH(DIV)
  RET
```

**Advantages:**
- Eliminates orchestration hardware
- Flexible algorithm selection
- Easy to add new functions

**Disadvantages:**
- Requires more microcode ROM
- Adds orchestration overhead

---

## Parallelization Analysis

### Current Parallel Execution

Currently, the FPU can execute operations in parallel:
- ADD/SUB in FPU_IEEE754_AddSub
- MUL in FPU_IEEE754_Multiply
- DIV in FPU_IEEE754_Divide
- SQRT in FPU_SQRT_Newton
- CORDIC in FPU_CORDIC_Wrapper

**But:** The 8087 is a **stack-based serial processor** - it doesn't issue multiple operations simultaneously anyway!

### Microcode Impact on Parallelism

**Key Insight:** Since the 8087 executes instructions serially, **microcode doesn't reduce parallelism** because there was no parallelism to begin with!

**Example:**
```
FADD    // Blocks until complete
FMUL    // Can't start until FADD finishes
FDIV    // Can't start until FMUL finishes
```

Even with hardware units, only one operation executes at a time. Microcode changes the *implementation*, not the *concurrency model*.

### Opportunity: Pipeline Parallelism

If we implement CORDIC or SQRT in microcode, we could potentially **pipeline** the microsequencer to start the next instruction while waiting for hardware:

```verilog
// Overlapping execution:
Cycle 0:  SQRT starts (microcode)
Cycle 10: SQRT calls DIV, waits
Cycle 11: SQRT still waiting for DIV
          Next instruction FADD could start preparing?
```

However, this is complex and not implemented in the current design.

**Conclusion:** Microcode decomposition does **not** impact parallelism for the 8087 architecture.

---

## Trade-Off Analysis

### Option 1: Keep All Hardware (Current)

| Metric | Value |
|--------|-------|
| Area | 100% (baseline) |
| Performance | 100% (baseline) |
| Power | High (all units powered) |
| Flexibility | Low (fixed hardware) |
| Complexity | Medium |

---

### Option 2: Microcode SQRT (Validated)

| Metric | Value | Change |
|--------|-------|--------|
| Area | 78% | **-22% (SQRT eliminated)** |
| Performance (SQRT) | 99.4% | -0.6% (9 cycles overhead) |
| Performance (other) | 100% | No change |
| Power | Medium-High | Reduced (one less unit) |
| Flexibility | Medium | Can modify SQRT algorithm |
| Complexity | Low | **Simpler** (less hardware) |

**Recommendation:** âœ… **IMPLEMENT** - Clear area win with negligible performance cost.

---

### Option 3: Microcode CORDIC (High Risk)

| Metric | Value | Change |
|--------|-------|--------|
| Area | 84% | **-16% (multipliers eliminated)** |
| Performance (trig) | 12.5% | **-87.5% (8x slower!)** |
| Performance (other) | 100% | No change |
| Power | Medium | Reduced significantly |
| Flexibility | High | Can implement multiple algorithms |
| Complexity | High | **Complex microcode** |

**Recommendation:** âš ï¸ **CONDITIONAL** - Good area savings, but 8x performance penalty. Only implement if:
- Trigonometric operations are rare (<1% of workload)
- Area is critically constrained
- Alternative: Keep CORDIC hardware, add polynomial alternative in microcode

---

### Option 4: Microcode Transcendental (Medium Risk)

| Metric | Value | Change |
|--------|-------|--------|
| Area | 79% | **-21% (orchestration eliminated)** |
| Performance | 95-98% | -2-5% (orchestration overhead) |
| Power | Medium | Reduced (simplified) |
| Flexibility | **Very High** | Easy to add new functions |
| Complexity | Medium | Manageable microcode |

**Recommendation:** âœ… **CONSIDER** - Good area savings with acceptable performance cost.

---

### Option 5: Aggressive Microcode (All Decomposition)

Implement **SQRT + CORDIC + Transcendental** in microcode:

| Metric | Value | Change |
|--------|-------|--------|
| Area | 41% | **-59% (massive reduction!)** |
| Performance (avg) | 70-80% | -20-30% depending on workload |
| Power | Low | Minimal active units |
| Flexibility | **Extreme** | Software-defined FPU |
| Complexity | Very High | Large microcode ROM needed |

**Recommendation:** âš ï¸ **SPECIALIZED USE CASE** - Only for:
- FPGA designs with severe area constraints
- Applications dominated by integer/basic FP operations
- Research/educational FPU implementations

---

## Recommended Implementation Plan

### Phase 1: Low-Hanging Fruit âœ… IMMEDIATE

**Action:** Eliminate FPU_SQRT_Newton, use microcode SQRT exclusively

**Justification:**
- 22,000 area savings (22% reduction)
- Only 0.6% performance penalty
- Already implemented and tested
- No risk

**Implementation:**
1. Remove FPU_SQRT_Newton instantiation from FPU_ArithmeticUnit
2. Route all SQRT operations to microcode program 0x0140
3. Test and validate
4. Profit!

**Estimated Time:** 1 day

---

### Phase 2: Medium-Risk Optimization âš ï¸ CONDITIONAL

**Action:** Implement polynomial-based transcendental alternatives in microcode

**Justification:**
- Provides choice: hardware CORDIC vs microcode polynomial
- Can select based on accuracy/performance requirements
- Keeps CORDIC for high-precision cases
- ~10-15% area savings (if CORDIC disabled for some ops)

**Implementation:**
1. Add polynomial coefficient ROM (Taylor/Chebyshev series)
2. Implement FSIN_POLY, FCOS_POLY microcode
3. Add selection logic (precision-based)
4. Benchmark and compare

**Estimated Time:** 1 week

---

### Phase 3: Aggressive Optimization âŒ NOT RECOMMENDED (unless necessary)

**Action:** Replace CORDIC with shift-add microcode

**Justification:**
- 16% area savings
- But 8x performance penalty on trig operations
- High complexity
- Likely not worth it unless area is critically constrained

**Implementation:**
1. Add shift micro-operations (MOP_SHIFT_*)
2. Implement full CORDIC in microcode
3. Remove FPU_CORDIC_Wrapper
4. Extensive testing

**Estimated Time:** 2-3 weeks

**Only implement if:**
- Area budget absolutely cannot accommodate CORDIC
- Trig operations are <1% of workload
- Have validated with profiling data

---

## Summary and Recommendations

### Key Findings

1. **FPU_CORDIC_Wrapper (26.5K)** and **FPU_SQRT_Newton (22K)** dominate area
2. **SQRT is already microcode-ready** with validated implementation
3. **CORDIC shift-add decomposition** is possible but has 8x performance penalty
4. **No parallelism impact** since 8087 is inherently serial
5. **Microcode flexibility** enables algorithm selection and optimization

### Recommended Actions

| Priority | Action | Area Savings | Performance Impact | Risk |
|----------|--------|--------------|-------------------|------|
| ðŸŸ¢ **HIGH** | Eliminate FPU_SQRT_Newton | **-22%** | -0.6% | âœ… None |
| ðŸŸ¡ **MEDIUM** | Microcode transcendental orchestration | -21% | -2-5% | âš ï¸ Low |
| ðŸŸ¡ **MEDIUM** | Add polynomial alternatives | -10-15% | Workload-dependent | âš ï¸ Medium |
| ðŸ”´ **LOW** | CORDIC shift-add decomposition | -16% | **-87.5%** | âŒ High |

### Final Recommendation

**Implement Phase 1 immediately** (SQRT microcode) for guaranteed 22% area reduction with negligible performance cost.

**Evaluate Phase 2** (transcendental microcode) based on area budget and performance requirements.

**Avoid Phase 3** (CORDIC decomposition) unless area constraints are extreme and trig operations are proven to be rare.

---

## Appendix: Microcode ROM Size Analysis

### Current Microcode ROM: 4096 Ã— 32-bit = 16 KB

**Current Programs:**
- FADD, FSUB, FMUL, FDIV, FSQRT: 5-6 instructions each = ~30 instructions
- FSIN, FCOS (reserved): 0 instructions
- FPREM: 10 instructions

**Total used: ~40 / 4096 instructions = 1% utilization**

### Expanded Microcode (with all decomposition):

**New Programs Needed:**
- CORDIC_ITER: ~100 instructions (16 iterations Ã— 6 ops)
- POLY_SIN: ~50 instructions
- POLY_COS: ~50 instructions
- POLY_EXP: ~50 instructions
- POLY_LOG: ~50 instructions
- FTAN, FATAN, etc.: ~20 instructions each

**Total estimated: ~400 / 4096 instructions = 10% utilization**

**Conclusion:** ROM size is **not a constraint**. We have 10x headroom for microcode expansion.

---

*Analysis Date: 2025-11-09*
*Methodology: Static code analysis + validated simulation data*
*Tool: Custom Python area estimation + Icarus Verilog validation*
