/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#include <bcmdrd/bcmdrd_types.h>
#include <bcmdrd/bcmdrd_chip.h>
#include <bcmdrd/bcmdrd_field.h>
#include <bcmdrd/chip/bcm56780_a0_defs.h>
#include <bcmdrd/chip/bcm56780_a0_sig.h>

/* Block types */
extern const char *bcm56780_a0_drd_blktype_names[];
extern const int bcm56780_a0_drd_blktype_start_idx[];

/* Block structures */
extern bcmdrd_block_t bcm56780_a0_drd_blocks[];

/* Symbol table */
#if BCMDRD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
extern bcmdrd_symbols_t bcm56780_a0_drd_symbols;
#endif

/* Declare function first to prevent compiler warnings */
extern uint32_t
bcm56780_a0_drd_blockport_addr(int block, int lane, uint32_t offset,
                               uint32_t idx);

/* Declare function first to prevent compiler warnings */
extern int
bcm56780_a0_drd_addr_decode(const bcmdrd_symbol_t *symbol,
                            int block, uint32_t addr,
                            uint32_t *idx, uint32_t *lane);

/* Declare function first to prevent compiler warnings */
extern bcmdrd_port_num_domain_t
bcm56780_a0_drd_port_num_domain(bcmdrd_sid_t sid, int blktype);

/* Declare function first to prevent compiler warnings */
extern int
bcm56780_a0_drd_blktype_from_porttype(bcmdrd_port_type_t ptype);

static bcmdrd_chip_param_t bcm56789_a0_chip_params[] = {
    { NULL }
};

static bcmdrd_chip_mod_t bcm56789_a0_chip_mods[] = {
    { .sid = TOP_MACSEC_CTRL0r, .valid = { true, 0 } },
    { .sid = ESEC_CONFIGr, .valid = { true, 0 } },
    { .sid = ESEC_CTRLr, .valid = { true, 0 } },
    { .sid = ESEC_CW_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_CW_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_EGRESS_MTU_FOR_MGMT_PKTr, .valid = { true, 0 } },
    { .sid = ESEC_ERROR_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ESEC_ERROR_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_DATA_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ENC_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ENC_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ENC_DATA_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_ICV_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_CONTROLr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_IV_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_IV_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG0r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG1r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG2r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REG3r, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_OVR_KEY_REGr, .valid = { true, 0 } },
    { .sid = ESEC_FIPS_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_HASH_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_ICF_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_ICF_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_IDF_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_IDF_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_MISCm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_MISC_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_ROLLOVER_FIFOm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SAm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SA_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SCm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_CTRLm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_CTRL_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_UNCTRLm, .valid = { true, 0 } },
    { .sid = ESEC_MIB_SC_UNCTRL_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_NEW_DEST_PORT_CONFIGr, .valid = { true, 0 } },
    { .sid = ESEC_ODF_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_ODF_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_PN_THDr, .valid = { true, 0 } },
    { .sid = ESEC_PN_XPN_THD_MASKr, .valid = { true, 0 } },
    { .sid = ESEC_PORT_MODE_CREDITr, .valid = { true, 0 } },
    { .sid = ESEC_SA_EXPIRE_STATUSm, .valid = { true, 0 } },
    { .sid = ESEC_SA_HASH_TABLEm, .valid = { true, 0 } },
    { .sid = ESEC_SA_TABLEm, .valid = { true, 0 } },
    { .sid = ESEC_SA_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_SC_TABLEm, .valid = { true, 0 } },
    { .sid = ESEC_SC_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_SPAREr, .valid = { true, 0 } },
    { .sid = ESEC_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_SVTAG_ETYPEr, .valid = { true, 0 } },
    { .sid = ESEC_TAG_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ESEC_TAG_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ESEC_XPN_THDr, .valid = { true, 0 } },
    { .sid = ISEC_AES_CALC_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_AES_CALC_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_AES_CALC_ICV_REGr, .valid = { true, 0 } },
    { .sid = ISEC_AES_ICV_FAIL_CNTr, .valid = { true, 0 } },
    { .sid = ISEC_AES_ICV_FAIL_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_AES_RCV_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_AES_RCV_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_AES_RCV_ICV_REGr, .valid = { true, 0 } },
    { .sid = ISEC_CB_STR_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_CB_STR_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_CW_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_CW_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_ERROR_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ISEC_ERROR_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_ESP_PROTOCOLr, .valid = { true, 0 } },
    { .sid = ISEC_ETYPE_MAX_LENr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_DATA_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ENC_DATA_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ENC_DATA_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ENC_DATA_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ICV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ICV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_ICV_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_CONTROLr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_IV_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_IV_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG0r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG1r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG2r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REG3r, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_OVR_KEY_REGr, .valid = { true, 0 } },
    { .sid = ISEC_FIPS_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_HASH_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_ICF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_ICF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_IDF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_IDF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = ISEC_IPSEC_UDP_DESTPORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_IPSEC_UDP_SRCPORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_IPV4_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_IPV6_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_IP_INTF_ERR_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DAr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_0r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_1r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_2r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_3r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_4r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_5r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_6r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_DA_7r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_ETYPE_0r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_CFG_ETYPE_1r, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_ETYPE_1STr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_ETYPE_2NDr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_RANGE_HIGHr, .valid = { true, 0 } },
    { .sid = ISEC_MGMTRULE_DA_RANGE_LOWr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_ROLLOVER_FIFOm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SAm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SA_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SCm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SC_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_1m, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_1_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_2m, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_CTRL_2_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_UNCTRLm, .valid = { true, 0 } },
    { .sid = ISEC_MIB_SP_UNCTRL_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_MISC_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_MPLS_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_MTU_FAIL_CNTr, .valid = { true, 0 } },
    { .sid = ISEC_NEW_DEST_PORT_CONFIGr, .valid = { true, 0 } },
    { .sid = ISEC_NIV_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_ODF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_ODF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PAD_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_PBB_TPIDr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK0_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK0_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK1_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK1_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PCF_BANK_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PDF_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_PDF_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PE_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_PN_EXPIRE_THDr, .valid = { true, 0 } },
    { .sid = ISEC_PORT_COUNTERSm, .valid = { true, 0 } },
    { .sid = ISEC_PORT_COUNTERS_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_PP_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_PTP_DEST_PORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_PTP_ETYPEr, .valid = { true, 0 } },
    { .sid = ISEC_REPLAY_DUPREJ_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_RUD_MGMT_RULE_CTRLr, .valid = { true, 0 } },
    { .sid = ISEC_SA_EXPIRE_STATUSm, .valid = { true, 0 } },
    { .sid = ISEC_SA_HASH_TABLEm, .valid = { true, 0 } },
    { .sid = ISEC_SA_TABLEm, .valid = { true, 0 } },
    { .sid = ISEC_SA_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SCTCAM_HIT_COUNTm, .valid = { true, 0 } },
    { .sid = ISEC_SCTCAM_HIT_COUNT_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SCTCAM_SER_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SC_MAP_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SC_TABLEm, .valid = { true, 0 } },
    { .sid = ISEC_SC_TABLE_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SC_TCAMm, .valid = { true, 0 } },
    { .sid = ISEC_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = ISEC_SER_SCAN_CONFIGr, .valid = { true, 0 } },
    { .sid = ISEC_SER_SCAN_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SPAREr, .valid = { true, 0 } },
    { .sid = ISEC_SPTCAM_HIT_COUNTm, .valid = { true, 0 } },
    { .sid = ISEC_SPTCAM_HIT_COUNT_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SPTCAM_SER_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SP_MAP_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SP_POLICY_ECC_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_SP_TCAMm, .valid = { true, 0 } },
    { .sid = ISEC_SVTAG_CPU_FLEX_MAPm, .valid = { true, 0 } },
    { .sid = ISEC_TAG_FIFO_INTRr, .valid = { true, 0 } },
    { .sid = ISEC_TAG_FIFO_STATUSr, .valid = { true, 0 } },
    { .sid = ISEC_TCP_PROTOCOLr, .valid = { true, 0 } },
    { .sid = ISEC_TPID_0r, .valid = { true, 0 } },
    { .sid = ISEC_TPID_1r, .valid = { true, 0 } },
    { .sid = ISEC_UDP_PROTOCOLr, .valid = { true, 0 } },
    { .sid = ISEC_VXLANSEC_DEST_PORT_NOr, .valid = { true, 0 } },
    { .sid = ISEC_XPN_EXPIRE_THDr, .valid = { true, 0 } },
    { .sid = MACSEC_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_CURRENT_TIMERr, .valid = { true, 0 } },
    { .sid = MACSEC_ECC_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_ESEC_ISEC_STATUSr, .valid = { true, 0 } },
    { .sid = MACSEC_GEN_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_HW_RESET_CONTROLr, .valid = { true, 0 } },
    { .sid = MACSEC_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = MACSEC_INTR_FIFO_COUNTr, .valid = { true, 0 } },
    { .sid = MACSEC_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = MACSEC_MEM_CTRL_1r, .valid = { true, 0 } },
    { .sid = MACSEC_MEM_CTRL_2r, .valid = { true, 0 } },
    { .sid = MACSEC_MIB_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = MACSEC_MIB_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = MACSEC_MIB_MODEr, .valid = { true, 0 } },
    { .sid = MACSEC_SECTAG_ETYPEr, .valid = { true, 0 } },
    { .sid = MACSEC_SPAREr, .valid = { true, 0 } },
    { .sid = MACSEC_TDM_2_CALENDARm, .valid = { true, 0 } },
    { .sid = MACSEC_TDM_CALENDARm, .valid = { true, 0 } },
    { .sid = MACSEC_TDM_WRAP_PTRr, .valid = { true, 0 } },
    { .sid = MACSEC_TIME_TICKr, .valid = { true, 0 } },
    { .sid = MACSEC_TIME_TICK_CTRLr, .valid = { true, 0 } },
    { .sid = MACSEC_VERSION_IDr, .valid = { true, 0 } },
    { .sid = SC_CAM_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = SC_CAM_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = SC_CAM_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = SC_MAP_TABLEm, .valid = { true, 0 } },
    { .sid = SP_CAM_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = SP_CAM_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = SP_CAM_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = SUB_PORT_MAP_TABLEm, .valid = { true, 0 } },
    { .sid = SUB_PORT_POLICY_TABLEm, .valid = { true, 0 } },
    { .sid = BCMDRD_INVALID_ID }
};

static bcmdrd_chip_profile_t bcm56789_a0_chip_profile = {
    bcm56789_a0_chip_params,
    bcm56789_a0_chip_mods
};

/* Declare function first to prevent compiler warnings */
extern uint32_t
bcm56780_a0_drd_pipe_info(const bcmdrd_chip_info_t *cinfo,
                          bcmdrd_pipe_info_t *pi,
                          bcmdrd_pipe_info_type_t pi_type);

/* Variable register array info */
extern bcmdrd_numel_info_t bcm56780_a0_drd_numel_info;

/* Chip information structure */
bcmdrd_chip_info_t bcm56789_a0_drd_chip_info = {

    /* Register file digest. */
    BCM56780_A0_SIGNATURE,

    /* HMI protocol (typically S-bus address format version). */
    4,

    /* HMI block (typically CMIC block number). */
    CMIC_BLOCK,

    /* Other (non-HMI) block types */
    20,
    bcm56780_a0_drd_blktype_names,
    bcm56780_a0_drd_blktype_start_idx,

    /* Other (non-HMI) blocks */
    45,
    bcm56780_a0_drd_blocks,

    /* Valid ports for this chip */
    {
        /* Valid physical ports for this chip */
        {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}},
        /* Valid logical ports for this chip */
        {{0xffffffff, 0xffffffff, 0x0000ffff}},
        /* Valid MMU ports for this chip */
        {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}}
    },

    /* Chip flags */
    BCMDRD_CHIP_FLAG_VARIANT |
    CHIP_FLAG_MTOP |
    0,

#if BCMDRD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
    /* Use the static per-chip symbol tables */
    &bcm56780_a0_drd_symbols,
#endif

    /* Variable register array info */
    &bcm56780_a0_drd_numel_info,

    /* Chip profile */
    &bcm56789_a0_chip_profile,

    /* Address calculation override */
    bcm56780_a0_drd_blockport_addr,

    /* Address decoder override */
    bcm56780_a0_drd_addr_decode,

    /* Port number domain */
    bcm56780_a0_drd_port_num_domain,

    /* Get device-specific block type from generic port type */
    bcm56780_a0_drd_blktype_from_porttype,

    /* Pipe info */
    bcm56780_a0_drd_pipe_info

};
