Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 28 13:36:34 2022
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+--------------------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal       |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------+--------------------------------+------------------+----------------+--------------+
|  s_en_BUFG           | state/led1_out            | blink/led_i_1_n_0              |                1 |              1 |         1.00 |
|  s_en_BUFG           | state/test4_out           | blink/test_i_1_n_0             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | state/test21_out          |                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                           |                                |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | state/s_letter[6]_i_1_n_0 | RESET_IBUF                     |                4 |              7 |         1.75 |
|  s_en_BUFG           |                           | RESET_IBUF                     |                5 |             11 |         2.20 |
|  s_en_BUFG           |                           |                                |                7 |             13 |         1.86 |
|  s_en_BUFG           | dbcC/state                | dbcC/count[31]_i_1__0_n_0      |                8 |             31 |         3.88 |
|  s_en_BUFG           | dbcD/state                | dbcD/count[31]_i_1__1_n_0      |                8 |             31 |         3.88 |
|  s_en_BUFG           | dbcU/state                | dbcU/count[31]_i_1_n_0         |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                           | clk_en0/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------------+---------------------------+--------------------------------+------------------+----------------+--------------+


