============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Dec 26 2023  02:01:55 pm
  Module:                 multiplier
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                Type     Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
b[1]                         in port        8 16.1    0    +0       0 F 
mul_13_19_g447/A2                                         +22      22   
mul_13_19_g447/ZN            NAND2_X1       2  4.1    8   +10      33 R 
mul_13_19_g425/A2                                         +14      47   
mul_13_19_g425/ZN            NOR2_X1        2  5.7    8   +12      58 F 
mul_13_19_g417/A                                          +14      72   
mul_13_19_g417/ZN            AOI21_X1       1  3.1   15   +24      97 R 
mul_13_19_cdnfadd_003_0/CI                                +19     116   
mul_13_19_cdnfadd_003_0/S    FA_X1          1  3.7   11   +58     174 F 
mul_13_19_cdnfadd3/B                                      +24     198   
mul_13_19_cdnfadd3/CO        FA_X1          1  3.0   10   +43     241 F 
mul_13_19_cdnfadd4/CI                                     +19     260   
mul_13_19_cdnfadd4/CO        FA_X1          1  3.0   10   +38     298 F 
mul_13_19_cdnfadd5/CI                                     +19     317   
mul_13_19_cdnfadd5/CO        FA_X1          1  3.0   10   +38     355 F 
mul_13_19_cdnfadd6/CI                                     +19     374   
mul_13_19_cdnfadd6/CO        FA_X1          1  3.0   10   +38     412 F 
mul_13_19_cdnfadd7/CI                                     +19     431   
mul_13_19_cdnfadd7/CO        FA_X1          1  3.0   10   +38     470 F 
mul_13_19_cdnfadd8/CI                                     +19     488   
mul_13_19_cdnfadd8/CO        FA_X1          1  3.0   10   +38     527 F 
mul_13_19_cdnfadd9/CI                                     +19     546   
mul_13_19_cdnfadd9/CO        FA_X1          1  3.0   10   +38     584 F 
mul_13_19_cdnfadd10/CI                                    +19     603   
mul_13_19_cdnfadd10/CO       FA_X1          1  3.0   10   +38     641 F 
mul_13_19_cdnfadd11/CI                                    +19     660   
mul_13_19_cdnfadd11/CO       FA_X1          1  3.0   10   +38     698 F 
mul_13_19_cdnfadd12/CI                                    +19     717   
mul_13_19_cdnfadd12/CO       FA_X1          1  3.0   10   +38     756 F 
mul_13_19_cdnfadd13/CI                                    +19     774   
mul_13_19_cdnfadd13/CO       FA_X1          1  3.0   10   +38     813 F 
mul_13_19_cdnfadd14/CI                                    +19     832   
mul_13_19_cdnfadd14/S        FA_X1          1  1.4    7   +62     893 R 
product_reg[14]/D            DFFR_X1                       +9     902   
product_reg[14]/CK           setup                 1000  +138    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  async                                    R 
------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[1]
End-point    : product_reg[14]/D

