/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [9:0] _02_;
  wire [2:0] _03_;
  reg [2:0] _04_;
  wire [6:0] _05_;
  reg [6:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[16] & in_data[50]);
  assign celloutsig_1_0z = ~(in_data[114] & in_data[163]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[181]);
  assign celloutsig_1_6z = ~(celloutsig_1_5z & celloutsig_1_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_8z & celloutsig_1_13z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z & celloutsig_0_3z);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_1z);
  assign celloutsig_0_33z = celloutsig_0_23z ^ _00_;
  assign celloutsig_0_34z = celloutsig_0_22z[3] ^ celloutsig_0_12z;
  assign celloutsig_1_19z = celloutsig_1_13z ^ celloutsig_1_7z;
  assign celloutsig_0_19z = in_data[33] ^ celloutsig_0_9z[9];
  assign celloutsig_0_21z = celloutsig_0_5z ^ celloutsig_0_18z;
  assign celloutsig_0_32z = ~(celloutsig_0_6z ^ celloutsig_0_31z[4]);
  assign celloutsig_0_3z = ~(_01_ ^ in_data[27]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z ^ celloutsig_1_3z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_38z[1:0], celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_38z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= { _03_[2], _01_, celloutsig_0_0z };
  reg [5:0] _25_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _25_ <= 6'h00;
    else _25_ <= in_data[51:46];
  assign { _03_[2], _01_, _00_, _05_[2:0] } = _25_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_0z, _03_[2], _01_, _00_, _05_[2:0] };
  assign celloutsig_0_38z = { in_data[73:72], celloutsig_0_2z } & { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_30z = { celloutsig_0_22z[6:2], celloutsig_0_25z, celloutsig_0_6z } & { in_data[89:86], celloutsig_0_24z };
  assign celloutsig_0_9z = in_data[20:11] / { 1'h1, celloutsig_0_6z, celloutsig_0_7z, _04_, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[170:168] >= in_data[167:165];
  assign celloutsig_1_5z = { in_data[149:146], celloutsig_1_2z, celloutsig_1_2z } >= in_data[133:128];
  assign celloutsig_0_6z = in_data[51:45] >= { in_data[6:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_25z = { _01_, _00_, _05_[2:1] } >= { celloutsig_0_9z[4:3], celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_27z = { celloutsig_0_4z[9:0], celloutsig_0_6z, celloutsig_0_26z } >= { celloutsig_0_22z[7:1], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_4z[8:7], celloutsig_0_3z, celloutsig_0_12z } && _06_[6:3];
  assign celloutsig_0_16z = { in_data[50:43], celloutsig_0_6z, _04_, _06_, celloutsig_0_5z } && { _03_[2], _01_, _00_, _05_[2:1], celloutsig_0_15z, celloutsig_0_0z, _04_, celloutsig_0_7z, celloutsig_0_10z, _03_[2], _01_, _00_, _05_[2:0] };
  assign celloutsig_0_5z = { in_data[50:42], celloutsig_0_0z } < celloutsig_0_4z[9:0];
  assign celloutsig_0_2z = in_data[95:93] < _05_[2:0];
  assign celloutsig_0_35z = { celloutsig_0_24z[2:1], celloutsig_0_32z, celloutsig_0_23z } * { celloutsig_0_20z[2], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_33z };
  assign celloutsig_0_43z = { _02_[8:7], celloutsig_0_6z } != { _02_[9:8], celloutsig_0_32z };
  assign celloutsig_1_4z = { in_data[174:172], celloutsig_1_3z } != { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_44z = celloutsig_0_30z[3:0] !== { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_34z };
  assign celloutsig_1_2z = in_data[152:146] !== { in_data[112:108], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[41:38], celloutsig_0_5z } !== { _04_[2:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_11z = { _00_, _05_[2:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z } !== celloutsig_0_9z[8:0];
  assign celloutsig_0_23z = { in_data[32:27], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z } !== { celloutsig_0_4z[6:1], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_3z, _06_ };
  assign celloutsig_1_13z = | { celloutsig_1_10z[4:0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_7z = | { _03_[2], _01_, _00_, _05_[2:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_18z = celloutsig_0_9z[5] & celloutsig_0_9z[7];
  assign celloutsig_0_26z = celloutsig_0_19z & celloutsig_0_0z;
  assign celloutsig_0_4z = { in_data[69:59], celloutsig_0_0z } << in_data[62:51];
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z } << { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_4z[9:2], celloutsig_0_2z, celloutsig_0_21z } << { in_data[46:38], celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z } << { _01_, _00_, _05_[2] };
  assign celloutsig_0_31z = { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_5z } << { celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_15z = { _04_[2], celloutsig_0_7z, celloutsig_0_7z } ~^ { in_data[12:11], celloutsig_0_10z };
  assign celloutsig_0_20z = { _01_, celloutsig_0_6z, celloutsig_0_0z } ~^ { _05_[1:0], celloutsig_0_6z };
  assign _03_[1:0] = { _01_, celloutsig_0_0z };
  assign _05_[6:3] = { celloutsig_0_0z, _03_[2], _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
