// Seed: 3557266031
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1
);
  wire id_3;
  ;
  assign id_1 = -1 !== 1'h0;
  wire id_4;
  always @(*) begin : LABEL_0
    id_1 = id_0;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
