PPA Report for multi_stage_arith_shifter_valid_ready.v (Module: multi_stage_arith_shifter_valid_ready)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 30
FF Count: 38
IO Count: 42
Cell Count: 164

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 606.06 MHz
Reg-to-Reg Critical Path Delay: 1.462 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
