{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488688983559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488688983566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 22:43:03 2017 " "Processing started: Sat Mar 04 22:43:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488688983566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488688983566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_module -c lcd_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_module -c lcd_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488688983566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488688984204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488688984205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.bdf" "" { Schematic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/lcd_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488689005474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488689005474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_entry_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_entry_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_entry_to_lcd " "Found entity 1: write_entry_to_lcd" {  } { { "write_entry_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/write_entry_to_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488689005478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488689005478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488689005481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488689005481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488689005483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488689005483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_module " "Elaborating entity \"lcd_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488689005536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_entry_to_lcd write_entry_to_lcd:inst " "Elaborating entity \"write_entry_to_lcd\" for hierarchy \"write_entry_to_lcd:inst\"" {  } { { "lcd_module.bdf" "inst" { Schematic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/lcd_module.bdf" { { 112 328 536 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488689005538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_entry_to_lcd.v(155) " "Verilog HDL assignment warning at write_entry_to_lcd.v(155): truncated value with size 32 to match size of target (5)" {  } { { "write_entry_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/write_entry_to_lcd.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488689005540 "|lcd_module|write_entry_to_lcd:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_entry_to_lcd.v(157) " "Verilog HDL assignment warning at write_entry_to_lcd.v(157): truncated value with size 32 to match size of target (7)" {  } { { "write_entry_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/write_entry_to_lcd.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488689005541 "|lcd_module|write_entry_to_lcd:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_entry_to_lcd.v(195) " "Verilog HDL assignment warning at write_entry_to_lcd.v(195): truncated value with size 32 to match size of target (5)" {  } { { "write_entry_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/write_entry_to_lcd.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488689005542 "|lcd_module|write_entry_to_lcd:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write_entry_to_lcd.v(197) " "Verilog HDL assignment warning at write_entry_to_lcd.v(197): truncated value with size 32 to match size of target (7)" {  } { { "write_entry_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/write_entry_to_lcd.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488689005543 "|lcd_module|write_entry_to_lcd:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst2 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst2\"" {  } { { "lcd_module.bdf" "inst2" { Schematic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/lcd_module.bdf" { { 48 112 264 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488689005641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider.v(23) " "Verilog HDL assignment warning at clock_divider.v(23): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/clock_divider.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488689005642 "|lcd_module|clock_divider:inst2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "lcd_module.bdf" "" { Schematic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/lcd_module.bdf" { { 352 704 880 368 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488689006847 "|lcd_module|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "lcd_module.bdf" "" { Schematic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/lcd_module.bdf" { { 392 720 896 408 "on" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488689006847 "|lcd_module|on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488689006847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488689007005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488689008650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488689008650 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "show_result " "No output dependent on input pin \"show_result\"" {  } { { "lcd_module.bdf" "" { Schematic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/Libros/TutorialesTerasic/LCD_Module/lcd_module.bdf" { { 344 96 264 360 "show_result" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488689008776 "|lcd_module|show_result"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1488689008776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488689008777 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488689008777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488689008777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488689008777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488689008823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 22:43:28 2017 " "Processing ended: Sat Mar 04 22:43:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488689008823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488689008823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488689008823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488689008823 ""}
