<profile>

<section name = "Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'" level="0">
<item name = "Date">Sun Mar  2 10:35:41 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">yuv_filter_soultion4</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">120080, 7372880, 1.201 ms, 73.729 ms, 120003, 7372803, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">120078, 7372878, 82, 3, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 752, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 391, -</column>
<column name="Register">-, -, 755, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_5ns_15ns_15_4_1_U20">mac_muladd_8ns_5ns_15ns_15_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_7ns_8ns_15_4_1_U18">mac_muladd_8ns_7ns_8ns_15_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_7s_8ns_15_4_1_U17">mac_muladd_8ns_7s_8ns_15_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_8s_16s_16_4_1_U19">mac_muladd_8ns_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8s_16s_16_4_1_U21">mac_muladd_8ns_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln76_1_fu_293_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln76_fu_263_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln79_1_fu_331_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln79_fu_347_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln81_1_fu_341_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln81_fu_366_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln82_fu_395_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln83_fu_424_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_2_fu_671_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln84_3_fu_663_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln84_4_fu_624_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln86_1_fu_596_p2">+, 0, 0, 23, 16, 16</column>
<column name="grp_fu_753_p2">+, 0, 0, 23, 16, 16</column>
<column name="grp_fu_763_p2">+, 0, 0, 15, 15, 8</column>
<column name="p_yuv_channels_ch1_din">+, 0, 0, 15, 8, 5</column>
<column name="sub_ln85_fu_543_p2">-, 0, 0, 20, 15, 15</column>
<column name="sub_ln86_1_fu_583_p2">-, 0, 0, 14, 14, 14</column>
<column name="sub_ln86_fu_566_p2">-, 0, 0, 14, 1, 14</column>
<column name="ap_block_pp0_stage0_01001_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp6">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1261">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1265">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln76_fu_257_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln79_fu_280_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="lshr_ln81_fu_464_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="lshr_ln82_fu_488_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="lshr_ln83_fu_512_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln61_fu_285_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln76_fu_299_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln85_fu_709_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln86_fu_722_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter27">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 32, 64</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_148">9, 2, 32, 64</column>
<column name="m_axi_gmem_0_ARADDR">20, 4, 64, 256</column>
<column name="p_yuv_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch3_blk_n">9, 2, 1, 2</column>
<column name="x_fu_144">9, 2, 16, 32</column>
<column name="y_fu_140">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_902">8, 0, 8, 0</column>
<column name="G_reg_885">8, 0, 8, 0</column>
<column name="G_reg_885_pp0_iter26_reg">8, 0, 8, 0</column>
<column name="R_reg_868">8, 0, 8, 0</column>
<column name="R_reg_868_pp0_iter26_reg">8, 0, 8, 0</column>
<column name="add_ln81_1_reg_825">27, 0, 27, 0</column>
<column name="add_ln86_1_reg_919">16, 0, 16, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp5_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp7_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp8_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp9_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp6_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bit_sel2_reg_929">1, 0, 1, 0</column>
<column name="bit_sel_reg_944">1, 0, 1, 0</column>
<column name="gmem_addr_3_read_reg_874">16, 0, 16, 0</column>
<column name="gmem_addr_3_reg_841">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_890">16, 0, 16, 0</column>
<column name="gmem_addr_4_reg_852">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_863">16, 0, 16, 0</column>
<column name="gmem_addr_reg_830">64, 0, 64, 0</column>
<column name="icmp_ln76_reg_821">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_148">32, 0, 32, 0</column>
<column name="part_sel4_reg_934">7, 0, 7, 0</column>
<column name="part_sel_reg_949">7, 0, 7, 0</column>
<column name="trunc_ln3_reg_939">8, 0, 8, 0</column>
<column name="trunc_ln81_reg_836">1, 0, 1, 0</column>
<column name="trunc_ln82_reg_847">1, 0, 1, 0</column>
<column name="trunc_ln83_reg_858">1, 0, 1, 0</column>
<column name="x_fu_144">16, 0, 16, 0</column>
<column name="y_fu_140">16, 0, 16, 0</column>
<column name="zext_ln84_1_reg_895">8, 0, 16, 8</column>
<column name="zext_ln84_1_reg_895_pp0_iter26_reg">8, 0, 16, 8</column>
<column name="icmp_ln76_reg_821">64, 32, 1, 0</column>
<column name="trunc_ln81_reg_836">64, 32, 1, 0</column>
<column name="trunc_ln82_reg_847">64, 32, 1, 0</column>
<column name="trunc_ln83_reg_858">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 10, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="p_yuv_channels_ch1_din">out, 8, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_full_n">in, 1, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_write">out, 1, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_num_data_valid">in, 3, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_fifo_cap">in, 3, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch2_din">out, 8, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_full_n">in, 1, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_write">out, 1, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_num_data_valid">in, 3, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_fifo_cap">in, 3, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch3_din">out, 8, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_full_n">in, 1, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_write">out, 1, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_num_data_valid">in, 3, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_fifo_cap">in, 3, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="bound">in, 32, ap_none, bound, scalar</column>
<column name="height">in, 16, ap_none, height, scalar</column>
<column name="in_channels_ch1">in, 64, ap_none, in_channels_ch1, scalar</column>
<column name="in_channels_ch2">in, 64, ap_none, in_channels_ch2, scalar</column>
<column name="in_channels_ch3">in, 64, ap_none, in_channels_ch3, scalar</column>
</table>
</item>
</section>
</profile>
