Netlist file: testbench/LU8PEEng.net   Architecture file: test8.xml
Array size: 53 x 53 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n30526		15	44	0	#0
n30527		12	44	0	#1
n30383		13	47	0	#2
n30524		17	45	0	#3
n30392		11	47	0	#4
n30516		16	49	0	#5
n30414		17	49	0	#6
n30491		16	48	0	#7
n30514		17	48	0	#8
n30474		9	48	0	#9
n30537		16	44	0	#10
n30551		13	44	0	#11
n30529		13	45	0	#12
n30542		16	45	0	#13
n30079		11	50	0	#14
n30081		8	51	0	#15
n31840		11	35	0	#16
n31841		15	33	0	#17
n31852		11	36	0	#18
n31365		4	38	0	#19
n31378		1	38	0	#20
n31283		4	36	0	#21
n31373		7	39	0	#22
n31284		3	39	0	#23
n31250		4	39	0	#24
n30494		13	48	0	#25
n29193		17	38	0	#26
n30180		13	50	0	#27
n31666_1	12	35	0	#28
n31684		15	36	0	#29
n31708		13	35	0	#30
n30624		19	46	0	#31
n30937		3	44	0	#32
n30966_1	5	44	0	#33
n30974		5	45	0	#34
n30979		8	44	0	#35
n30957		9	44	0	#36
n30949		8	45	0	#37
n30955		12	45	0	#38
n30922		11	45	0	#39
n30924		11	44	0	#40
n30959		3	43	0	#41
n31871		13	34	0	#42
n29133		13	33	0	#43
n29134		15	34	0	#44
n31663		19	35	0	#45
n29991		8	50	0	#46
n29994		5	51	0	#47
n29993		9	47	0	#48
n31156_1	19	40	0	#49
n31233		5	40	0	#50
n31179		17	41	0	#51
n31180		20	40	0	#52
n31187		17	40	0	#53
n31200		4	41	0	#54
n29384		16	40	0	#55
n29491		12	40	0	#56
n29481		12	39	0	#57
n29482		12	38	0	#58
n29504		9	40	0	#59
n29511		11	39	0	#60
n29506		11	38	0	#61
n29880		4	46	0	#62
n31638		9	31	0	#63
n29700		16	41	0	#64
n30993		3	40	0	#65
n31020		19	43	0	#66
n31101_1	3	42	0	#67
n31045		5	43	0	#68
n31055		1	43	0	#69
n29304		15	38	0	#70
n31727		13	32	0	#71
n31815		12	34	0	#72
n31801		9	33	0	#73
n31792		8	32	0	#74
n30297		16	50	0	#75
n29737		12	43	0	#76
n29743		11	42	0	#77
n29734		13	43	0	#78
n30396_1	12	47	0	#79
n30678		16	46	0	#80
n30677		19	45	0	#81
n30596		12	46	0	#82
n30600		15	47	0	#83
n30670		19	44	0	#84
n30664		16	43	0	#85
n30684		17	43	0	#86
n30693		15	46	0	#87
n30700		17	44	0	#88
n31331_1	16	39	0	#89
n29162		17	36	0	#90
n31509		8	34	0	#91
n31664		12	33	0	#92
n30201		15	51	0	#93
n30195		11	52	0	#94
n29612		11	41	0	#95
n29797		7	42	0	#96
n29691		9	42	0	#97
n29831		7	46	0	#98
n31878		12	32	0	#99
n29788		4	42	0	#100
n29867		7	47	0	#101
n29866_1	11	43	0	#102
n31356_1	3	37	0	#103
n31263		1	39	0	#104
n31348		3	35	0	#105
n31265		3	41	0	#106
n30449		13	49	0	#107
n29168		9	36	0	#108
n29716_1	12	41	0	#109
n29587		15	40	0	#110
n30399		12	48	0	#111
n30397		12	49	0	#112
n30741		13	46	0	#113
n30339		15	49	0	#114
n31384		5	39	0	#115
n31519		8	33	0	#116
n31499		9	34	0	#117
n31437		16	36	0	#118
n31470		19	38	0	#119
n31468		8	35	0	#120
n30500		12	52	0	#121
n30744		17	46	0	#122
n30446		16	38	0	#123
n31610		11	34	0	#124
n31591_1	16	35	0	#125
n31528		5	34	0	#126
n31397		3	38	0	#127
n31084		1	41	0	#128
n29318		9	38	0	#129
n30306		9	51	0	#130
n30146_1	9	49	0	#131
n30156		8	49	0	#132
n30160		7	49	0	#133
n31793		11	32	0	#134
n30401		15	48	0	#135
n31578		5	33	0	#136
n31526_1	7	34	0	#137
n29287		16	37	0	#138
n29176		17	37	0	#139
n29354		7	38	0	#140
n29302		15	37	0	#141
n30761_1	11	46	0	#142
n29995		13	41	0	#143
n29996_1	8	47	0	#144
n29955		7	50	0	#145
n29209		5	37	0	#146
n29502		9	37	0	#147
n29501		8	39	0	#148
n30402		7	48	0	#149
n4995_1		13	37	0	#150
n4900_1		12	36	0	#151
n6805_1		7	31	0	#152
n5090_1		13	40	0	#153
n6385_1		8	31	0	#154
n6595_1		4	35	0	#155
n6490_1		11	31	0	#156
n37129		9	43	0	#157
n30967		4	44	0	#158
n30043		12	51	0	#159
n31597		17	39	0	#160
n31661_1	5	35	0	#161
n29721		12	42	0	#162
n29727		15	41	0	#163
n29741		11	40	0	#164
n29755		5	42	0	#165
n29729		13	42	0	#166
n30223		5	49	0	#167
n29674		9	41	0	#168
n29620		8	42	0	#169
n29626_1	8	40	0	#170
n29619		9	39	0	#171
n29646_1	7	41	0	#172
n29635		8	41	0	#173
n29821		5	47	0	#174
n29899		5	46	0	#175
n29898		4	45	0	#176
n29870		7	43	0	#177
n30713		15	45	0	#178
n29341		11	37	0	#179
n30336		9	50	0	#180
n29708		8	43	0	#181
n29999		13	51	0	#182
n29966		7	51	0	#183
n29971		5	50	0	#184
n29780		9	32	0	#185
n28193		7	36	0	#186
n30467		11	48	0	#187
n30466_1	9	46	0	#188
n31770		8	36	0	#189
n31775		16	34	0	#190
n31724		5	36	0	#191
n29327		5	38	0	#192
n29232		15	39	0	#193
n29265		12	37	0	#194
n29200		8	48	0	#195
n29282		8	38	0	#196
n29271		7	37	0	#197
n30163		4	48	0	#198
n30461		11	49	0	#199
n30730		17	47	0	#200
n31385		3	36	0	#201
n31360		4	40	0	#202
n31830		17	35	0	#203
n29930		4	47	0	#204
n30029		5	48	0	#205
n29175		4	37	0	#206
n30288		15	50	0	#207
n29401		12	50	0	#208
n31772		7	33	0	#209
n31220		4	43	0	#210
n31153		1	40	0	#211
n30780		7	45	0	#212
n29433		13	39	0	#213
n29441		13	38	0	#214
n31633		11	33	0	#215
n31629		7	32	0	#216
n30080		11	51	0	#217
n29437		16	42	0	#218
n29323		7	44	0	#219
n30251		16	51	0	#220
n28205		13	36	0	#221
n31042		15	35	0	#222
n30254		9	52	0	#223
n29542		7	40	0	#224
n29495		5	41	0	#225
n31482		8	46	0	#226
n30883		20	44	0	#227
n31697		19	39	0	#228
n31691_1	17	34	0	#229
n31880		8	37	0	#230
n31330		20	39	0	#231
n30773		16	47	0	#232
n31844		15	32	0	#233
n4805_1		5	32	0	#234
n37281		4	34	0	#235
n30787		17	42	0	#236
n29351		9	35	0	#237
n29355		9	45	0	#238
n29230		19	37	0	#239
n30849		13	52	0	#240
n30906_1	15	43	0	#241
n29235		20	37	0	#242
n29842		3	45	0	#243
n31613		19	36	0	#244
n29615		19	42	0	#245
n29905		3	46	0	#246
n29379		19	41	0	#247
n31159		20	41	0	#248
n29893		15	42	0	#249
n4605		13	31	0	#250
n30522		17	50	0	#251
n30680		19	47	0	#252
n30189		15	52	0	#253
n29338		7	35	0	#254
n20395_1	9	13	0	#255
n14995_1	15	9	0	#256
n17740_1	13	22	0	#257
n17670_1	13	20	0	#258
n43417		11	13	0	#259
n40045		24	9	0	#260
n43456		11	12	0	#261
n43505		3	9	0	#262
n41835		5	26	0	#263
n40133		12	4	0	#264
n40755		16	5	0	#265
n44062		1	9	0	#266
n42392		4	22	0	#267
n40570		13	7	0	#268
n42272		11	24	0	#269
n43942		4	13	0	#270
n40091		17	10	0	#271
n41793		12	20	0	#272
n43437		12	12	0	#273
n40048		19	9	0	#274
top.LU+compBlock.mult_add+PE7.fpmul+MUL.multiply_a+multiplier^MULTIPLY~17717[0]	6	13	0	#275
top.LU+compBlock.mult_add+PE5.fpmul+MUL.multiply_a+multiplier^MULTIPLY~14383[0]	14	9	0	#276
top.LU+compBlock.mult_add+PE6.fpmul+MUL.multiply_a+multiplier^MULTIPLY~16050[0]	6	25	0	#277
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65061	12	16	0	#278
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64311	15	12	0	#279
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64686	3	20	0	#280
n27061		3	17	0	#281
n27309		12	15	0	#282
n26801_1	23	11	0	#283
n27038		5	17	0	#284
n27037		5	20	0	#285
n27041		9	19	0	#286
n27287		11	15	0	#287
n26791_1	23	12	0	#288
n27289		13	18	0	#289
n26792		17	11	0	#290
n26793		16	11	0	#291
n34055_2	23	29	0	#292
top.LU+compBlock^leftReadData1Reg0~195_FF_NODE	5	31	0	#293
top.LU+compBlock^leftReadData0Reg0~228_FF_NODE	20	30	0	#294
top.LU+compBlock^leftReadData0Reg0~195_FF_NODE	29	37	0	#295
top.LU+compBlock^leftReadData0Reg0~197_FF_NODE	20	28	0	#296
top.LU+compBlock^leftReadData0Reg0~164_FF_NODE	23	30	0	#297
n20780_1	1	13	0	#298
n14530_1	20	11	0	#299
n14655		16	6	0	#300
n20430_1	8	12	0	#301
n17400_1	9	24	0	#302
n20605_1	9	15	0	#303
n17600_1	7	22	0	#304
n17325_1	9	23	0	#305
n20745_1	7	10	0	#306
n17350_1	8	23	0	#307
n20570		9	11	0	#308
n17950_1	9	20	0	#309
n20200_1	8	14	0	#310
n17635_1	8	22	0	#311
n20075_1	7	14	0	#312
n17450		11	23	0	#313
n17845		12	25	0	#314
n14555_1	19	11	0	#315
n20175		8	11	0	#316
n17775		12	21	0	#317
n14730_1	17	8	0	#318
n20100		7	13	0	#319
n20360_1	8	13	0	#320
n14925_1	13	9	0	#321
n17300_1	8	20	0	#322
n20675_1	16	15	0	#323
n17915_1	9	21	0	#324
n17880_1	21	7	0	#325
n17275_1	7	21	0	#326
n17985_1	12	26	0	#327
n20640		9	14	0	#328
n15170_1	12	10	0	#329
n14680_1	17	6	0	#330
n20000_1	11	16	0	#331
n14890_1	23	10	0	#332
n15030_1	13	10	0	#333
n20125_1	5	14	0	#334
n20025		13	15	0	#335
n17425_1	9	22	0	#336
n20500_1	9	10	0	#337
n17475_1	11	22	0	#338
n17705_1	12	22	0	#339
n18055_1	21	6	0	#340
n15205		27	10	0	#341
n20535_1	11	14	0	#342
n15065_1	11	10	0	#343
n15275_1	16	7	0	#344
n15135		15	7	0	#345
n14605_1	12	9	0	#346
n20150_1	13	14	0	#347
n17810_1	11	21	0	#348
n18020_1	20	7	0	#349
n20050_1	21	16	0	#350
n14855_1	17	7	0	#351
n17375		5	22	0	#352
n20325		8	10	0	#353
n14580_1	11	9	0	#354
n20710_1	7	12	0	#355
n18195_1	12	24	0	#356
n15100_1	11	11	0	#357
n14630_1	17	5	0	#358
n14960_1	16	8	0	#359
n15240_1	12	11	0	#360
n14705		36	7	0	#361
n40292		9	4	0	#362
n42309		4	28	0	#363
n40607		13	2	0	#364
n43979		5	5	0	#365
n41994		5	29	0	#366
n40497		9	5	0	#367
n43869		3	4	0	#368
n42199		3	27	0	#369
n43987		4	12	0	#370
n42317		5	28	0	#371
n40615		12	1	0	#372
n43904		7	3	0	#373
n42234		9	30	0	#374
n42256		7	27	0	#375
n43931		3	13	0	#376
n42254		5	27	0	#377
n40559		15	4	0	#378
n40545		15	3	0	#379
n41788		9	26	0	#380
n43700		5	13	0	#381
n43935		3	6	0	#382
n40552		12	5	0	#383
n43926		3	5	0	#384
n43924		3	11	0	#385
n42030		7	26	0	#386
n40540		17	9	0	#387
n40558		13	5	0	#388
n41771		11	20	0	#389
n27393		12	17	0	#390
n27145		1	20	0	#391
n26858		20	10	0	#392
n27354		7	16	0	#393
n27106		4	19	0	#394
top.LU+compBlock^leftReadData0Reg0~200_FF_NODE	20	27	0	#395
top.LU+compBlock^leftReadData1Reg0~200_FF_NODE	17	28	0	#396
n7725_1		44	34	0	#397
n8780_1		28	44	0	#398
n5430_1		23	44	0	#399
n6705_1		33	44	0	#400
n5455_1		23	46	0	#401
n6190		44	46	0	#402
n7155_1		36	41	0	#403
n5720_1		24	45	0	#404
n4320_1		47	37	0	#405
n9060_1		25	48	0	#406
n7410_1		45	37	0	#407
n6495_1		31	44	0	#408
n4905_1		36	45	0	#409
n7515_1		44	36	0	#410
n4345		47	34	0	#411
n4715_1		32	45	0	#412
n10730_1	41	46	0	#413
n20990_1	21	14	0	#414
n18265_1	24	8	0	#415
n6915_1		33	40	0	#416
n8955_1		25	43	0	#417
n6250_1		33	38	0	#418
n5850		41	45	0	#419
n9095_1		25	44	0	#420
n4515_1		33	45	0	#421
n7480		48	39	0	#422
n10555_1	43	46	0	#423
n10905_1	39	43	0	#424
n5000_1		31	39	0	#425
n10800		48	48	0	#426
n10470_1	43	44	0	#427
n10835_1	41	47	0	#428
n6100_1		45	46	0	#429
n4100		37	45	0	#430
n10765_1	44	48	0	#431
n9025_1		28	43	0	#432
n9235_1		29	41	0	#433
n20920_1	20	14	0	#434
n4370_1		47	35	0	#435
n5505_1		23	45	0	#436
n5405_1		27	46	0	#437
n7760_1		39	36	0	#438
n18125_1	19	6	0	#439
n10695_1	43	45	0	#440
n15485_1	37	8	0	#441
n7550		37	38	0	#442
n4610		47	36	0	#443
n5925_1		43	47	0	#444
n4075_1		35	45	0	#445
n5095_1		37	44	0	#446
n8885_1		27	44	0	#447
n15415_1	37	9	0	#448
n5380_1		25	45	0	#449
n7275		45	36	0	#450
n18230		27	8	0	#451
n7690_1		40	40	0	#452
n4420_1		45	35	0	#453
n20850_1	20	15	0	#454
n10660_1	47	45	0	#455
n8920		25	46	0	#456
n6390_1		31	43	0	#457
n5900_1		39	44	0	#458
n7655_1		48	34	0	#459
n15555_1	36	9	0	#460
n4295_1		37	39	0	#461
n15520		13	19	0	#462
n15345_1	36	6	0	#463
n7445_1		45	38	0	#464
n4050		31	40	0	#465
n15380_1	37	6	0	#466
n10590		45	45	0	#467
n8660_1		27	45	0	#468
n4810_1		36	46	0	#469
n10870_1	44	45	0	#470
n3875		37	42	0	#471
n4025_1		32	46	0	#472
n6600_1		32	44	0	#473
n18090_1	20	6	0	#474
n8850_1		28	46	0	#475
n5630_1		24	44	0	#476
n7250_1		44	33	0	#477
n7370_1		36	39	0	#478
n8745_1		28	48	0	#479
n20815_1	15	15	0	#480
n4125_1		35	35	0	#481
n18160		24	7	0	#482
n5975_1		47	47	0	#483
n7585_1		44	35	0	#484
n11045		44	40	0	#485
n6810_1		35	44	0	#486
n20955_1	21	15	0	#487
n7620_1		45	34	0	#488
n5875		48	46	0	#489
n8815_1		28	45	0	#490
n4000_1		33	46	0	#491
n10625_1	48	45	0	#492
n8990_1		28	47	0	#493
n18300_1	25	8	0	#494
n41954		7	28	0	#495
n43945		5	8	0	#496
n40252		8	7	0	#497
n40175		8	3	0	#498
n40573		11	6	0	#499
n43624		4	9	0	#500
n42275		9	27	0	#501
n43782		1	7	0	#502
n40444		16	2	0	#503
n42078		3	25	0	#504
n42146		8	30	0	#505
n42112		4	25	0	#506
n43575		3	10	0	#507
n44154		4	10	0	#508
n43816		1	6	0	#509
n44176		4	14	0	#510
n40764		16	4	0	#511
n40410		11	2	0	#512
n41905		1	26	0	#513
n43765		3	3	0	#514
n41930		8	26	0	#515
n40479		12	7	0	#516
n43851		3	15	0	#517
n40218		12	8	0	#518
n44002		4	15	0	#519
n43600		3	14	0	#520
n42332		11	27	0	#521
n40630		13	8	0	#522
n42321		8	28	0	#523
n42361		8	27	0	#524
n42136		4	26	0	#525
n42014		11	28	0	#526
n40610		15	8	0	#527
n43892		4	16	0	#528
n43694		5	16	0	#529
n40400		12	3	0	#530
n40524		15	1	0	#531
n40528		9	1	0	#532
n43982		5	12	0	#533
n43900		3	16	0	#534
n42226		5	30	0	#535
n42222		3	26	0	#536
n43689		7	11	0	#537
n40434		16	9	0	#538
n40659		15	5	0	#539
n42102		1	27	0	#540
n40507		12	6	0	#541
n40402		15	2	0	#542
n40229		17	2	0	#543
n42104		4	30	0	#544
n42096		5	25	0	#545
n40394		16	3	0	#546
n43806		5	11	0	#547
n42209		7	30	0	#548
n43846		5	3	0	#549
n35615		43	49	0	#550
n42218		3	29	0	#551
n34176_1	29	50	0	#552
n43991		7	9	0	#553
n42353		3	30	0	#554
n40322		8	5	0	#555
n43888		3	12	0	#556
n44023		1	5	0	#557
n28411		31	50	0	#558
n32066_1	45	40	0	#559
n42024		7	25	0	#560
n40651		13	1	0	#561
n44031		7	6	0	#562
n41816		12	23	0	#563
n42497		7	24	0	#564
n44167		1	14	0	#565
n42212		3	28	0	#566
n40501		11	5	0	#567
n40510		9	3	0	#568
n40535		8	2	0	#569
n40541		17	4	0	#570
n40543		11	7	0	#571
n43882		1	4	0	#572
n42203		11	26	0	#573
n42237		9	29	0	#574
n43886		4	4	0	#575
n43773		1	8	0	#576
n40514		15	6	0	#577
n42216		4	27	0	#578
n43873		1	10	0	#579
n43913		5	4	0	#580
n42032		1	28	0	#581
n40699		8	9	0	#582
n42243		11	30	0	#583
n40320		13	3	0	#584
n40803		16	1	0	#585
n40538		13	6	0	#586
n42505		9	25	0	#587
n42500		8	24	0	#588
n43918		3	8	0	#589
n43916		4	5	0	#590
n44175		1	15	0	#591
n40694		17	1	0	#592
n44170		4	6	0	#593
n28304		36	44	0	#594
n34050		29	42	0	#595
n28329		35	50	0	#596
n28332		31	49	0	#597
n28286		36	48	0	#598
n31931		43	33	0	#599
n28235		36	43	0	#600
n35462		43	41	0	#601
n31885		43	35	0	#602
n33995		28	40	0	#603
top.LU+compBlock.mult_add+PE0.fpmul+MUL.multiply_a+multiplier^MULTIPLY~6048[0]	30	41	0	#604
top.LU+compBlock.mult_add+PE3.fpmul+MUL.multiply_a+multiplier^MULTIPLY~11049[0]	46	41	0	#605
top.LU+compBlock.mult_add+PE2.fpmul+MUL.multiply_a+multiplier^MULTIPLY~9382[0]	22	41	0	#606
top.LU+compBlock.mult_add+PE1.fpmul+MUL.multiply_a+multiplier^MULTIPLY~7715[0]	46	37	0	#607
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63561	40	43	0	#608
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63186	24	42	0	#609
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62811	41	39	0	#610
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62436	35	41	0	#611
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64314	15	11	0	#612
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64318	16	10	0	#613
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64317	13	11	0	#614
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65059	8	18	0	#615
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65067	9	18	0	#616
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64692	1	19	0	#617
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64689	3	19	0	#618
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64684	5	19	0	#619
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65065	9	16	0	#620
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65064	8	16	0	#621
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64690	4	18	0	#622
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64315	19	12	0	#623
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64694	5	18	0	#624
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65070	9	17	0	#625
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65069	11	17	0	#626
n26866_1	16	12	0	#627
n27455		12	18	0	#628
n26936_1	19	10	0	#629
n27201_1	3	18	0	#630
n26951_1	21	10	0	#631
n26941_1	17	12	0	#632
n26060		25	39	0	#633
top.LU+compBlock^leftReadData0Reg0~38_FF_NODE	23	25	0	#634
top.LU+compBlock^leftReadData0Reg0~70_FF_NODE	27	38	0	#635
top.LU+compBlock^leftReadData0Reg0~7_FF_NODE	43	29	0	#636
n12835_1	44	10	0	#637
n12800_1	44	11	0	#638
n13115_1	43	14	0	#639
n11150_1	44	25	0	#640
n11190_1	44	24	0	#641
n12870_1	48	12	0	#642
n12940_1	44	14	0	#643
n9345_1		33	32	0	#644
n8050_1		36	34	0	#645
n21025_1	12	13	0	#646
n9385_1		29	40	0	#647
n9200		27	37	0	#648
n13255_1	44	17	0	#649
n5305_1		28	42	0	#650
n11010_1	45	49	0	#651
n13045_1	44	15	0	#652
n8635_1		33	31	0	#653
n12470_1	48	9	0	#654
n15590_1	24	10	0	#655
n18335_1	12	19	0	#656
n8325_1		43	31	0	#657
n10975		49	25	0	#658
n13010		45	16	0	#659
n12765		45	11	0	#660
n9310_1		33	30	0	#661
n8180_1		36	36	0	#662
n7130_1		37	35	0	#663
n12570_1	47	11	0	#664
n9165_1		28	36	0	#665
n11115_1	45	24	0	#666
n12975_1	45	17	0	#667
n8545		44	31	0	#668
n11080_1	44	41	0	#669
n12445_1	45	13	0	#670
n8435		43	32	0	#671
n13080		45	14	0	#672
n12495_1	45	12	0	#673
n4220		40	37	0	#674
n8350_1		48	35	0	#675
n5775_1		41	41	0	#676
n10445_1	47	25	0	#677
n12545		47	9	0	#678
n8230		36	40	0	#679
n12520_1	47	12	0	#680
n8205_1		37	36	0	#681
n7935_1		36	35	0	#682
n8490		41	40	0	#683
n9270_1		27	47	0	#684
n12695_1	45	9	0	#685
n12730_1	45	10	0	#686
n13150_1	45	15	0	#687
n7875_1		48	33	0	#688
n7840		49	33	0	#689
n12905_1	44	16	0	#690
n3925		32	41	0	#691
n28515		35	52	0	#692
n44099		9	12	0	#693
n40814		9	9	0	#694
n41989		7	29	0	#695
n41895		4	29	0	#696
n43565		4	7	0	#697
n43649		1	12	0	#698
n40287		9	6	0	#699
n43659		4	11	0	#700
n40298		9	8	0	#701
n43670		5	10	0	#702
n40423		11	3	0	#703
n40385		8	4	0	#704
n42155		11	29	0	#705
n34204		25	47	0	#706
n34129		24	47	0	#707
n42087		3	24	0	#708
n42186		8	25	0	#709
n42195		5	23	0	#710
n40457		8	1	0	#711
n42121		1	24	0	#712
n43708		7	4	0	#713
n43749		1	11	0	#714
n35643		51	46	0	#715
n34369		27	50	0	#716
n42125		4	23	0	#717
n42190		11	25	0	#718
n43856		5	9	0	#719
n40484		9	2	0	#720
n40377		11	8	0	#721
n43791		7	7	0	#722
n32259		48	42	0	#723
n40419		11	1	0	#724
n35808		49	50	0	#725
n40812		8	6	0	#726
n40697		8	8	0	#727
n43770		7	5	0	#728
n44001		5	7	0	#729
n44069		4	8	0	#730
n42100		3	23	0	#731
n35610		52	46	0	#732
n42399		4	24	0	#733
n40808		13	4	0	#734
n40472		17	3	0	#735
n42514		1	25	0	#736
n44015		4	3	0	#737
n28435		31	46	0	#738
n44073		7	8	0	#739
n32090		51	34	0	#740
n38527		51	8	0	#741
n40550		12	2	0	#742
n35639		49	46	0	#743
n43875		5	6	0	#744
n35632		44	51	0	#745
n42171		1	29	0	#746
n32086_1	47	39	0	#747
n35635		49	45	0	#748
n28431		31	45	0	#749
n40503		9	7	0	#750
n28584		32	52	0	#751
n32084		45	39	0	#752
n34194		21	46	0	#753
n28429		31	52	0	#754
n34198		20	46	0	#755
n28577		36	53	0	#756
n34201_1	21	45	0	#757
n28300		40	48	0	#758
n28568		32	48	0	#759
n28557		39	49	0	#760
n38444		49	14	0	#761
n35526		49	48	0	#762
n34185		23	47	0	#763
n35624		48	51	0	#764
n35529		48	47	0	#765
n32075		52	40	0	#766
n31937		52	43	0	#767
n28420		36	49	0	#768
n32008		51	42	0	#769
n38441		47	13	0	#770
n38371		43	17	0	#771
n38364		43	16	0	#772
n35464		43	40	0	#773
top.LU+compBlock.mult_add+PE4.fpmul+MUL.multiply_a+multiplier^MULTIPLY~12716[0]	46	13	0	#774
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63936	40	11	0	#775
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64302	15	10	0	#776
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64679	5	21	0	#777
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49266	13	30	0	#778
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65056	8	15	0	#779
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64691	4	17	0	#780
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14357^MUX_2~42798	15	31	0	#781
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64308	13	12	0	#782
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64305	15	13	0	#783
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14259^MUX_2~64306	20	12	0	#784
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49264	23	31	0	#785
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49261	16	30	0	#786
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64685	3	21	0	#787
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65055	7	15	0	#788
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65052	7	18	0	#789
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~16024^MUX_2~46033	15	30	0	#790
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49267	23	32	0	#791
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65060	7	17	0	#792
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64683	4	21	0	#793
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~15926^MUX_2~64677	4	20	0	#794
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17593^MUX_2~65058	8	17	0	#795
n27417		11	18	0	#796
n26382		45	42	0	#797
n25543		32	40	0	#798
n26383		40	41	0	#799
n26892		20	9	0	#800
n25544		32	39	0	#801
n26163		27	43	0	#802
n27096		7	20	0	#803
n25939		40	36	0	#804
n26164		27	40	0	#805
n26946_1	21	12	0	#806
n25938		43	38	0	#807
n41755		11	19	0	#808
n27182		7	19	0	#809
n27430		12	14	0	#810
n25848		40	38	0	#811
n26293		43	43	0	#812
n26551_1	40	14	0	#813
top.LU+compBlock^leftReadData0Reg0~130_FF_NODE	47	32	0	#814
top.LU+compBlock^leftReadData0Reg0~134_FF_NODE	19	34	0	#815
top.LU+compBlock^leftReadData1Reg0~130_FF_NODE	24	25	0	#816
n12370_1	41	15	0	#817
n13360_1	43	9	0	#818
n13400		47	17	0	#819
n13185_1	47	7	0	#820
n13325		41	9	0	#821
n12320_1	44	9	0	#822
n13220_1	48	7	0	#823
n13290_1	45	8	0	#824
n36140		53	49	0	#825
n32591		49	38	0	#826
n34572		21	51	0	#827
n34701		24	49	0	#828
n28870		35	51	0	#829
n36011		48	53	0	#830
n32296		49	41	0	#831
n35845		45	53	0	#832
n34406		23	52	0	#833
n38673		51	10	0	#834
n40176		11	4	0	#835
n28915		39	46	0	#836
n28809		37	51	0	#837
n40303		13	28	0	#838
n35717		51	52	0	#839
n34278		21	50	0	#840
n42369		9	28	0	#841
n43717		3	7	0	#842
n28932		40	52	0	#843
n36050		53	52	0	#844
n41953		5	24	0	#845
n41956		7	23	0	#846
n42062		20	33	0	#847
n42041		8	29	0	#848
n40339		13	29	0	#849
n44012		5	15	0	#850
n28683		31	47	0	#851
n32097		47	38	0	#852
n29009		31	48	0	#853
n32514		51	43	0	#854
n32601		49	37	0	#855
n28933		32	51	0	#856
n38547		51	17	0	#857
n32095		47	41	0	#858
n44058		8	19	0	#859
n42388		17	29	0	#860
n34711		20	47	0	#861
n32260		51	44	0	#862
n36051		47	52	0	#863
n36150		53	46	0	#864
n35606_1	47	46	0	#865
n35809		47	50	0	#866
n35588		49	47	0	#867
n34370		23	49	0	#868
n34624		20	49	0	#869
n32057		47	33	0	#870
n32101		47	40	0	#871
n35651		43	48	0	#872
n28421_1	32	50	0	#873
n28381_1	32	53	0	#874
n34186		24	46	0	#875
n34416		20	48	0	#876
n35826		51	48	0	#877
n34355		23	48	0	#878
n34282		21	47	0	#879
n32248		51	35	0	#880
n38541		48	13	0	#881
n38387		51	16	0	#882
n34387		21	49	0	#883
n34212		21	48	0	#884
n35625		51	47	0	#885
n28443		35	47	0	#886
n35721		45	47	0	#887
n35855		47	51	0	#888
n35583		45	50	0	#889
n32277		49	40	0	#890
n32173		48	41	0	#891
n38641		48	17	0	#892
n35497		44	49	0	#893
n28386_1	35	46	0	#894
n34058		28	50	0	#895
n29008		36	51	0	#896
n38412		53	16	0	#897
n35598		51	45	0	#898
n31948		51	37	0	#899
n32080		51	40	0	#900
n32209		49	42	0	#901
n35732		47	49	0	#902
n38532		51	13	0	#903
n38669		51	19	0	#904
n32183		48	37	0	#905
n38437		47	15	0	#906
n38680		49	15	0	#907
n34293		27	48	0	#908
n35752		52	49	0	#909
n38423		47	16	0	#910
n28426		33	48	0	#911
n35755		49	52	0	#912
n28583		33	50	0	#913
n34031		25	41	0	#914
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63938	41	12	0	#915
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63570	44	42	0	#916
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63192	24	40	0	#917
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62817	43	36	0	#918
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62443	33	39	0	#919
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62444	35	42	0	#920
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62445	32	42	0	#921
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62442	35	39	0	#922
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62815	43	39	0	#923
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62820	39	39	0	#924
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63195	27	42	0	#925
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63567	40	44	0	#926
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62814	41	38	0	#927
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63190	24	41	0	#928
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63194	25	42	0	#929
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63564	40	42	0	#930
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63565	41	44	0	#931
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14357^MUX_2~42787	25	33	0	#932
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49262	16	31	0	#933
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49254	24	33	0	#934
top.LU+compBlock.mult_add+PE6.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~16024^MUX_2~46034	19	32	0	#935
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14357^MUX_2~42795	16	32	0	#936
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49257	25	32	0	#937
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49268	20	32	0	#938
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49256	25	35	0	#939
n25996_1	39	38	0	#940
n26865		16	13	0	#941
n27438		13	17	0	#942
n26869		13	13	0	#943
n26439		44	44	0	#944
n26437		44	43	0	#945
n25552		32	43	0	#946
n41758		35	27	0	#947
n25682		24	32	0	#948
n26095		25	40	0	#949
n26967		23	9	0	#950
n25743		21	30	0	#951
n25767		19	31	0	#952
top.LU+compBlock^leftReadData0Reg0~77_FF_NODE	21	26	0	#953
top.LU+compBlock^leftReadData0Reg0~108_FF_NODE	24	28	0	#954
n15570_1	36	8	0	#955
n9365_1		33	28	0	#956
n18315		27	7	0	#957
n11170_1	44	23	0	#958
n23370_1	37	29	0	#959
n8610_1		43	28	0	#960
n13380_1	41	10	0	#961
n29033		39	45	0	#962
n34905		31	29	0	#963
n32855		48	28	0	#964
n36344		47	20	0	#965
n33504		40	28	0	#966
n39256		45	4	0	#967
n40917		33	3	0	#968
n42621		27	2	0	#969
n32394		53	40	0	#970
n34504		25	53	0	#971
n34436		19	50	0	#972
n32481_1	52	44	0	#973
n28465		31	51	0	#974
n35784		48	50	0	#975
n38657		49	10	0	#976
n32377		53	35	0	#977
n32321		49	39	0	#978
n32225		51	39	0	#979
n36163		53	47	0	#980
n34487		19	52	0	#981
n32551		49	43	0	#982
n28965		33	47	0	#983
n32235		48	44	0	#984
n34431		20	53	0	#985
n32230		48	40	0	#986
n32614		52	36	0	#987
n35870		44	53	0	#988
n34335		29	51	0	#989
n35779		51	51	0	#990
n28793		39	47	0	#991
n34592		27	52	0	#992
n34724		19	49	0	#993
n34969		28	29	0	#994
n28865		33	49	0	#995
n34345		25	51	0	#996
n32923		48	31	0	#997
n34632		23	53	0	#998
n32522		53	41	0	#999
n32530		47	43	0	#1000
n32454		53	42	0	#1001
n32257		48	38	0	#1002
n32251_1	53	36	0	#1003
n32195		49	44	0	#1004
n34636		21	52	0	#1005
n40985		35	4	0	#1006
n36079		52	47	0	#1007
n39324		44	7	0	#1008
n32526_1	53	43	0	#1009
n35800		51	49	0	#1010
n36192		53	48	0	#1011
n28994		35	53	0	#1012
n35806		45	48	0	#1013
n36071		52	50	0	#1014
n28974		37	48	0	#1015
n34361		27	49	0	#1016
n39101		47	14	0	#1017
n38855		49	16	0	#1018
n28636		32	49	0	#1019
n28587		36	52	0	#1020
n28538		33	51	0	#1021
n34568		29	53	0	#1022
n39054		51	18	0	#1023
n28458		37	46	0	#1024
n39046		48	16	0	#1025
n36412		44	22	0	#1026
n36007		47	53	0	#1027
n35927		43	52	0	#1028
n28818		39	50	0	#1029
n32458		53	37	0	#1030
n34717		19	51	0	#1031
n34640		25	52	0	#1032
n34564		28	53	0	#1033
n34367		19	48	0	#1034
n34325		23	50	0	#1035
n42689		25	5	0	#1036
n33572		37	28	0	#1037
n32510		53	44	0	#1038
n32385		52	35	0	#1039
n32309		51	36	0	#1040
n34495		29	52	0	#1041
n36061		53	51	0	#1042
n28980		33	53	0	#1043
n28564		33	52	0	#1044
n28366		40	45	0	#1045
n28930		40	46	0	#1046
n28864		37	50	0	#1047
n28562		39	53	0	#1048
n28553		39	51	0	#1049
n28947		40	51	0	#1050
n38555		51	9	0	#1051
n38553		48	15	0	#1052
n38515		49	13	0	#1053
n38493		48	11	0	#1054
n28401_1	36	47	0	#1055
n35858		48	52	0	#1056
n35605		48	49	0	#1057
n32045		48	36	0	#1058
n34419		20	52	0	#1059
n35934		52	52	0	#1060
n32509		49	36	0	#1061
n28397		32	47	0	#1062
n32064		49	35	0	#1063
n28604		35	48	0	#1064
n28551		37	52	0	#1065
n38490		47	8	0	#1066
n34380		29	49	0	#1067
n28580		39	52	0	#1068
n35819		53	50	0	#1069
n35649		43	50	0	#1070
n35599		52	51	0	#1071
n35577		45	51	0	#1072
n34619		20	51	0	#1073
n34160		27	53	0	#1074
n34111_1	24	52	0	#1075
n38652		49	17	0	#1076
n38661		52	14	0	#1077
n41084		39	5	0	#1078
n35077		29	32	0	#1079
n42788		23	5	0	#1080
n39461		51	4	0	#1081
n33709		36	30	0	#1082
n33060		49	26	0	#1083
n35103		29	36	0	#1084
n36549		49	21	0	#1085
n36537		51	25	0	#1086
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63939	39	12	0	#1087
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63943	39	13	0	#1088
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63934	39	11	0	#1089
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63940	41	13	0	#1090
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63944	40	13	0	#1091
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63942	39	14	0	#1092
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62433	31	41	0	#1093
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63566	41	43	0	#1094
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63560	45	41	0	#1095
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63556	45	44	0	#1096
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63554	45	43	0	#1097
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63187	28	41	0	#1098
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63185	24	43	0	#1099
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63180	23	42	0	#1100
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62816	41	37	0	#1101
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62812	43	37	0	#1102
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62810	40	39	0	#1103
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62808	44	37	0	#1104
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62804	44	38	0	#1105
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62441	33	41	0	#1106
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62435	35	43	0	#1107
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62429	33	43	0	#1108
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62437	33	42	0	#1109
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62427	31	42	0	#1110
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~6022^MUX_2~26623	17	30	0	#1111
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~6022^MUX_2~26628	32	38	0	#1112
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7591^MUX_2~62802	44	39	0	#1113
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63181	23	43	0	#1114
top.LU+compBlock.mult_add+PE2.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~9258^MUX_2~63177	23	41	0	#1115
top.LU+compBlock.mult_add+PE3.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~10925^MUX_2~63562	41	42	0	#1116
n26195		23	40	0	#1117
n32868		52	28	0	#1118
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49258	17	33	0	#1119
top.LU+compBlock.mult_add+PE5.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~14357^MUX_2~42792	20	31	0	#1120
n25890		39	37	0	#1121
n26213		27	41	0	#1122
n42634		24	4	0	#1123
n40930		41	3	0	#1124
n26159		28	39	0	#1125
n34922		31	33	0	#1126
n26452		43	42	0	#1127
n26414		39	41	0	#1128
n25988		41	36	0	#1129
n25593		36	42	0	#1130
n25575		35	38	0	#1131
n25549		29	38	0	#1132
n33517		37	30	0	#1133
n26186_1	28	38	0	#1134
n27412		13	16	0	#1135
n27164		39	16	0	#1136
n25694		27	39	0	#1137
n25699		36	16	0	#1138
n25762		17	31	0	#1139
n25785		36	38	0	#1140
n25702		36	37	0	#1141
n33495		36	32	0	#1142
n32846		47	29	0	#1143
n28245		41	17	0	#1144
top.LU+compBlock^leftReadData0Reg0~141_FF_NODE	41	34	0	#1145
n12850		44	2	0	#1146
n7740_1		47	26	0	#1147
n12710		43	5	0	#1148
n10850_1	41	21	0	#1149
n12815_1	43	4	0	#1150
n17720_1	25	1	0	#1151
n12780_1	44	4	0	#1152
n7705_1		48	25	0	#1153
n9005_1		32	25	0	#1154
n12745_1	44	3	0	#1155
n5585_1		32	29	0	#1156
n7670		45	25	0	#1157
n12675_1	44	5	0	#1158
n12670_1	43	3	0	#1159
n12660_1	44	8	0	#1160
n12655_1	45	6	0	#1161
n12650		43	8	0	#1162
n12645_1	45	5	0	#1163
n12640_1	33	10	0	#1164
n7635_1		44	26	0	#1165
n7600_1		44	27	0	#1166
n17755_1	27	3	0	#1167
n7565_1		48	26	0	#1168
n5695_1		32	28	0	#1169
n7460_1		48	27	0	#1170
n7390_1		45	27	0	#1171
n7385_1		45	28	0	#1172
n7350_1		47	27	0	#1173
n7345_1		47	28	0	#1174
n10675_1	45	21	0	#1175
n6665_1		41	24	0	#1176
n10710		43	19	0	#1177
n14870_1	33	5	0	#1178
n9180_1		37	22	0	#1179
n17545_1	27	6	0	#1180
n17790_1	29	2	0	#1181
n21005		23	14	0	#1182
n15150_1	31	1	0	#1183
n14820		33	6	0	#1184
n7495_1		45	30	0	#1185
n17550_1	27	1	0	#1186
n15360_1	36	10	0	#1187
n17560_1	27	4	0	#1188
n17565_1	28	2	0	#1189
n15185_1	33	1	0	#1190
n17650_1	28	1	0	#1191
n17570_1	28	6	0	#1192
n17580_1	28	5	0	#1193
n17575_1	29	5	0	#1194
n6055_1		45	23	0	#1195
n6165_1		45	19	0	#1196
n17860_1	29	1	0	#1197
n10535		45	20	0	#1198
n6045_1		43	22	0	#1199
n17825_1	29	3	0	#1200
n10780_1	43	18	0	#1201
n10815_1	44	18	0	#1202
n6345_1		37	25	0	#1203
n11095_1	40	23	0	#1204
n6770_1		40	24	0	#1205
n10885		41	19	0	#1206
n7530_1		45	29	0	#1207
n10745_1	45	18	0	#1208
n10640_1	43	20	0	#1209
n10605_1	44	20	0	#1210
n7090_1		33	22	0	#1211
n10570_1	44	19	0	#1212
n6560		36	26	0	#1213
n6050_1		43	23	0	#1214
n17895_1	28	3	0	#1215
n14810_1	32	6	0	#1216
n18210_1	27	11	0	#1217
n5580_1		29	27	0	#1218
n18105_1	25	11	0	#1219
n5690_1		31	27	0	#1220
n8760		32	27	0	#1221
n17965_1	29	4	0	#1222
n17930		28	4	0	#1223
n12955_1	43	6	0	#1224
n14905		32	4	0	#1225
n8725_1		29	26	0	#1226
n6350_1		41	27	0	#1227
n6455_1		37	26	0	#1228
n14800_1	35	6	0	#1229
n6340_1		40	26	0	#1230
n6335		39	26	0	#1231
n6330		40	25	0	#1232
n6320_1		39	27	0	#1233
n6315_1		40	27	0	#1234
n14940_1	32	3	0	#1235
n14835_1	32	2	0	#1236
n6210_1		43	21	0	#1237
n6205_1		45	22	0	#1238
n8120_1		36	28	0	#1239
n5265_1		37	27	0	#1240
n8125_1		35	28	0	#1241
n9285		28	27	0	#1242
n17615		27	5	0	#1243
n6875_1		41	26	0	#1244
n8970_1		28	24	0	#1245
n5590_1		28	25	0	#1246
n6170_1		44	21	0	#1247
n5700_1		29	29	0	#1248
n12990_1	43	2	0	#1249
n17685		25	4	0	#1250
n9075_1		29	24	0	#1251
n6160_1		41	20	0	#1252
n9040		31	28	0	#1253
n15465_1	36	11	0	#1254
n15255_1	31	5	0	#1255
n8935_1		31	26	0	#1256
n15220		32	1	0	#1257
n15010_1	31	4	0	#1258
n6060_1		41	22	0	#1259
n15115_1	31	2	0	#1260
n15080_1	31	3	0	#1261
n15045_1	33	2	0	#1262
n7815_1		47	31	0	#1263
n14975		33	4	0	#1264
n14825		35	5	0	#1265
n14805_1	36	5	0	#1266
n8720_1		29	28	0	#1267
n8865		31	24	0	#1268
n8900_1		29	25	0	#1269
n8135_1		36	27	0	#1270
n8455_1		48	30	0	#1271
n8450_1		45	31	0	#1272
n8415_1		43	25	0	#1273
n18000		29	6	0	#1274
n8830_1		28	26	0	#1275
n8130_1		39	25	0	#1276
n7425_1		48	29	0	#1277
n8115_1		35	21	0	#1278
n8010_1		36	29	0	#1279
n8795_1		28	28	0	#1280
n13305_1	37	11	0	#1281
n13200_1	40	10	0	#1282
n13095_1	41	8	0	#1283
n7855_1		40	22	0	#1284
n13060_1	37	10	0	#1285
n13025_1	41	6	0	#1286
n5230_1		35	29	0	#1287
n12920		45	2	0	#1288
n7340_1		47	30	0	#1289
n12885_1	45	3	0	#1290
n37746		45	26	0	#1291
n34792		29	46	0	#1292
n32682		45	33	0	#1293
n36231		25	37	0	#1294
n43026		21	5	0	#1295
n33260		49	30	0	#1296
n33909		39	31	0	#1297
n27737		23	17	0	#1298
n33891		36	33	0	#1299
n36753		47	19	0	#1300
n31990		49	34	0	#1301
n33918		39	28	0	#1302
n32463		52	37	0	#1303
n38725		53	10	0	#1304
n36132		52	48	0	#1305
n38883		53	18	0	#1306
n34393		28	52	0	#1307
n36012		44	50	0	#1308
n35986		44	52	0	#1309
n32536		48	43	0	#1310
n32437		53	38	0	#1311
n32433		53	39	0	#1312
n34547		24	51	0	#1313
n38711		51	15	0	#1314
n38748		52	17	0	#1315
n34646		28	49	0	#1316
n27800		21	21	0	#1317
n38838		53	17	0	#1318
n36218		49	51	0	#1319
n38842		51	12	0	#1320
n28852		39	48	0	#1321
n28841		37	53	0	#1322
n39653		45	7	0	#1323
n38709		47	10	0	#1324
n34428		21	53	0	#1325
n32626		52	34	0	#1326
n38650		48	18	0	#1327
n39033		47	18	0	#1328
n39037		53	13	0	#1329
n39041		53	11	0	#1330
n36035		49	53	0	#1331
n35867		47	48	0	#1332
n35905		45	52	0	#1333
n35910		43	51	0	#1334
n34736		24	53	0	#1335
n34601		23	51	0	#1336
n34603		25	49	0	#1337
n34784		28	51	0	#1338
n32637		52	41	0	#1339
n32613		52	38	0	#1340
n32546		51	38	0	#1341
n32494		52	39	0	#1342
n32405		52	42	0	#1343
n32255		51	41	0	#1344
n38676		51	14	0	#1345
n36186		51	53	0	#1346
n36047		51	50	0	#1347
n36223		49	49	0	#1348
n28901_1	35	49	0	#1349
n28873		36	50	0	#1350
n38853		52	18	0	#1351
n28784		40	47	0	#1352
n28675		40	50	0	#1353
n28649		40	49	0	#1354
n39097		52	11	0	#1355
n38851		53	15	0	#1356
n38513		48	14	0	#1357
n39127		53	14	0	#1358
n39058		49	18	0	#1359
n39060		49	9	0	#1360
n35562		44	47	0	#1361
n39099		52	15	0	#1362
n34598		20	50	0	#1363
n34743		24	48	0	#1364
n34363		24	50	0	#1365
n34341		27	51	0	#1366
n34320		25	50	0	#1367
n32017		47	42	0	#1368
n38716		52	9	0	#1369
n41316		35	3	0	#1370
n28979		37	47	0	#1371
n39109		53	9	0	#1372
n38866		49	12	0	#1373
n38697		48	8	0	#1374
n38692		52	10	0	#1375
n38509		49	11	0	#1376
n34289		25	38	0	#1377
n41341		21	25	0	#1378
n33280		48	32	0	#1379
n36561		49	20	0	#1380
n39473		52	4	0	#1381
n27910		20	18	0	#1382
n39438		48	5	0	#1383
n35092		31	36	0	#1384
n36526		51	24	0	#1385
n27911_1	19	17	0	#1386
n35082		31	34	0	#1387
n42790		23	6	0	#1388
n39434		51	5	0	#1389
n33689		35	33	0	#1390
n41095		40	5	0	#1391
n36522		47	23	0	#1392
n35080		29	33	0	#1393
n33029		52	30	0	#1394
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63941	43	12	0	#1395
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63932	43	13	0	#1396
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63930	44	12	0	#1397
n39430		52	6	0	#1398
n41103		39	4	0	#1399
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63933	41	11	0	#1400
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63931	44	13	0	#1401
n36518		51	21	0	#1402
top.LU+compBlock.mult_add+PE4.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~12592^MUX_2~63935	43	11	0	#1403
n26727		41	14	0	#1404
top.LU+compBlock.mult_add+PE0.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~5924^MUX_2~62426	35	40	0	#1405
n36548		52	25	0	#1406
n26649		40	12	0	#1407
n35101		33	33	0	#1408
n42725		20	4	0	#1409
n32895		49	32	0	#1410
n40957		39	7	0	#1411
n36384		51	23	0	#1412
n39296		52	5	0	#1413
n26690		37	13	0	#1414
n34949		29	35	0	#1415
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49249	16	29	0	#1416
top.LU+compBlock.mult_add+PE7.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~17691^MUX_2~49251	35	37	0	#1417
n43432		36	15	0	#1418
n26333		39	42	0	#1419
n25611_1	29	43	0	#1420
n25755		21	31	0	#1421
n27261_1	19	14	0	#1422
top.LU+compBlock^leftReadData1Reg0~249_FF_NODE	29	47	0	#1423
top.LU+compBlock.mult_add+PE3.fpu_add+ADD^a~28_FF_NODE	41	23	0	#1424
n5195_1		36	21	0	#1425
n5190_1		36	22	0	#1426
n12635_1	43	10	0	#1427
n12630_1	33	12	0	#1428
n7810_1		36	25	0	#1429
n20300_1	24	17	0	#1430
n20305_1	25	17	0	#1431
n20295_1	24	18	0	#1432
n20275_1	23	19	0	#1433
n20375_1	25	18	0	#1434
n17540		25	10	0	#1435
n20900_1	21	13	0	#1436
n6980_1		37	24	0	#1437
n20795		19	15	0	#1438
n20725		25	16	0	#1439
n20515_1	23	18	0	#1440
n20690_1	27	17	0	#1441
n20655_1	27	16	0	#1442
n20285_1	21	19	0	#1443
n20290_1	25	19	0	#1444
n10955_1	36	18	0	#1445
n10920_1	41	18	0	#1446
n20340_1	23	16	0	#1447
n20445_1	24	16	0	#1448
n9110_1		32	24	0	#1449
n20480		23	20	0	#1450
n18035_1	25	6	0	#1451
n20550_1	24	19	0	#1452
n20585_1	23	21	0	#1453
n20620_1	28	16	0	#1454
n15290		32	5	0	#1455
n9145_1		37	19	0	#1456
n5575		27	28	0	#1457
n13130_1	41	7	0	#1458
n20410		24	20	0	#1459
n44267		28	18	0	#1460
n44255		20	16	0	#1461
n38905		51	11	0	#1462
n38976		52	12	0	#1463
n38775		53	8	0	#1464
n38820		52	13	0	#1465
n28833		37	49	0	#1466
n38985		52	16	0	#1467
n38771		52	8	0	#1468
n34761		29	48	0	#1469
n28905		29	45	0	#1470
n28706		29	44	0	#1471
n38886		53	12	0	#1472
n38573		48	10	0	#1473
n28803		32	37	0	#1474
n34581		23	28	0	#1475
n33732		39	30	0	#1476
n33011		51	32	0	#1477
n27898		15	16	0	#1478
n35066		32	36	0	#1479
n36500		49	24	0	#1480
n39414		48	6	0	#1481
n41064		37	5	0	#1482
n33667		37	33	0	#1483
n33051		49	29	0	#1484
n42817		23	7	0	#1485
n27935		15	14	0	#1486
n42827		24	6	0	#1487
n41123		41	5	0	#1488
n27933		16	16	0	#1489
n41113		40	7	0	#1490
n35116		28	32	0	#1491
n33700		40	35	0	#1492
n33062		51	28	0	#1493
n33055		51	33	0	#1494
n39463		52	7	0	#1495
n33680		35	31	0	#1496
n36551_1	49	22	0	#1497
n36544		53	24	0	#1498
n36520		48	19	0	#1499
n35105		28	31	0	#1500
n32858		52	32	0	#1501
n39284		51	7	0	#1502
n42649		23	3	0	#1503
n27750		17	19	0	#1504
n36347		52	24	0	#1505
n42624		19	2	0	#1506
n26182		21	28	0	#1507
n25957		37	37	0	#1508
n3835_1		20	13	0	#1509
n20260		31	16	0	#1510
n20760_1	27	20	0	#1511
n41385		24	26	0	#1512
n40157		17	24	0	#1513
n38750		23	34	0	#1514
n33012		52	31	0	#1515
n42782		19	5	0	#1516
n41074		39	6	0	#1517
n39413		49	6	0	#1518
n27966_1	19	16	0	#1519
n36501		49	23	0	#1520
n35136		31	32	0	#1521
n35134		28	33	0	#1522
n35132		32	34	0	#1523
n35067		27	33	0	#1524
n33722		39	29	0	#1525
n33065		52	27	0	#1526
n33053		52	33	0	#1527
n42831		23	4	0	#1528
n41127		37	3	0	#1529
n39466		51	6	0	#1530
n39454		49	7	0	#1531
n39418		49	8	0	#1532
n27978		16	19	0	#1533
n27954		20	19	0	#1534
n41115		37	4	0	#1535
n36554		51	20	0	#1536
n35120		32	35	0	#1537
n33714		40	30	0	#1538
n33702		35	34	0	#1539
n33692		36	31	0	#1540
n33666		39	34	0	#1541
n27927		16	14	0	#1542
n27924		17	20	0	#1543
n33580		37	34	0	#1544
top.LU+compBlock.mult_add+PE1.fpmul+MUL.prenorm+prenormer^MULTI_PORT_MUX~7689^MUX_2~29844	33	36	0	#1545
n27918		17	14	0	#1546
n38360		43	15	0	#1547
n31896		43	34	0	#1548
n26246_1	39	40	0	#1549
top.LU+compBlock^leftReadData0Reg0~56_FF_NODE	41	33	0	#1550
n37803		24	34	0	#1551
n37423		44	29	0	#1552
n37376		33	26	0	#1553
n41155		41	4	0	#1554
n33101		51	26	0	#1555
n33091		52	26	0	#1556
n41051		36	4	0	#1557
n39502		53	6	0	#1558
n42857		24	5	0	#1559
n27888		15	17	0	#1560
n36580		48	21	0	#1561
n35151		31	31	0	#1562
n33638		39	35	0	#1563
n33076		52	29	0	#1564
n41138		41	2	0	#1565
n33725		37	31	0	#1566
n27961		19	19	0	#1567
n27907		16	20	0	#1568
n31897		24	29	0	#1569
n26032		29	39	0	#1570
n25412		37	41	0	#1571
top.LU+compBlock^leftReadData0Reg0~151_FF_NODE	31	25	0	#1572
top.LU+compBlock^leftReadData1Reg0~151_FF_NODE	25	24	0	#1573
n39735		44	6	0	#1574
n42742		19	4	0	#1575
n35157		32	33	0	#1576
n42860		25	2	0	#1577
n35149		28	30	0	#1578
n35049		27	31	0	#1579
n33743		33	27	0	#1580
n33632		40	29	0	#1581
n33100		43	26	0	#1582
n33088		53	29	0	#1583
n33006		49	28	0	#1584
n42854		21	4	0	#1585
n41068		40	6	0	#1586
n41067		40	4	0	#1587
n41162		40	2	0	#1588
n39501		52	3	0	#1589
n27891_1	21	18	0	#1590
n36589		53	22	0	#1591
n36577		48	20	0	#1592
n36495		53	23	0	#1593
n36494		47	22	0	#1594
n35061		28	34	0	#1595
n35052		27	34	0	#1596
n33656		37	32	0	#1597
n43115		13	24	0	#1598
n32965		53	32	0	#1599
n42731		19	3	0	#1600
n36602		47	21	0	#1601
n35167		28	35	0	#1602
n35020		27	35	0	#1603
n33104		49	31	0	#1604
n39380		47	4	0	#1605
n35034		29	31	0	#1606
n27864		16	17	0	#1607
n36468		48	23	0	#1608
n36458		52	23	0	#1609
n35032		31	35	0	#1610
n33755		40	31	0	#1611
n41040		39	2	0	#1612
n41042		35	1	0	#1613
n41056		35	2	0	#1614
n42871		24	3	0	#1615
n41174		36	2	0	#1616
n41169		41	1	0	#1617
n41055		40	3	0	#1618
n39513		52	2	0	#1619
n39386		47	3	0	#1620
n27983		19	20	0	#1621
n27883		17	16	0	#1622
n36596		48	22	0	#1623
n36594		52	19	0	#1624
n33634		40	32	0	#1625
n42761		20	1	0	#1626
n27887		21	17	0	#1627
n44308		13	21	0	#1628
n41411		19	27	0	#1629
n44432		24	21	0	#1630
n44260		21	20	0	#1631
n35280		24	27	0	#1632
n36716		35	24	0	#1633
n33204		51	29	0	#1634
n33122		53	28	0	#1635
n32954		53	31	0	#1636
n39523		47	6	0	#1637
n35176		33	35	0	#1638
n33771		41	30	0	#1639
n33190		49	27	0	#1640
n42956		25	3	0	#1641
n39591		47	2	0	#1642
n36614		52	21	0	#1643
n33839		41	29	0	#1644
n33524		40	33	0	#1645
n40940		39	1	0	#1646
n39596		47	5	0	#1647
n36462		53	21	0	#1648
n36460		52	22	0	#1649
n42962		23	2	0	#1650
n41043		39	3	0	#1651
n41036		36	1	0	#1652
n39516		48	4	0	#1653
n28083		20	17	0	#1654
n28001		15	19	0	#1655
n27868		17	15	0	#1656
n27861		15	18	0	#1657
n27743		17	17	0	#1658
n33757		39	32	0	#1659
n39750		25	22	0	#1660
n39702		43	7	0	#1661
n28127		16	18	0	#1662
n27830		19	18	0	#1663
n42631		24	1	0	#1664
n42627		20	2	0	#1665
n27832		17	18	0	#1666
n36617		52	20	0	#1667
n36612		51	22	0	#1668
n42729		21	3	0	#1669
n39519		49	2	0	#1670
n39263		51	3	0	#1671
n28012		15	20	0	#1672
n34910		32	32	0	#1673
n27991_1	20	20	0	#1674
n36346		48	24	0	#1675
n41375		32	7	0	#1676
n39539		51	2	0	#1677
n33186		53	26	0	#1678
n33130		53	27	0	#1679
n32899		51	31	0	#1680
n42926		21	1	0	#1681
n42943		20	3	0	#1682
n41244		37	2	0	#1683
n39578		49	4	0	#1684
n39583		48	2	0	#1685
n39345		49	5	0	#1686
n35236		29	34	0	#1687
n35184		33	34	0	#1688
n34962		27	32	0	#1689
n34953		32	31	0	#1690
n33193		51	30	0	#1691
n42936		23	1	0	#1692
n42959		24	2	0	#1693
n42897		21	2	0	#1694
n41195		37	1	0	#1695
n39589		48	3	0	#1696
n33813		41	32	0	#1697
n33785		41	31	0	#1698
n33562		35	32	0	#1699
n33519		40	34	0	#1700
n42727		20	5	0	#1701
n40971		40	1	0	#1702
n39362		49	3	0	#1703
n28060		25	21	0	#1704
n35017		25	31	0	#1705
n44291		21	22	0	#1706
n35289		23	33	0	#1707
n33146		53	30	0	#1708
n40952		36	3	0	#1709
n33821		39	33	0	#1710
n32917		45	32	0	#1711
n40989		37	7	0	#1712
n39536		31	37	0	#1713
n39329		24	23	0	#1714
top.LU+compBlock.mult_add+PE4.fpu_add+ADD^a~2_FF_NODE	33	11	0	#1715
top.LU+compBlock.mult_add+PE4.fpu_add+ADD^a~3_FF_NODE	41	16	0	#1716
top.LU+compBlock.mult_add+PE4.fpu_add+ADD^b~3_FF_NODE	40	21	0	#1717
top.LU+compBlock.mult_add+PE6.fpu_add+ADD^a~3_FF_NODE	19	7	0	#1718
top.LU+compBlock.mult_add+PE6.fpu_add+ADD^b~3_FF_NODE	21	9	0	#1719
top.LU+compBlock.mult_add+PE5.fpu_add+ADD^b~3_FF_NODE	3	48	0	#1720
top.LU+compBlock.mult_add+PE1.fpu_add+ADD^a~2_FF_NODE	16	25	0	#1721
top.LU+compBlock.mult_add+PE2.fpu_add+ADD^a~2_FF_NODE	27	27	0	#1722
top.LU+compBlock.mult_add+PE2.fpu_add+ADD^a~3_FF_NODE	28	23	0	#1723
top.LU+compBlock.mult_add+PE2.fpu_add+ADD^b~3_FF_NODE	1	42	0	#1724
top.LU+compBlock.mult_add+PE3.fpu_add+ADD^a~3_FF_NODE	23	23	0	#1725
top.LU+compBlock.mult_add+PE3.fpu_add+ADD^b~2_FF_NODE	17	27	0	#1726
n32740		27	36	0	#1727
n29094		21	40	0	#1728
n36284		23	39	0	#1729
n34846		21	41	0	#1730
top.LU+compBlock.mult_add+PE4.fpu_add+ADD^b~1_FF_NODE	21	24	0	#1731
top.LU+compBlock.mult_add+PE4.fpu_add+ADD^a~4_FF_NODE	40	15	0	#1732
top.LU+compBlock.mult_add+PE6.fpu_add+ADD^a~4_FF_NODE	28	15	0	#1733
top.LU+compBlock.mult_add+PE6.fpu_add+ADD^b~4_FF_NODE	21	11	0	#1734
top.LU+compBlock.mult_add+PE5.fpu_add+ADD^b~1_FF_NODE	29	7	0	#1735
top.LU+compBlock.mult_add+PE1.fpu_add+ADD^a~5_FF_NODE	16	24	0	#1736
top.LU+compBlock.mult_add+PE1.fpu_add+ADD^b~4_FF_NODE	20	35	0	#1737
top.LU+compBlock.mult_add+PE2.fpu_add+ADD^b~1_FF_NODE	25	29	0	#1738
top.LU+compBlock.mult_add+PE2.fpu_add+ADD^b~4_FF_NODE	21	43	0	#1739
top.LU+compBlock.mult_add+PE3.fpu_add+ADD^b~4_FF_NODE	21	42	0	#1740
top.LU+compBlock.mult_add+PE4.fpu_add+ADD^b~5_FF_NODE	39	9	0	#1741
top.LU+compBlock.mult_add+PE7.fpu_add+ADD^b~1_FF_NODE	21	23	0	#1742
n39141		43	27	0	#1743
n25660_1	33	25	0	#1744
n25205_1	25	26	0	#1745
n24680_1	36	23	0	#1746
n29027		24	39	0	#1747
n33615_2	24	36	0	#1748
n27885_2	21	36	0	#1749
n45743		21	37	0	#1750
n33605_2	24	37	0	#1751
n33600_2	23	35	0	#1752
n27880_2	24	35	0	#1753
n33595_2	23	36	0	#1754
n27875_2	21	35	0	#1755
n27870_2	20	34	0	#1756
n45097		21	38	0	#1757
n34890_2	20	43	0	#1758
n33730_2	23	37	0	#1759
n45659		21	32	0	#1760
n45088		20	42	0	#1761
n33565_2	20	38	0	#1762
n33550_2	21	34	0	#1763
n45356		16	28	0	#1764
n33555_2	25	34	0	#1765
n38240		33	37	0	#1766
n37790		35	36	0	#1767
n45383		20	29	0	#1768
n27570		31	38	0	#1769
n45372		19	28	0	#1770
n34105_2	21	29	0	#1771
n44468		25	25	0	#1772
n36243		37	40	0	#1773
n32711		28	37	0	#1774
n32985_2	15	27	0	#1775
n45759		25	36	0	#1776
n45748		21	39	0	#1777
n45380		23	24	0	#1778
n45376		16	27	0	#1779
n44949		24	38	0	#1780
n37779		3	47	0	#1781
n43295		24	13	0	#1782
n39925		43	24	0	#1783
n38242		36	19	0	#1784
n37761		33	29	0	#1785
n32120_2	21	27	0	#1786
n45704		23	38	0	#1787
n37584		20	45	0	#1788
n45068		20	36	0	#1789
n45363		20	25	0	#1790
n45570		32	23	0	#1791
n37315		28	22	0	#1792
n45315		23	26	0	#1793
n27611		33	21	0	#1794
n27628		28	21	0	#1795
n27599		32	20	0	#1796
top.DataTransferUnit+DTU.memcmd_fifo+cmd_store.dual_port_ram+ram_addr^out2~27	50	25	0	#1797
n6985_1		32	13	0	#1798
n6880_1		32	16	0	#1799
n6670_1		35	18	0	#1800
n6460_1		35	13	0	#1801
n6355_1		32	19	0	#1802
n6215_1		29	15	0	#1803
n8510_1		35	16	0	#1804
n8290_1		36	14	0	#1805
n45610		21	33	0	#1806
n37674		33	15	0	#1807
n45507		17	26	0	#1808
n35425		37	16	0	#1809
n19975_1	21	8	0	#1810
n28855_2	44	32	0	#1811
n28725_2	43	30	0	#1812
n28715_2	41	28	0	#1813
n27750_2	44	28	0	#1814
n27715_2	44	30	0	#1815
n27180_1	32	30	0	#1816
n26960_1	19	30	0	#1817
top.DataTransferUnit+DTU.addr_fifo+raddress_store.dual_port_ram+ram_addr^out2~3	26	43	0	#1818
n44860		23	27	0	#1819
n37668		33	13	0	#1820
n37614		36	17	0	#1821
n37572		31	10	0	#1822
n37332		39	20	0	#1823
n37164		33	24	0	#1824
n37065		29	18	0	#1825
n24025_1	35	17	0	#1826
n10145_1	31	19	0	#1827
n24175_1	29	22	0	#1828
n10295_1	32	21	0	#1829
n25640_1	20	26	0	#1830
n7335_1		24	24	0	#1831
n25165_1	20	24	0	#1832
n5565		15	25	0	#1833
n25850_1	15	21	0	#1834
n25905_1	15	23	0	#1835
n26070_1	19	24	0	#1836
n26125_1	27	24	0	#1837
n26285_1	16	22	0	#1838
n4670_1		17	22	0	#1839
n23625_1	39	15	0	#1840
n9745_1		40	19	0	#1841
n9690		39	22	0	#1842
n25315		17	25	0	#1843
n25370		17	21	0	#1844
n25425_1	16	21	0	#1845
top.LU+compBlock^curReadData0Reg0~72_FF_NODE	31	15	0	#1846
n12855		33	18	0	#1847
n7745		35	26	0	#1848
n12820_1	31	11	0	#1849
n12785_1	36	20	0	#1850
n12750_1	33	19	0	#1851
n12715		32	10	0	#1852
n7675_1		40	18	0	#1853
n12680_1	32	8	0	#1854
n11100_1	37	17	0	#1855
n3885_1		39	23	0	#1856
n12595		32	15	0	#1857
n5120_1		29	20	0	#1858
n7570_1		40	20	0	#1859
n22360_1	35	14	0	#1860
n22305_1	24	14	0	#1861
n22250_1	37	14	0	#1862
n7500_1		37	20	0	#1863
n22070		24	15	0	#1864
n12330		40	16	0	#1865
n22020_1	31	17	0	#1866
n7465_1		32	26	0	#1867
n21920_1	19	8	0	#1868
n12265_1	35	25	0	#1869
n21870		23	15	0	#1870
n11205_1	39	17	0	#1871
n21770_1	29	19	0	#1872
n12190_1	32	22	0	#1873
n21720_1	17	13	0	#1874
n21670_1	29	17	0	#1875
n12135_1	33	17	0	#1876
n21620_1	23	13	0	#1877
n21570_1	31	12	0	#1878
n21520_1	20	8	0	#1879
n21470		32	9	0	#1880
n21220_1	37	15	0	#1881
n21170_1	33	16	0	#1882
n21120_1	24	11	0	#1883
n11805_1	29	16	0	#1884
n20870_1	29	12	0	#1885
n20835_1	20	21	0	#1886
n7180_1		31	22	0	#1887
n11695_1	39	10	0	#1888
n11585		40	9	0	#1889
n11530_1	39	19	0	#1890
n11475_1	37	23	0	#1891
n7045_1		37	18	0	#1892
n11420_1	39	18	0	#1893
n18900_1	23	8	0	#1894
n19770_1	24	12	0	#1895
n19050_1	33	14	0	#1896
n6835_1		28	10	0	#1897
n19400_1	27	18	0	#1898
n19350_1	25	14	0	#1899
n19300_1	31	13	0	#1900
n19200_1	25	7	0	#1901
n19150_1	27	14	0	#1902
n6730_1		35	20	0	#1903
n19000		29	13	0	#1904
n18950_1	25	20	0	#1905
n18850_1	25	9	0	#1906
n18800_1	25	15	0	#1907
n18750_1	25	23	0	#1908
n18600_1	28	11	0	#1909
n18550_1	28	17	0	#1910
n18500_1	25	12	0	#1911
n18450		27	19	0	#1912
n18400_1	27	9	0	#1913
n18350_1	27	12	0	#1914
n10385_1	33	23	0	#1915
n4540_1		19	22	0	#1916
n6415_1		36	24	0	#1917
n10165		32	18	0	#1918
n17500_1	31	14	0	#1919
n17140_1	27	13	0	#1920
n17025_1	29	9	0	#1921
n9815_1		32	14	0	#1922
n16905_1	31	7	0	#1923
n6175_1		35	19	0	#1924
n16730		35	8	0	#1925
n30705_2	47	24	0	#1926
n16655_1	35	9	0	#1927
n30670_1	31	9	0	#1928
n16605		29	11	0	#1929
n4380_1		37	21	0	#1930
n9555_1		40	17	0	#1931
n16455_1	35	11	0	#1932
n16405_1	32	11	0	#1933
n9505_1		32	12	0	#1934
n16355_1	35	7	0	#1935
n16305_1	31	8	0	#1936
n16255_1	33	8	0	#1937
n16155_1	39	8	0	#1938
n16055_1	29	8	0	#1939
n15805_1	29	10	0	#1940
n5910_1		35	22	0	#1941
n15705_1	37	12	0	#1942
n15605		36	13	0	#1943
n28000_2	19	29	0	#1944
n5810_1		39	21	0	#1945
n5785_1		20	22	0	#1946
n8685_1		39	24	0	#1947
n26660_1	27	15	0	#1948
n26550_1	29	23	0	#1949
n26495		27	23	0	#1950
n26385_1	25	27	0	#1951
n14115		29	21	0	#1952
n14015		31	23	0	#1953
n13915_1	33	20	0	#1954
n13240		35	23	0	#1955
n33369		28	13	0	#1956
n45493		35	15	0	#1957
n21850_1	27	21	0	#1958
n12005_1	27	22	0	#1959
n19130_1	28	19	0	#1960
n16435		33	9	0	#1961
n22000_1	35	12	0	#1962
n19280		31	6	0	#1963
n14785_1	33	7	0	#1964
n15985_1	25	13	0	#1965
n23360_1	19	13	0	#1966
n13795_1	19	21	0	#1967
n7080_1		28	20	0	#1968
n37069		28	14	0	#1969
n16235_1	31	20	0	#1970
top.LU+compBlock^curReadData0Reg0~199_FF_NODE	32	17	0	#1971
top.LU+compBlock^curReadData0Reg0~208_FF_NODE	28	9	0	#1972
top.LU+compBlock^curReadData1Reg0~208_FF_NODE	13	23	0	#1973
top^start	24	54	5	#1974
n5150_1		20	23	0	#1975
n12000_1	25	30	0	#1976
n5055_1		25	28	0	#1977
n12220		24	31	0	#1978
n4960_1		17	32	0	#1979
n11725_1	19	33	0	#1980
n4865_1		17	23	0	#1981
n6970		19	26	0	#1982
n4770_1		19	25	0	#1983
n4570_1		19	23	0	#1984
n33095_2	16	33	0	#1985
n29990_2	12	29	0	#1986
n29630_2	1	44	0	#1987
n29475_1	15	28	0	#1988
n29430_2	24	30	0	#1989
n29385_2	15	29	0	#1990
n29235_2	24	22	0	#1991
n28420_1	31	30	0	#1992
n28330_2	27	29	0	#1993
n32749		35	30	0	#1994
n45546		13	25	0	#1995
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~215	18	25	0	#1996
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~223	26	31	0	#1997
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~192	26	19	0	#1998
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~193	26	25	0	#1999
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~194	18	13	0	#2000
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~195	18	31	0	#2001
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~196	18	19	0	#2002
top.DataTransferUnit+DTU.wfifo+wdata_store.dual_port_ram+ram_addr^out2~197	18	37	0	#2003
top.LU+compBlock.mult_add+PE7^mult_result~12_FF_NODE	36	12	0	#2004
top^mem_local_ready	0	29	4	#2005
n22175_1	31	18	0	#2006
out:top^done	45	54	2	#2007
n18985_1	23	22	0	#2008
n32125_2	17	51	0	#2009
n31940_1	3	34	0	#2010
n31755_1	16	52	0	#2011
n17125_1	27	25	0	#2012
n31570_1	1	33	0	#2013
n28800_2	29	30	0	#2014
n28545_1	51	27	0	#2015
n28290_2	41	25	0	#2016
n27055_2	35	10	0	#2017
top.DataTransferUnit+DTU.rfifo+rdata_store.dual_port_ram+ram_addr^out2~62	50	19	0	#2018
top.DataTransferUnit+DTU.rfifo+rdata_store.dual_port_ram+ram_addr^out2~61	42	19	0	#2019
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay16~0_FF_NODE	15	22	0	#2020
top.LU+compBlock.LUControl+conBlock^topWriteEnDelay~5_FF_NODE	1	22	0	#2021
top.LU+compBlock.LUControl+conBlock^leftWriteEnDelay~16_FF_NODE	28	12	0	#2022
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay5~2_FF_NODE	27	30	0	#2023
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay5~1_FF_NODE	3	22	0	#2024
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay16~4_FF_NODE	1	46	0	#2025
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay16~3_FF_NODE	4	33	0	#2026
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay16~2_FF_NODE	1	16	0	#2027
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay16~1_FF_NODE	28	7	0	#2028
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay5~4_FF_NODE	29	14	0	#2029
top^mem_local_wdata_req	25	0	3	#2030
top.LU+compBlock^curWriteData0Reg1~159_FF_NODE	28	8	0	#2031
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~255	26	37	0	#2032
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~23	34	25	0	#2033
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~23	34	13	0	#2034
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~23	42	31	0	#2035
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~31	34	1	0	#2036
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~31	34	31	0	#2037
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~31	26	7	0	#2038
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~0	26	1	0	#2039
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~0	42	1	0	#2040
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~0	2	19	0	#2041
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~1	18	7	0	#2042
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~1	26	13	0	#2043
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~1	2	13	0	#2044
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~2	42	13	0	#2045
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~2	18	1	0	#2046
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~2	42	37	0	#2047
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~3	34	19	0	#2048
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~3	34	7	0	#2049
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~3	34	37	0	#2050
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~4	10	19	0	#2051
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~4	10	25	0	#2052
top.LU+compBlock.ram2+leftBlock0.dual_port_ram+inst1^out2~4	10	37	0	#2053
top.LU+compBlock.ram+currentBlock0.dual_port_ram+inst1^out2~5	42	25	0	#2054
top.LU+compBlock.ram1+currentBlock1.dual_port_ram+inst1^out2~5	10	31	0	#2055
out:top^mem_local_size~1	54	28	0	#2056
out:top^mem_local_size~0	54	26	5	#2057
out:top^mem_local_read_req	54	27	0	#2058
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~247	18	43	0	#2059
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~254	34	43	0	#2060
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~253	42	43	0	#2061
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~252	50	13	0	#2062
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~251	42	7	0	#2063
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~250	10	7	0	#2064
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~249	10	13	0	#2065
top.LU+compBlock.ram3+leftBlock1.dual_port_ram+inst1^out2~248	10	43	0	#2066
top.LU+compBlock.top_ram+topBlock.dual_port_ram+inst2^out2~31	2	31	0	#2067
out:top^mem_local_addr~23	54	27	2	#2068
out:top^mem_local_addr~22	54	27	1	#2069
out:top^mem_local_addr~21	54	29	5	#2070
out:top^mem_local_addr~20	54	29	1	#2071
out:top^mem_local_addr~19	54	28	6	#2072
out:top^mem_local_addr~18	54	29	3	#2073
out:top^mem_local_addr~17	54	27	6	#2074
out:top^mem_local_addr~16	54	28	1	#2075
out:top^mem_local_addr~15	54	27	5	#2076
out:top^mem_local_addr~14	0	27	1	#2077
out:top^mem_local_addr~13	54	26	1	#2078
out:top^mem_local_addr~12	54	27	3	#2079
out:top^mem_local_addr~11	54	26	2	#2080
out:top^mem_local_addr~10	54	28	4	#2081
out:top^mem_local_addr~9	54	26	3	#2082
top.LU+compBlock.LUControl+conBlock^startDelay~15_FF_NODE	17	52	0	#2083
out:top^mem_local_addr~8	54	26	7	#2084
top.LU+compBlock.LUControl+conBlock^curWriteAddrDelay26~0_FF_NODE	31	21	0	#2085
top.LU+compBlock.LUControl+conBlock^curReadAddrDelay8~0_FF_NODE	27	26	0	#2086
out:top^mem_local_addr~7	41	54	0	#2087
top.LU+compBlock.LUControl+conBlock^topWriteEnDelay~15_FF_NODE	13	26	0	#2088
top.LU+compBlock.LUControl+conBlock^topWriteEnDelay~25_FF_NODE	15	26	0	#2089
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay7~0_FF_NODE	15	24	0	#2090
out:top^mem_local_addr~6	54	25	3	#2091
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay17~0_FF_NODE	8	52	0	#2092
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay27~0_FF_NODE	16	26	0	#2093
out:top^mem_local_addr~5	54	25	0	#2094
out:top^mem_local_addr~4	41	54	6	#2095
out:top^mem_local_addr~3	41	0	4	#2096
out:top^mem_local_addr~2	54	10	2	#2097
out:top^mem_local_addr~1	35	0	3	#2098
out:top^mem_local_addr~0	41	54	2	#2099
out:top^mem_local_write_req	0	27	4	#2100
out:top^mem_local_wdata~63	0	30	1	#2101
top.LU+compBlock.LUControl+conBlock^diagEnDelay~4_FF_NODE	13	27	0	#2102
top.LU+compBlock.LUControl+conBlock^curWriteEnDelay~18_FF_NODE	12	28	0	#2103
out:top^mem_local_wdata~62	0	23	2	#2104
top.LU+compBlock.LUControl+conBlock^curWriteSelDelay~0_FF_NODE	4	49	0	#2105
out:top^mem_local_wdata~61	54	27	7	#2106
top.LU+compBlock.LUControl+conBlock^curWriteSelDelay~10_FF_NODE	4	32	0	#2107
out:top^mem_local_wdata~60	20	0	1	#2108
top.LU+compBlock.LUControl+conBlock^leftWriteEnDelay~9_FF_NODE	4	31	0	#2109
out:top^mem_local_wdata~59	20	0	0	#2110
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay6~7_FF_NODE	41	35	0	#2111
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay16~7_FF_NODE	3	32	0	#2112
out:top^mem_local_wdata~58	54	27	4	#2113
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay26~7_FF_NODE	3	31	0	#2114
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay7~6_FF_NODE	1	50	0	#2115
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay17~6_FF_NODE	4	50	0	#2116
out:top^mem_local_wdata~57	54	23	7	#2117
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay27~6_FF_NODE	12	27	0	#2118
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay7~5_FF_NODE	1	34	0	#2119
out:top^mem_local_wdata~56	0	30	2	#2120
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay17~5_FF_NODE	1	45	0	#2121
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay27~5_FF_NODE	1	23	0	#2122
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay7~4_FF_NODE	12	31	0	#2123
out:top^mem_local_wdata~55	25	0	0	#2124
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay17~4_FF_NODE	43	1	0	#2125
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay27~4_FF_NODE	16	23	0	#2126
out:top^mem_local_wdata~54	0	30	6	#2127
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay7~3_FF_NODE	3	50	0	#2128
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay17~3_FF_NODE	1	35	0	#2129
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay27~3_FF_NODE	1	31	0	#2130
out:top^mem_local_wdata~53	54	30	0	#2131
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay15~2_FF_NODE	21	44	0	#2132
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay25~2_FF_NODE	12	30	0	#2133
out:top^mem_local_wdata~52	0	33	4	#2134
top.LU+compBlock^topWriteAddrReg2~2_FF_NODE	1	30	0	#2135
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay15~1_FF_NODE	51	1	0	#2136
out:top^mem_local_wdata~51	54	28	5	#2137
top.LU+compBlock.LUControl+conBlock^topWriteAddrDelay25~1_FF_NODE	47	1	0	#2138
top.LU+compBlock^topWriteAddrReg2~1_FF_NODE	3	49	0	#2139
top.LU+compBlock.LUControl+conBlock^topWriteSelDelay7~0_FF_NODE	1	18	0	#2140
top.LU+compBlock.LUControl+conBlock^topWriteSelDelay17~0_FF_NODE	1	17	0	#2141
out:top^mem_local_wdata~50	54	28	7	#2142
out:top^mem_local_wdata~49	54	28	3	#2143
out:top^mem_local_wdata~48	25	0	4	#2144
out:top^mem_local_wdata~47	54	30	4	#2145
out:top^mem_local_wdata~46	0	31	4	#2146
out:top^mem_local_wdata~45	54	31	2	#2147
out:top^mem_local_wdata~44	54	31	0	#2148
out:top^mem_local_wdata~43	24	54	4	#2149
out:top^mem_local_wdata~42	0	26	7	#2150
out:top^mem_local_wdata~41	0	30	7	#2151
out:top^mem_local_wdata~40	54	25	2	#2152
out:top^mem_local_wdata~39	19	0	4	#2153
out:top^mem_local_wdata~38	24	54	1	#2154
out:top^mem_local_wdata~37	19	54	5	#2155
out:top^mem_local_wdata~36	0	32	5	#2156
out:top^mem_local_wdata~35	0	32	4	#2157
out:top^mem_local_wdata~34	17	54	0	#2158
out:top^mem_local_wdata~33	17	54	7	#2159
out:top^mem_local_wdata~32	19	54	7	#2160
out:top^mem_local_wdata~31	0	23	0	#2161
out:top^mem_local_wdata~30	23	0	6	#2162
out:top^mem_local_wdata~29	19	0	3	#2163
out:top^mem_local_wdata~28	0	27	5	#2164
out:top^mem_local_wdata~27	19	0	5	#2165
out:top^mem_local_wdata~26	19	54	6	#2166
out:top^mem_local_wdata~25	0	30	4	#2167
out:top^mem_local_wdata~24	0	29	2	#2168
out:top^mem_local_wdata~23	19	0	7	#2169
out:top^mem_local_wdata~22	0	24	3	#2170
out:top^mem_local_wdata~21	0	26	5	#2171
out:top^mem_local_wdata~20	23	0	2	#2172
out:top^mem_local_wdata~19	54	25	5	#2173
out:top^mem_local_wdata~18	23	54	2	#2174
out:top^mem_local_wdata~17	0	25	4	#2175
out:top^mem_local_wdata~16	19	54	2	#2176
out:top^mem_local_wdata~15	0	23	7	#2177
out:top^mem_local_wdata~14	54	28	2	#2178
out:top^mem_local_wdata~13	17	54	3	#2179
out:top^mem_local_wdata~12	17	0	7	#2180
out:top^mem_local_wdata~11	0	25	7	#2181
out:top^mem_local_wdata~10	54	25	7	#2182
out:top^mem_local_wdata~9	19	54	0	#2183
out:top^mem_local_wdata~8	0	27	2	#2184
out:top^mem_local_wdata~7	19	54	4	#2185
out:top^mem_local_wdata~6	19	54	3	#2186
out:top^mem_local_wdata~5	0	33	2	#2187
out:top^mem_local_wdata~4	20	54	3	#2188
out:top^mem_local_wdata~3	54	33	1	#2189
out:top^mem_local_wdata~2	54	23	0	#2190
out:top^mem_local_wdata~1	17	0	2	#2191
out:top^mem_local_wdata~0	54	23	5	#2192
top^offset~9	20	54	6	#2193
top^N~13	54	32	5	#2194
top^offset~8	22	54	1	#2195
top^offset~7	21	54	1	#2196
top^N~12	25	0	2	#2197
top^reset_n	31	54	1	#2198
top^offset~6	26	54	3	#2199
top^N~5		0	29	0	#2200
top^mem_local_rdata_valid	54	35	4	#2201
top^offset~5	21	54	5	#2202
top^N~11	0	27	7	#2203
top^offset~4	54	34	1	#2204
top^N~1		0	46	6	#2205
top^offset~3	21	0	0	#2206
top^N~10	21	0	7	#2207
top^N~4		21	54	3	#2208
top^offset~2	54	39	2	#2209
top^N~9		25	54	7	#2210
top^N~3		25	54	2	#2211
top^offset~1	0	38	7	#2212
top^offset~23	24	54	6	#2213
top^offset~0	0	36	3	#2214
top^offset~22	23	54	7	#2215
top^N~2		32	54	1	#2216
top^offset~21	24	54	7	#2217
top^N~19	54	31	6	#2218
top^offset~20	54	35	3	#2219
top^N~0		25	0	6	#2220
top^offset~19	54	36	3	#2221
top^N~18	22	0	0	#2222
top^offset~18	23	54	4	#2223
top^N~8		23	54	6	#2224
top^offset~17	22	54	2	#2225
top^N~17	25	54	6	#2226
top^offset~16	0	37	4	#2227
top^offset~15	21	54	6	#2228
top^N~16	54	33	5	#2229
top^offset~14	24	54	3	#2230
top^N~7		0	31	1	#2231
top^offset~13	0	45	0	#2232
top^N~15	21	0	2	#2233
top^offset~12	21	54	4	#2234
top^N~6		0	36	6	#2235
top^offset~11	54	38	6	#2236
top^offset~10	0	40	3	#2237
top^N~14	0	31	0	#2238
top^mem_local_rdata~16	54	25	4	#2239
top^mem_local_rdata~15	54	22	1	#2240
top^mem_local_rdata~14	54	21	4	#2241
top^mem_local_rdata~13	54	20	0	#2242
top^mem_local_rdata~9	54	23	6	#2243
top^mem_local_rdata~12	42	0	0	#2244
top^mem_local_rdata~1	54	22	4	#2245
top^mem_local_rdata~11	0	24	4	#2246
top^mem_local_rdata~10	0	24	7	#2247
top^mem_local_rdata~63	54	20	2	#2248
top^mem_local_rdata~8	42	0	2	#2249
top^mem_local_rdata~62	54	25	6	#2250
top^mem_local_rdata~61	42	54	4	#2251
top^mem_local_rdata~7	54	21	1	#2252
top^mem_local_rdata~60	54	20	7	#2253
top^mem_local_rdata~59	42	54	2	#2254
top^mem_local_rdata~58	42	0	3	#2255
top^mem_local_rdata~57	54	20	6	#2256
top^mem_local_rdata~6	54	20	3	#2257
top^mem_local_rdata~5	54	19	6	#2258
top^mem_local_rdata~56	54	21	7	#2259
top^mem_local_rdata~55	54	22	2	#2260
top^mem_local_rdata~54	50	0	1	#2261
top^mem_local_rdata~53	54	24	6	#2262
top^mem_local_rdata~4	0	19	2	#2263
top^mem_local_rdata~52	50	0	3	#2264
top^mem_local_rdata~51	54	19	1	#2265
top^mem_local_rdata~50	54	20	4	#2266
top^mem_local_rdata~49	54	21	2	#2267
top^mem_local_rdata~3	54	24	2	#2268
top^mem_local_rdata~2	54	23	4	#2269
top^mem_local_rdata~48	54	22	6	#2270
top^mem_local_rdata~47	54	23	1	#2271
top^mem_local_rdata~46	54	24	3	#2272
top^mem_local_rdata~45	54	25	1	#2273
top^mem_local_rdata~44	54	19	2	#2274
top^mem_local_rdata~43	54	19	7	#2275
top^mem_local_rdata~42	54	21	5	#2276
top^mem_local_rdata~41	0	22	3	#2277
top^mem_local_rdata~40	54	23	2	#2278
top^mem_local_rdata~39	54	24	5	#2279
top^mem_local_rdata~38	54	19	3	#2280
top^mem_local_rdata~37	54	19	5	#2281
top^mem_local_rdata~36	54	20	5	#2282
top^mem_local_rdata~35	54	21	6	#2283
top^mem_local_rdata~34	54	22	5	#2284
top^mem_local_rdata~33	54	22	7	#2285
top^mem_local_rdata~32	54	24	4	#2286
top^mem_local_rdata~31	0	24	2	#2287
top^mem_local_rdata~30	54	19	0	#2288
top^mem_local_rdata~29	54	20	1	#2289
top^mem_local_rdata~28	54	21	0	#2290
top^mem_local_rdata~27	54	22	3	#2291
top^mem_local_rdata~26	0	19	4	#2292
top^mem_local_rdata~25	54	24	0	#2293
top^mem_local_rdata~24	54	24	7	#2294
top^mem_local_rdata~23	54	23	3	#2295
top^mem_local_rdata~22	54	22	0	#2296
top^mem_local_rdata~21	42	54	7	#2297
top^mem_local_rdata~20	42	0	6	#2298
top^mem_local_rdata~19	42	54	3	#2299
top^mem_local_rdata~18	0	19	6	#2300
top^mem_local_rdata~17	54	24	1	#2301
top^mem_local_rdata~0	42	0	5	#2302
out:top^mem_local_be~7	0	17	0	#2303
out:top^mem_local_be~6	0	17	2	#2304
out:top^mem_local_be~5	0	17	5	#2305
out:top^mem_local_be~4	0	17	1	#2306
out:top^mem_local_be~3	0	17	6	#2307
out:top^mem_local_be~2	0	17	3	#2308
out:top^mem_local_be~1	0	16	3	#2309
out:top^mem_local_be~0	0	17	7	#2310
out:top^burst_begin	54	17	7	#2311
top^clk		0	27	6	#2312
