# Loading project iir-filter
# Compile of lib.vhd was successful with warnings.
# Compile of iir_tb.vhd was successful with warnings.
# Compile of iir.vhd was successful.
# Compile of iir_pipe.vhd was successful.
# Compile of iir_par_tb.vhd was successful with warnings.
# Compile of iir_par.vhd was successful.
# Compile of iir_pipe_2_tb.vhd was successful with warnings.
# Compile of iir_pipe_2.vhd was successful.
# Compile of biquad.vhd was successful.
# Compile of biquad_tb.vhd was successful with warnings.
# Compile of butter_biquad.vhd was successful.
# Compile of butter_biquad_tb.vhd was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.biquad_tb
# vsim work.biquad_tb 
# Start time: 19:08:42 on Apr 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.n_bit_int
# Loading work.biquad_tb(testbench)
# Loading work.biquad(fpga)
vsim work.butter_biquad_tb
# End time: 19:08:56 on Apr 09,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim work.butter_biquad_tb 
# Start time: 19:08:56 on Apr 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.n_bit_int
# Loading work.butter_biquad_tb(testbench)
# Loading work.butter_biquad(fpga)
# Loading work.biquad(fpga)
add wave  \
sim:/butter_biquad_tb/clk_tb \
sim:/butter_biquad_tb/reset_tb \
sim:/butter_biquad_tb/x_in_tb \
sim:/butter_biquad_tb/y_out_tb
add wave  \
sim:/butter_biquad_tb/dut/y01 \
sim:/butter_biquad_tb/dut/y12 \
sim:/butter_biquad_tb/dut/y23 \
sim:/butter_biquad_tb/dut/y34 \
sim:/butter_biquad_tb/dut/y45
run
run
run
run
run
# ** Fatal: (vsim-3421) Value 193555 is out of range -131072 to 131071.
#    Time: 475 ns  Iteration: 2  Process: /butter_biquad_tb/dut/seq5/line__72 File: /home/matt/de1-soc/IIR-filter/vhdl/biquad.vhd
# Fatal error in Architecture fpga at /home/matt/de1-soc/IIR-filter/vhdl/biquad.vhd line 72
# 
# HDL call sequence:
# Stopped at /home/matt/de1-soc/IIR-filter/vhdl/biquad.vhd 72 Architecture fpga
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/matt/de1-soc/IIR-filter/vhdl/biquad.vhd 72 Architecture fpga
# 
vsim work.biquad_tb
# End time: 19:13:36 on Apr 09,2018, Elapsed time: 0:04:40
# Errors: 3, Warnings: 0
# vsim work.biquad_tb 
# Start time: 19:13:36 on Apr 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.n_bit_int
# Loading work.biquad_tb(testbench)
# Loading work.biquad(fpga)
vsim work.butter_biquad_tb
# End time: 19:13:53 on Apr 09,2018, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.butter_biquad_tb 
# Start time: 19:13:53 on Apr 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.n_bit_int
# Loading work.butter_biquad_tb(testbench)
# Loading work.butter_biquad(fpga)
# Loading work.biquad(fpga)
add wave  \
sim:/butter_biquad_tb/clk_tb \
sim:/butter_biquad_tb/reset_tb \
sim:/butter_biquad_tb/x_in_tb \
sim:/butter_biquad_tb/y_out_tb
add wave  \
sim:/butter_biquad_tb/dut/y01 \
sim:/butter_biquad_tb/dut/y12 \
sim:/butter_biquad_tb/dut/y23 \
sim:/butter_biquad_tb/dut/y34 \
sim:/butter_biquad_tb/dut/y45
run
run
run
run
# Compile of lib.vhd was successful with warnings.
# Compile of iir_tb.vhd was successful with warnings.
# Compile of iir.vhd was successful.
# Compile of iir_pipe.vhd was successful.
# Compile of iir_par_tb.vhd was successful with warnings.
# Compile of iir_par.vhd was successful.
# Compile of iir_pipe_2_tb.vhd was successful with warnings.
# Compile of iir_pipe_2.vhd was successful.
# Compile of biquad.vhd failed with 3 errors.
# Compile of biquad_tb.vhd was successful with warnings.
# Compile of butter_biquad.vhd failed with 3 errors.
# Compile of butter_biquad_tb.vhd failed with 8 errors.
# 12 compiles, 3 failed with 14 errors.
# Compile of lib.vhd was successful with warnings.
# Compile of iir_tb.vhd was successful with warnings.
# Compile of iir.vhd was successful.
# Compile of iir_pipe.vhd was successful.
# Compile of iir_par_tb.vhd was successful with warnings.
# Compile of iir_par.vhd was successful.
# Compile of iir_pipe_2_tb.vhd was successful with warnings.
# Compile of iir_pipe_2.vhd was successful.
# Compile of biquad.vhd was successful.
# Compile of biquad_tb.vhd was successful with warnings.
# Compile of butter_biquad.vhd was successful.
# Compile of butter_biquad_tb.vhd was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.butter_biquad_tb
# End time: 19:27:42 on Apr 09,2018, Elapsed time: 0:13:49
# Errors: 0, Warnings: 0
# vsim work.butter_biquad_tb 
# Start time: 19:27:42 on Apr 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.n_bit_int
# Loading work.butter_biquad_tb(testbench)
# Loading work.butter_biquad(fpga)
# Loading work.biquad(fpga)
add wave  \
sim:/butter_biquad_tb/clk_tb \
sim:/butter_biquad_tb/reset_tb \
sim:/butter_biquad_tb/x_in_tb \
sim:/butter_biquad_tb/y_out_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
