#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  5 16:29:44 2025
# Process ID: 17944
# Current directory: C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19144 C:\Users\kccistc\Documents\GitHub\Harman_Verilog\workspace\FSM_prac\FSM_prac.xpr
# Log file: C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/vivado.log
# Journal file: C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/FSM_prac.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/FSM_prac.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81AFBA
set_property PROGRAM.FILE {C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/FSM_prac.runs/impl_1/five_SM.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/FSM_prac.runs/impl_1/five_SM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/FSM_prac.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  5 16:37:56 2025...
create_project counter_plus_FSM C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/counter_plus_FSM -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -norecurse {C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/FSM_prac/FSM_prac.srcs/sources_1/new/five_SM.v C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/counter_10k/project_1.srcs/sources_1/new/calculator.v C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/counter_10k/project_1.srcs/sources_1/new/counter_10k.v C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/counter_10k/project_1.srcs/sources_1/new/fnd_ctrl.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/counter_10k/project_1.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 16:49:44 2025...
