// Seed: 1026339701
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_16,
    input wor id_3,
    output wire id_4,
    input supply1 id_5
    , id_17#(
        .id_18(1),
        .id_19(1 < 1),
        .id_20(1),
        .id_21(1),
        .id_22(1)
    ),
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9,
    input tri id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input tri0 id_14
);
endmodule
module module_1 #(
    parameter id_12 = 32'd59,
    parameter id_8  = 32'd1
) (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire _id_8,
    input supply0 id_9,
    output tri id_10,
    output supply1 id_11,
    input tri0 _id_12,
    output supply1 id_13
);
  logic [7:0][(  1  *  1 'b0 ) : id_8] id_15;
  wire [id_8 : 1] id_16;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_5,
      id_9,
      id_10,
      id_9,
      id_11,
      id_4,
      id_3,
      id_10,
      id_4,
      id_10,
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_13 = 0;
  assign id_15[id_12] = id_15;
endmodule
