{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import torch\n",
    "import torch.nn as nn\n",
    "import torch.nn.functional as F\n",
    "from torchsummary import summary"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "class ConvBn2d(nn.Module):\n",
    "    def __init__(self, channels, kernel_size,):\n",
    "        super().__init__()\n",
    "        self.conv = nn.Conv2d(channels, channels, kernel_size, groups=channels, padding=kernel_size//2) # Keep same spatial res\n",
    "        self.bn = nn.BatchNorm2d(channels)\n",
    "    \n",
    "    def forward(self, x):\n",
    "        return self.bn(self.conv(x))\n",
    "\n",
    "\n",
    "class LargeKernel(nn.Module):\n",
    "    def __init__(self, channels, kernel, small_kernels=()):\n",
    "        super().__init__()\n",
    "        self.dw_large = ConvBn2d(channels, kernel)\n",
    "\n",
    "        self.small_kernels = small_kernels\n",
    "        for k in self.small_kernels:\n",
    "            setattr(self, f\"dw_small_{k}\", ConvBn2d(channels, k))\n",
    "\n",
    "    def forward(self, inp):\n",
    "        outp = self.dw_large(inp)\n",
    "        for k in self.small_kernels:\n",
    "            outp += getattr(self, f\"dw_small_{k}\")(inp)\n",
    "        return outp\n",
    "\n",
    "\n",
    "class ReduceDimBlock(nn.Module):\n",
    "    # Reudce dimension by 1\n",
    "    def __init__(self, channels, kernel, small_kernels=(), activation=nn.SiLU):\n",
    "        super().__init__()\n",
    "        self.lk = LargeKernel(channels, kernel, small_kernels)\n",
    "        self.lk_act = activation()\n",
    "        self.pw2 = nn.Conv2d(channels, channels-1, 1, 1, 0)\n",
    "    \n",
    "    def forward(self, x):\n",
    "        lk_out = self.lk_act(self.lk(x))\n",
    "        pw2_out = self.pw2(lk_out)\n",
    "        \n",
    "        return pw2_out\n",
    "\n",
    "\n",
    "class RouteBlock(nn.Module):\n",
    "    def __init__(self, channels, kernel, small_kernels=(), activation=nn.SiLU) -> None:\n",
    "        super().__init__()\n",
    "        self.reduce1 = ReduceDimBlock(channels, kernel, small_kernels, activation) # 7 -> 6\n",
    "        self.reduce2 = ReduceDimBlock(channels - 1, kernel, small_kernels, activation) # 6 -> 5\n",
    "        self.reduce3 = ReduceDimBlock(channels - 2, kernel, small_kernels, activation) # 5 -> 4\n",
    "        self.reduce4 = ReduceDimBlock(channels - 3, kernel, small_kernels, activation) # 4 -> 3\n",
    "        self.reduce5 = ReduceDimBlock(channels - 4, kernel, small_kernels, activation) # 3 -> 2\n",
    "        self.reduce6 = ReduceDimBlock(channels - 5, kernel, small_kernels, activation) # 2 -> 1\n",
    "    \n",
    "    def forward(self, x):\n",
    "        x = self.reduce1(x)\n",
    "        x = self.reduce2(x)\n",
    "        x = self.reduce3(x)\n",
    "        x = self.reduce4(x)\n",
    "        x = self.reduce5(x)\n",
    "        x = self.reduce6(x)\n",
    "        return x\n",
    "\n",
    "\n",
    "class LargeKernelNet(nn.Module):\n",
    "    def __init__(self, channels, kernels=(13, 9, 7, 5)) -> None:\n",
    "        super().__init__()\n",
    "        self.large_kernels = kernels\n",
    "        for k in self.large_kernels:\n",
    "            setattr(self, f'route_k{k}', RouteBlock(channels, \n",
    "                                                        kernel=k, \n",
    "                                                        small_kernels=(3,)))\n",
    "\n",
    "        self.conv_linear = nn.Conv2d(len(kernels), 1, 1, 1, 0, bias=False) # Linear transformation\n",
    "    \n",
    "    def forward(self, x):\n",
    "        outputs = []\n",
    "        for k in self.large_kernels:\n",
    "            outp = getattr(self, f\"route_k{k}\")(x)\n",
    "            outputs.append(outp) # Waiting for concatenation\n",
    "        \n",
    "        y = torch.cat(outputs, dim=1)\n",
    "        y = self.conv_linear(y)\n",
    "        \n",
    "        return y"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "sample = torch.rand((4, 7, 1024, 1024))\n",
    "model = LargeKernelNet(7, kernels=(9, 7, 5, 3))\n",
    "res = model(sample)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "=================================================================\n",
      "Layer (type:depth-idx)                   Param #\n",
      "=================================================================\n",
      "├─RouteBlock: 1-1                        --\n",
      "|    └─ReduceDimBlock: 2-1               --\n",
      "|    |    └─LargeKernel: 3-1             672\n",
      "|    |    └─SiLU: 3-2                    --\n",
      "|    |    └─Conv2d: 3-3                  48\n",
      "|    └─ReduceDimBlock: 2-2               --\n",
      "|    |    └─LargeKernel: 3-4             576\n",
      "|    |    └─SiLU: 3-5                    --\n",
      "|    |    └─Conv2d: 3-6                  35\n",
      "|    └─ReduceDimBlock: 2-3               --\n",
      "|    |    └─LargeKernel: 3-7             480\n",
      "|    |    └─SiLU: 3-8                    --\n",
      "|    |    └─Conv2d: 3-9                  24\n",
      "|    └─ReduceDimBlock: 2-4               --\n",
      "|    |    └─LargeKernel: 3-10            384\n",
      "|    |    └─SiLU: 3-11                   --\n",
      "|    |    └─Conv2d: 3-12                 15\n",
      "|    └─ReduceDimBlock: 2-5               --\n",
      "|    |    └─LargeKernel: 3-13            288\n",
      "|    |    └─SiLU: 3-14                   --\n",
      "|    |    └─Conv2d: 3-15                 8\n",
      "|    └─ReduceDimBlock: 2-6               --\n",
      "|    |    └─LargeKernel: 3-16            192\n",
      "|    |    └─SiLU: 3-17                   --\n",
      "|    |    └─Conv2d: 3-18                 3\n",
      "├─RouteBlock: 1-2                        --\n",
      "|    └─ReduceDimBlock: 2-7               --\n",
      "|    |    └─LargeKernel: 3-19            448\n",
      "|    |    └─SiLU: 3-20                   --\n",
      "|    |    └─Conv2d: 3-21                 48\n",
      "|    └─ReduceDimBlock: 2-8               --\n",
      "|    |    └─LargeKernel: 3-22            384\n",
      "|    |    └─SiLU: 3-23                   --\n",
      "|    |    └─Conv2d: 3-24                 35\n",
      "|    └─ReduceDimBlock: 2-9               --\n",
      "|    |    └─LargeKernel: 3-25            320\n",
      "|    |    └─SiLU: 3-26                   --\n",
      "|    |    └─Conv2d: 3-27                 24\n",
      "|    └─ReduceDimBlock: 2-10              --\n",
      "|    |    └─LargeKernel: 3-28            256\n",
      "|    |    └─SiLU: 3-29                   --\n",
      "|    |    └─Conv2d: 3-30                 15\n",
      "|    └─ReduceDimBlock: 2-11              --\n",
      "|    |    └─LargeKernel: 3-31            192\n",
      "|    |    └─SiLU: 3-32                   --\n",
      "|    |    └─Conv2d: 3-33                 8\n",
      "|    └─ReduceDimBlock: 2-12              --\n",
      "|    |    └─LargeKernel: 3-34            128\n",
      "|    |    └─SiLU: 3-35                   --\n",
      "|    |    └─Conv2d: 3-36                 3\n",
      "├─RouteBlock: 1-3                        --\n",
      "|    └─ReduceDimBlock: 2-13              --\n",
      "|    |    └─LargeKernel: 3-37            280\n",
      "|    |    └─SiLU: 3-38                   --\n",
      "|    |    └─Conv2d: 3-39                 48\n",
      "|    └─ReduceDimBlock: 2-14              --\n",
      "|    |    └─LargeKernel: 3-40            240\n",
      "|    |    └─SiLU: 3-41                   --\n",
      "|    |    └─Conv2d: 3-42                 35\n",
      "|    └─ReduceDimBlock: 2-15              --\n",
      "|    |    └─LargeKernel: 3-43            200\n",
      "|    |    └─SiLU: 3-44                   --\n",
      "|    |    └─Conv2d: 3-45                 24\n",
      "|    └─ReduceDimBlock: 2-16              --\n",
      "|    |    └─LargeKernel: 3-46            160\n",
      "|    |    └─SiLU: 3-47                   --\n",
      "|    |    └─Conv2d: 3-48                 15\n",
      "|    └─ReduceDimBlock: 2-17              --\n",
      "|    |    └─LargeKernel: 3-49            120\n",
      "|    |    └─SiLU: 3-50                   --\n",
      "|    |    └─Conv2d: 3-51                 8\n",
      "|    └─ReduceDimBlock: 2-18              --\n",
      "|    |    └─LargeKernel: 3-52            80\n",
      "|    |    └─SiLU: 3-53                   --\n",
      "|    |    └─Conv2d: 3-54                 3\n",
      "├─RouteBlock: 1-4                        --\n",
      "|    └─ReduceDimBlock: 2-19              --\n",
      "|    |    └─LargeKernel: 3-55            168\n",
      "|    |    └─SiLU: 3-56                   --\n",
      "|    |    └─Conv2d: 3-57                 48\n",
      "|    └─ReduceDimBlock: 2-20              --\n",
      "|    |    └─LargeKernel: 3-58            144\n",
      "|    |    └─SiLU: 3-59                   --\n",
      "|    |    └─Conv2d: 3-60                 35\n",
      "|    └─ReduceDimBlock: 2-21              --\n",
      "|    |    └─LargeKernel: 3-61            120\n",
      "|    |    └─SiLU: 3-62                   --\n",
      "|    |    └─Conv2d: 3-63                 24\n",
      "|    └─ReduceDimBlock: 2-22              --\n",
      "|    |    └─LargeKernel: 3-64            96\n",
      "|    |    └─SiLU: 3-65                   --\n",
      "|    |    └─Conv2d: 3-66                 15\n",
      "|    └─ReduceDimBlock: 2-23              --\n",
      "|    |    └─LargeKernel: 3-67            72\n",
      "|    |    └─SiLU: 3-68                   --\n",
      "|    |    └─Conv2d: 3-69                 8\n",
      "|    └─ReduceDimBlock: 2-24              --\n",
      "|    |    └─LargeKernel: 3-70            48\n",
      "|    |    └─SiLU: 3-71                   --\n",
      "|    |    └─Conv2d: 3-72                 3\n",
      "├─Conv2d: 1-5                            4\n",
      "=================================================================\n",
      "Total params: 6,584\n",
      "Trainable params: 6,584\n",
      "Non-trainable params: 0\n",
      "=================================================================\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "=================================================================\n",
       "Layer (type:depth-idx)                   Param #\n",
       "=================================================================\n",
       "├─RouteBlock: 1-1                        --\n",
       "|    └─ReduceDimBlock: 2-1               --\n",
       "|    |    └─LargeKernel: 3-1             672\n",
       "|    |    └─SiLU: 3-2                    --\n",
       "|    |    └─Conv2d: 3-3                  48\n",
       "|    └─ReduceDimBlock: 2-2               --\n",
       "|    |    └─LargeKernel: 3-4             576\n",
       "|    |    └─SiLU: 3-5                    --\n",
       "|    |    └─Conv2d: 3-6                  35\n",
       "|    └─ReduceDimBlock: 2-3               --\n",
       "|    |    └─LargeKernel: 3-7             480\n",
       "|    |    └─SiLU: 3-8                    --\n",
       "|    |    └─Conv2d: 3-9                  24\n",
       "|    └─ReduceDimBlock: 2-4               --\n",
       "|    |    └─LargeKernel: 3-10            384\n",
       "|    |    └─SiLU: 3-11                   --\n",
       "|    |    └─Conv2d: 3-12                 15\n",
       "|    └─ReduceDimBlock: 2-5               --\n",
       "|    |    └─LargeKernel: 3-13            288\n",
       "|    |    └─SiLU: 3-14                   --\n",
       "|    |    └─Conv2d: 3-15                 8\n",
       "|    └─ReduceDimBlock: 2-6               --\n",
       "|    |    └─LargeKernel: 3-16            192\n",
       "|    |    └─SiLU: 3-17                   --\n",
       "|    |    └─Conv2d: 3-18                 3\n",
       "├─RouteBlock: 1-2                        --\n",
       "|    └─ReduceDimBlock: 2-7               --\n",
       "|    |    └─LargeKernel: 3-19            448\n",
       "|    |    └─SiLU: 3-20                   --\n",
       "|    |    └─Conv2d: 3-21                 48\n",
       "|    └─ReduceDimBlock: 2-8               --\n",
       "|    |    └─LargeKernel: 3-22            384\n",
       "|    |    └─SiLU: 3-23                   --\n",
       "|    |    └─Conv2d: 3-24                 35\n",
       "|    └─ReduceDimBlock: 2-9               --\n",
       "|    |    └─LargeKernel: 3-25            320\n",
       "|    |    └─SiLU: 3-26                   --\n",
       "|    |    └─Conv2d: 3-27                 24\n",
       "|    └─ReduceDimBlock: 2-10              --\n",
       "|    |    └─LargeKernel: 3-28            256\n",
       "|    |    └─SiLU: 3-29                   --\n",
       "|    |    └─Conv2d: 3-30                 15\n",
       "|    └─ReduceDimBlock: 2-11              --\n",
       "|    |    └─LargeKernel: 3-31            192\n",
       "|    |    └─SiLU: 3-32                   --\n",
       "|    |    └─Conv2d: 3-33                 8\n",
       "|    └─ReduceDimBlock: 2-12              --\n",
       "|    |    └─LargeKernel: 3-34            128\n",
       "|    |    └─SiLU: 3-35                   --\n",
       "|    |    └─Conv2d: 3-36                 3\n",
       "├─RouteBlock: 1-3                        --\n",
       "|    └─ReduceDimBlock: 2-13              --\n",
       "|    |    └─LargeKernel: 3-37            280\n",
       "|    |    └─SiLU: 3-38                   --\n",
       "|    |    └─Conv2d: 3-39                 48\n",
       "|    └─ReduceDimBlock: 2-14              --\n",
       "|    |    └─LargeKernel: 3-40            240\n",
       "|    |    └─SiLU: 3-41                   --\n",
       "|    |    └─Conv2d: 3-42                 35\n",
       "|    └─ReduceDimBlock: 2-15              --\n",
       "|    |    └─LargeKernel: 3-43            200\n",
       "|    |    └─SiLU: 3-44                   --\n",
       "|    |    └─Conv2d: 3-45                 24\n",
       "|    └─ReduceDimBlock: 2-16              --\n",
       "|    |    └─LargeKernel: 3-46            160\n",
       "|    |    └─SiLU: 3-47                   --\n",
       "|    |    └─Conv2d: 3-48                 15\n",
       "|    └─ReduceDimBlock: 2-17              --\n",
       "|    |    └─LargeKernel: 3-49            120\n",
       "|    |    └─SiLU: 3-50                   --\n",
       "|    |    └─Conv2d: 3-51                 8\n",
       "|    └─ReduceDimBlock: 2-18              --\n",
       "|    |    └─LargeKernel: 3-52            80\n",
       "|    |    └─SiLU: 3-53                   --\n",
       "|    |    └─Conv2d: 3-54                 3\n",
       "├─RouteBlock: 1-4                        --\n",
       "|    └─ReduceDimBlock: 2-19              --\n",
       "|    |    └─LargeKernel: 3-55            168\n",
       "|    |    └─SiLU: 3-56                   --\n",
       "|    |    └─Conv2d: 3-57                 48\n",
       "|    └─ReduceDimBlock: 2-20              --\n",
       "|    |    └─LargeKernel: 3-58            144\n",
       "|    |    └─SiLU: 3-59                   --\n",
       "|    |    └─Conv2d: 3-60                 35\n",
       "|    └─ReduceDimBlock: 2-21              --\n",
       "|    |    └─LargeKernel: 3-61            120\n",
       "|    |    └─SiLU: 3-62                   --\n",
       "|    |    └─Conv2d: 3-63                 24\n",
       "|    └─ReduceDimBlock: 2-22              --\n",
       "|    |    └─LargeKernel: 3-64            96\n",
       "|    |    └─SiLU: 3-65                   --\n",
       "|    |    └─Conv2d: 3-66                 15\n",
       "|    └─ReduceDimBlock: 2-23              --\n",
       "|    |    └─LargeKernel: 3-67            72\n",
       "|    |    └─SiLU: 3-68                   --\n",
       "|    |    └─Conv2d: 3-69                 8\n",
       "|    └─ReduceDimBlock: 2-24              --\n",
       "|    |    └─LargeKernel: 3-70            48\n",
       "|    |    └─SiLU: 3-71                   --\n",
       "|    |    └─Conv2d: 3-72                 3\n",
       "├─Conv2d: 1-5                            4\n",
       "=================================================================\n",
       "Total params: 6,584\n",
       "Trainable params: 6,584\n",
       "Non-trainable params: 0\n",
       "================================================================="
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "summary(model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "torch.Size([4, 1, 1024, 1024])"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "res.size()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "jonasMain",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
