// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_metaLoader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eventEng2txEng_event_V_dout,
        eventEng2txEng_event_V_empty_n,
        eventEng2txEng_event_V_read,
        txSar2txEng_upd_rsp_V_dout,
        txSar2txEng_upd_rsp_V_empty_n,
        txSar2txEng_upd_rsp_V_read,
        rxSar2txEng_rsp_V_dout,
        rxSar2txEng_rsp_V_empty_n,
        rxSar2txEng_rsp_V_read,
        txEngFifoReadCount_V_V_din,
        txEngFifoReadCount_V_V_full_n,
        txEngFifoReadCount_V_V_write,
        txEng2txSar_upd_req_V_din,
        txEng2txSar_upd_req_V_full_n,
        txEng2txSar_upd_req_V_write,
        txEng2rxSar_req_V_V_din,
        txEng2rxSar_req_V_V_full_n,
        txEng2rxSar_req_V_V_write,
        txEng_ipMetaFifo_V_V_din,
        txEng_ipMetaFifo_V_V_full_n,
        txEng_ipMetaFifo_V_V_write,
        txEng_isLookUpFifo_V_din,
        txEng_isLookUpFifo_V_full_n,
        txEng_isLookUpFifo_V_write,
        txEng2sLookup_rev_req_V_V_din,
        txEng2sLookup_rev_req_V_V_full_n,
        txEng2sLookup_rev_req_V_V_write,
        txEng_tcpMetaFifo_V_din,
        txEng_tcpMetaFifo_V_full_n,
        txEng_tcpMetaFifo_V_write,
        txEng_tupleShortCutFifo_V_din,
        txEng_tupleShortCutFifo_V_full_n,
        txEng_tupleShortCutFifo_V_write,
        txEng2timer_setRetransmitTimer_din,
        txEng2timer_setRetransmitTimer_full_n,
        txEng2timer_setRetransmitTimer_write,
        txMetaloader2memAccessBreakdow_din,
        txMetaloader2memAccessBreakdow_full_n,
        txMetaloader2memAccessBreakdow_write,
        txEng2timer_setProbeTimer_V_V_din,
        txEng2timer_setProbeTimer_V_V_full_n,
        txEng2timer_setProbeTimer_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv16_218 = 16'b1000011000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_218 = 32'b1000011000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_75 = 32'b1110101;
parameter    ap_const_lv32_76 = 32'b1110110;
parameter    ap_const_lv32_85 = 32'b10000101;
parameter    ap_const_lv32_86 = 32'b10000110;
parameter    ap_const_lv32_95 = 32'b10010101;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv16_860 = 16'b100001100000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv15_430 = 15'b10000110000;
parameter    ap_const_lv37_0 = 37'b0000000000000000000000000000000000000;
parameter    ap_const_lv36_300000000 = 36'b1100000000000000000000000000000000;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv20_90000 = 20'b10010000000000000000;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv36_50000FFFF = 36'b10100000000000000001111111111111111;
parameter    ap_const_lv68_40000FFFF00000000 = 68'b1000000000000000000111111111111111100000000000000000000000000000000;
parameter    ap_const_lv20_10000 = 20'b10000000000000000;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [149:0] eventEng2txEng_event_V_dout;
input   eventEng2txEng_event_V_empty_n;
output   eventEng2txEng_event_V_read;
input  [97:0] txSar2txEng_upd_rsp_V_dout;
input   txSar2txEng_upd_rsp_V_empty_n;
output   txSar2txEng_upd_rsp_V_read;
input  [47:0] rxSar2txEng_rsp_V_dout;
input   rxSar2txEng_rsp_V_empty_n;
output   rxSar2txEng_rsp_V_read;
output  [0:0] txEngFifoReadCount_V_V_din;
input   txEngFifoReadCount_V_V_full_n;
output   txEngFifoReadCount_V_V_write;
output  [52:0] txEng2txSar_upd_req_V_din;
input   txEng2txSar_upd_req_V_full_n;
output   txEng2txSar_upd_req_V_write;
output  [15:0] txEng2rxSar_req_V_V_din;
input   txEng2rxSar_req_V_V_full_n;
output   txEng2rxSar_req_V_V_write;
output  [15:0] txEng_ipMetaFifo_V_V_din;
input   txEng_ipMetaFifo_V_V_full_n;
output   txEng_ipMetaFifo_V_V_write;
output  [0:0] txEng_isLookUpFifo_V_din;
input   txEng_isLookUpFifo_V_full_n;
output   txEng_isLookUpFifo_V_write;
output  [15:0] txEng2sLookup_rev_req_V_V_din;
input   txEng2sLookup_rev_req_V_V_full_n;
output   txEng2sLookup_rev_req_V_V_write;
output  [99:0] txEng_tcpMetaFifo_V_din;
input   txEng_tcpMetaFifo_V_full_n;
output   txEng_tcpMetaFifo_V_write;
output  [95:0] txEng_tupleShortCutFifo_V_din;
input   txEng_tupleShortCutFifo_V_full_n;
output   txEng_tupleShortCutFifo_V_write;
output  [18:0] txEng2timer_setRetransmitTimer_din;
input   txEng2timer_setRetransmitTimer_full_n;
output   txEng2timer_setRetransmitTimer_write;
output  [71:0] txMetaloader2memAccessBreakdow_din;
input   txMetaloader2memAccessBreakdow_full_n;
output   txMetaloader2memAccessBreakdow_write;
output  [15:0] txEng2timer_setProbeTimer_V_V_din;
input   txEng2timer_setProbeTimer_V_V_full_n;
output   txEng2timer_setProbeTimer_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eventEng2txEng_event_V_read;
reg txSar2txEng_upd_rsp_V_read;
reg rxSar2txEng_rsp_V_read;
reg txEngFifoReadCount_V_V_write;
reg[52:0] txEng2txSar_upd_req_V_din;
reg txEng2txSar_upd_req_V_write;
reg txEng2rxSar_req_V_V_write;
reg[15:0] txEng_ipMetaFifo_V_V_din;
reg txEng_ipMetaFifo_V_V_write;
reg[0:0] txEng_isLookUpFifo_V_din;
reg txEng_isLookUpFifo_V_write;
reg txEng2sLookup_rev_req_V_V_write;
reg[99:0] txEng_tcpMetaFifo_V_din;
reg txEng_tcpMetaFifo_V_write;
reg txEng_tupleShortCutFifo_V_write;
reg[18:0] txEng2timer_setRetransmitTimer_din;
reg txEng2timer_setRetransmitTimer_write;
reg[71:0] txMetaloader2memAccessBreakdow_din;
reg txMetaloader2memAccessBreakdow_write;
reg txEng2timer_setProbeTimer_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_472_p3;
wire   [0:0] tmp_41_fu_1401_p2;
wire   [0:0] grp_nbreadreq_fu_486_p3;
wire   [0:0] grp_nbreadreq_fu_500_p3;
wire   [0:0] grp_fu_1315_p2;
reg    ap_sig_bdd_148;
reg   [0:0] ml_FsmState_V_load_reg_2455;
reg   [0:0] tmp_reg_2473;
reg    ap_sig_bdd_162;
reg   [0:0] ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_reg_2473_pp0_it1;
reg   [0:0] tmp_206_reg_2716;
reg   [0:0] tmp_s_reg_2720;
reg   [0:0] tmp_44_reg_2724;
reg   [0:0] tmp_45_reg_2728;
reg   [0:0] tmp_i_reg_2732;
reg   [2:0] resetEvent_type_reg_2533;
reg   [2:0] ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1;
reg   [0:0] tmp_41_reg_2469;
reg   [0:0] ap_reg_ppstg_tmp_41_reg_2469_pp0_it1;
reg   [0:0] tmp_42_reg_2563;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_2563_pp0_it1;
reg   [0:0] tmp_34_reg_2567;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_2567_pp0_it1;
reg   [0:0] ml_sarLoaded_load_reg_2459;
reg   [0:0] ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1;
reg   [0:0] tmp_56_reg_2741;
reg   [0:0] brmerge2_reg_2571;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_2571_pp0_it1;
reg   [0:0] tmp_68_reg_2745;
reg   [0:0] tmp_33_reg_2585;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2585_pp0_it1;
reg   [0:0] tmp_39_reg_2589;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_2589_pp0_it1;
reg   [0:0] tmp_38_reg_2603;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_2603_pp0_it1;
reg   [0:0] tmp_32_reg_2607;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2607_pp0_it1;
reg   [0:0] tmp_37_reg_2611;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2611_pp0_it1;
reg   [0:0] tmp_31_reg_2625;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_2625_pp0_it1;
reg   [0:0] demorgan_reg_2650;
reg   [0:0] ap_reg_ppstg_demorgan_reg_2650_pp0_it1;
reg   [0:0] brmerge1_reg_2629;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_2629_pp0_it1;
reg   [0:0] tmp_71_reg_2759;
reg   [0:0] tmp_30_reg_2662;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2662_pp0_it1;
reg   [0:0] tmp_48_reg_2690;
reg   [0:0] ap_reg_ppstg_tmp_48_reg_2690_pp0_it1;
reg   [0:0] tmp_54_reg_2694;
reg   [0:0] ap_reg_ppstg_tmp_54_reg_2694_pp0_it1;
reg   [0:0] brmerge_reg_2666;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2666_pp0_it1;
reg   [0:0] tmp_53_reg_2707;
reg   [0:0] ap_reg_ppstg_tmp_53_reg_2707_pp0_it1;
reg   [0:0] tmp_70_reg_2768;
reg    ap_sig_bdd_506;
reg   [0:0] ml_FsmState_V = 1'b0;
reg   [15:0] ml_curEvent_sessionID_V = 16'b0000000000000000;
reg   [2:0] ml_curEvent_rt_count_V = 3'b000;
reg   [0:0] ml_sarLoaded = 1'b0;
reg   [31:0] ml_randomValue_V = 32'b1010110001000110000000110101111;
reg   [1:0] ml_segmentCount_V = 2'b00;
reg   [2:0] ml_curEvent_type = 3'b000;
reg   [15:0] ml_curEvent_address_V = 16'b0000000000000000;
reg   [15:0] ml_curEvent_length_V = 16'b0000000000000000;
reg   [31:0] ml_curEvent_tuple_srcIp_V = 32'b00000000000000000000000000000000;
reg   [31:0] ml_curEvent_tuple_dstIp_V = 32'b00000000000000000000000000000000;
reg   [15:0] ml_curEvent_tuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] ml_curEvent_tuple_dstPort_V = 16'b0000000000000000;
reg   [31:0] rxSar_recvd_V = 32'b00000000000000000000000000000000;
reg   [15:0] rxSar_appd_V = 16'b0000000000000000;
reg   [31:0] txSar_ackd_V = 32'b00000000000000000000000000000000;
reg   [31:0] txSar_not_ackd_V = 32'b00000000000000000000000000000000;
reg   [15:0] txSar_min_window_V = 16'b0000000000000000;
reg   [15:0] txSar_app_V = 16'b0000000000000000;
reg   [0:0] txSar_finReady = 1'b0;
reg   [0:0] txSar_finSent = 1'b0;
reg   [31:0] p_Val2_15_reg_622;
reg   [31:0] ap_reg_ppstg_p_Val2_15_reg_622_pp0_it1;
reg   [31:0] tmp_seqNumb_V_2_reg_663;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_2_reg_663_pp0_it1;
reg   [31:0] p_Val2_14_reg_687;
reg   [31:0] ap_reg_ppstg_p_Val2_14_reg_687_pp0_it1;
reg   [31:0] p_Val2_s_reg_768;
reg   [31:0] ap_reg_ppstg_p_Val2_s_reg_768_pp0_it1;
reg   [31:0] tmp_ackNumb_V_2_reg_1096;
reg   [31:0] p_Val2_16_reg_1130;
reg   [31:0] tmp_ackNumb_V_4_reg_1141;
reg   [15:0] tmp_V_3_reg_1164;
reg   [31:0] tmp_ackNumb_V_3_reg_1177;
reg   [15:0] tmp_V_2_reg_1200;
reg   [31:0] reg_1366;
reg   [31:0] ap_reg_ppstg_reg_1366_pp0_it1;
wire   [15:0] grp_fu_1320_p4;
reg   [31:0] t_V_reg_2463;
reg   [31:0] ap_reg_ppstg_t_V_reg_2463_pp0_it1;
wire   [2:0] tmp_195_fu_1407_p1;
reg   [2:0] tmp_195_reg_2477;
reg   [15:0] tmp_V_reg_2489;
reg   [15:0] ap_reg_ppstg_tmp_V_reg_2489_pp0_it1;
reg   [15:0] this_assign_15_load_2_new_reg_2498;
reg   [15:0] tmp_length_V_load_new_reg_2503;
reg   [2:0] resetEvent_rt_count_V_reg_2508;
reg   [31:0] tmp_tuple_srcIp_V_load_new_reg_2513;
reg   [31:0] tmp_tuple_dstIp_V_load_new_reg_2518;
reg   [15:0] tmp_tuple_srcPort_V_load_new_reg_2523;
reg   [15:0] tmp_tuple_dstPort_V_load_new_reg_2528;
wire   [31:0] tmp_232_fu_1592_p1;
wire   [31:0] tmp_ackNumb_V_1_fu_1607_p1;
reg   [31:0] tmp_ackNumb_V_1_reg_2593;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_1_reg_2593_pp0_it1;
wire   [31:0] tmp_217_fu_1617_p1;
wire   [31:0] tmp_ackNumb_V_fu_1663_p1;
reg   [31:0] tmp_ackNumb_V_reg_2615;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_reg_2615_pp0_it1;
wire   [15:0] windowSize_V_5_fu_1688_p2;
reg   [15:0] windowSize_V_5_reg_2620;
reg   [15:0] ap_reg_ppstg_windowSize_V_5_reg_2620_pp0_it1;
wire   [31:0] tmp_227_fu_1694_p1;
wire   [15:0] tmp_242_fu_1713_p1;
reg   [15:0] tmp_242_reg_2638;
reg   [15:0] ap_reg_ppstg_tmp_242_reg_2638_pp0_it1;
wire   [15:0] currLength_V_1_fu_1731_p2;
reg   [15:0] currLength_V_1_reg_2643;
wire   [0:0] demorgan_fu_1743_p2;
wire   [0:0] tmp_61_fu_1749_p2;
wire   [0:0] tmp_65_fu_1762_p2;
wire   [31:0] tmp_223_fu_1780_p1;
wire   [15:0] tmp_237_fu_1795_p1;
reg   [15:0] tmp_237_reg_2675;
reg   [15:0] ap_reg_ppstg_tmp_237_reg_2675_pp0_it1;
wire   [15:0] currLength_V_fu_1799_p2;
wire   [15:0] usableWindow_V_1_fu_1827_p3;
wire   [0:0] tmp_48_fu_1835_p2;
wire   [0:0] tmp_54_fu_1841_p2;
wire   [0:0] or_cond_fu_1859_p2;
reg   [0:0] txSar_finReady_loc_phi_fu_805_p6;
wire   [31:0] tmp_not_ackd_V_6_fu_1869_p2;
reg   [31:0] tmp_not_ackd_V_6_reg_2702;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_6_reg_2702_pp0_it1;
wire   [0:0] tmp_53_fu_1876_p2;
wire   [31:0] tmp_not_ackd_V_2_fu_1886_p2;
reg   [31:0] tmp_not_ackd_V_2_reg_2711;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_2_reg_2711_pp0_it1;
wire   [0:0] tmp_206_fu_1989_p2;
wire   [0:0] tmp_s_fu_1995_p2;
wire   [0:0] tmp_44_fu_2000_p2;
wire   [0:0] grp_fu_1356_p2;
wire   [15:0] windowSize_V_6_fu_2015_p2;
reg   [15:0] windowSize_V_6_reg_2736;
wire   [0:0] tmp_56_fu_2032_p2;
wire   [0:0] tmp_68_fu_2042_p2;
wire   [15:0] windowSize_V_4_fu_2058_p2;
reg   [15:0] windowSize_V_4_reg_2749;
wire   [14:0] slowstart_threshold_V_fu_2078_p3;
reg   [14:0] slowstart_threshold_V_reg_2754;
wire   [0:0] tmp_71_fu_2086_p2;
wire   [15:0] windowSize_V_fu_2102_p2;
reg   [15:0] windowSize_V_reg_2763;
wire   [0:0] tmp_70_fu_2108_p2;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_595pp0_it0;
reg   [0:0] txSar_ackd_V_flag_9_phi_fu_598_p6;
wire   [31:0] tmp_233_fu_1602_p1;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_9_reg_609pp0_it0;
reg   [31:0] txSar_ackd_V_new_9_phi_fu_612_p6;
wire   [31:0] ap_reg_phiprechg_p_Val2_15_reg_622pp0_it0;
reg   [31:0] p_Val2_15_phi_fu_625_p6;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_634pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_7_phi_fu_637_p4;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_643pp0_it0;
reg   [0:0] txSar_ackd_V_flag_6_phi_fu_646_p4;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_654pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_5_phi_fu_657_p4;
wire   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_2_reg_663pp0_it0;
reg   [31:0] tmp_seqNumb_V_2_phi_fu_666_p4;
wire   [31:0] tmp_213_fu_1640_p1;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_673pp0_it0;
reg   [0:0] txSar_ackd_V_flag_2_phi_fu_676_p6;
wire   [31:0] ap_reg_phiprechg_p_Val2_14_reg_687pp0_it0;
reg   [31:0] p_Val2_14_phi_fu_690_p6;
wire   [31:0] tmp_228_fu_1704_p1;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_699pp0_it0;
reg   [31:0] txSar_not_ackd_V_loc_1_phi_fu_702_p6;
wire   [0:0] ap_reg_phiprechg_txSar_finSent_loc_reg_710pp0_it0;
reg   [0:0] txSar_finSent_loc_phi_fu_713_p6;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_722pp0_it0;
reg   [0:0] txSar_ackd_V_flag_3_phi_fu_725_p4;
wire   [31:0] tmp_64_fu_1755_p2;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_3_reg_733pp0_it0;
reg   [31:0] txSar_ackd_V_new_3_phi_fu_736_p4;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_reg_743pp0_it0;
reg   [0:0] txSar_ackd_V_flag_phi_fu_746_p6;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_loc_reg_757pp0_it0;
reg   [31:0] txSar_ackd_V_loc_phi_fu_760_p6;
wire   [31:0] tmp_224_fu_1790_p1;
wire   [31:0] ap_reg_phiprechg_p_Val2_s_reg_768pp0_it0;
reg   [31:0] p_Val2_s_phi_fu_771_p6;
wire   [15:0] ap_reg_phiprechg_txSar_min_window_V_loc_reg_780pp0_it0;
reg   [15:0] txSar_min_window_V_loc_phi_fu_783_p6;
wire   [15:0] ap_reg_phiprechg_txSar_app_V_loc_reg_791pp0_it0;
reg   [15:0] txSar_app_V_loc_phi_fu_794_p6;
wire   [0:0] ap_reg_phiprechg_txSar_finReady_loc_reg_802pp0_it0;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_reg_814pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_phi_fu_817_p8;
wire   [31:0] grp_fu_1348_p2;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_827pp0_it0;
reg   [0:0] txSar_ackd_V_flag_s_phi_fu_830_p42;
wire   [31:0] tmp_220_fu_1587_p1;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_s_reg_896pp0_it0;
reg   [31:0] txSar_ackd_V_new_s_phi_fu_899_p42;
wire   [31:0] tmp_209_fu_1673_p1;
wire   [0:0] ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_961pp0_it0;
reg   [0:0] txSar_not_ackd_V_flag_4_phi_fu_964_p42;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1030pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_s_phi_fu_1033_p42;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it1;
wire   [15:0] ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it0;
reg   [15:0] ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it1;
wire   [31:0] ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it0;
reg   [31:0] ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it1;
reg   [31:0] p_Val2_16_phi_fu_1133_p4;
wire   [31:0] tmp_57_fu_2021_p2;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it1;
wire   [15:0] ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it0;
reg   [15:0] ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it1;
wire   [15:0] ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it0;
reg   [15:0] ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it1;
reg   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it2;
wire   [52:0] tmp_3_fu_2125_p3;
wire   [52:0] tmp_2_fu_2133_p3;
wire   [52:0] tmp_1_fu_2141_p3;
wire   [52:0] tmp_321367_fu_2212_p4;
wire   [52:0] tmp_311347_fu_2229_p4;
wire   [52:0] tmp_26_fu_2261_p4;
wire   [52:0] tmp_21_fu_2291_p4;
wire   [52:0] tmp_13_fu_2338_p4;
wire   [52:0] tmp_6_fu_2394_p4;
wire   [52:0] tmp_7_fu_2404_p4;
wire   [99:0] tmp_381468_fu_2157_p5;
wire   [99:0] tmp_351410_fu_2170_p5;
wire   [99:0] tmp_331387_fu_2240_p5;
wire   [99:0] tmp_27_fu_2272_p4;
wire   [99:0] tmp_22_fu_2302_p3;
wire   [99:0] tmp_19_fu_2320_p5;
wire   [99:0] tmp_15_fu_2367_p6;
wire   [99:0] tmp_9_fu_2432_p6;
wire   [18:0] tmp_341404_fu_2252_p3;
wire   [18:0] tmp_28_fu_2282_p3;
wire   [18:0] tmp_23_fu_2311_p3;
wire   [18:0] tmp_16_fu_2381_p3;
wire   [18:0] tmp_10_fu_2446_p3;
wire   [71:0] tmp_14_fu_2353_p6;
wire   [71:0] tmp_8_fu_2418_p6;
wire   [31:0] tmp_69_fu_1515_p2;
wire   [31:0] p_2_fu_1628_p2;
wire   [31:0] p_6_fu_1651_p2;
wire   [1:0] tmp_67_fu_1768_p2;
wire   [0:0] grp_fu_1315_p1;
wire   [31:0] tmp_231_fu_1622_p2;
wire   [31:0] tmp_207_fu_1645_p2;
wire   [15:0] tmp_212_fu_1678_p1;
wire   [15:0] tmp_43_fu_1682_p2;
wire   [15:0] tmp_241_fu_1709_p1;
wire   [15:0] tmp_50_fu_1717_p2;
wire   [15:0] p_1_v_fu_1723_p3;
wire   [0:0] tmp_51_fu_1737_p2;
wire   [15:0] tmp_238_fu_1805_p1;
wire   [15:0] usedLength_V_fu_1809_p2;
wire   [0:0] tmp_47_fu_1815_p2;
wire   [15:0] usableWindow_V_fu_1821_p2;
wire   [0:0] tmp_62_fu_1847_p2;
wire   [0:0] tmp_63_fu_1853_p2;
wire   [31:0] tmp_66_fu_1865_p1;
wire   [31:0] tmp_58_fu_1882_p1;
wire   [0:0] tmp_197_fu_1940_p2;
wire   [0:0] tmp_196_fu_1935_p2;
wire   [0:0] tmp_199_fu_1951_p2;
wire   [0:0] tmp_198_fu_1945_p2;
wire   [0:0] tmp_201_fu_1962_p2;
wire   [0:0] tmp_200_fu_1956_p2;
wire   [0:0] tmp_203_fu_1973_p2;
wire   [0:0] tmp_202_fu_1967_p2;
wire   [0:0] tmp_205_fu_1984_p2;
wire   [0:0] tmp_204_fu_1978_p2;
wire   [15:0] tmp_244_fu_2005_p1;
wire   [15:0] tmp_52_fu_2009_p2;
wire   [15:0] tmp_245_fu_2028_p1;
wire   [15:0] tmp_246_fu_2038_p1;
wire   [15:0] tmp_240_fu_2048_p1;
wire   [15:0] tmp_49_fu_2052_p2;
wire   [0:0] tmp_55_fu_2064_p2;
wire   [14:0] slowstart_threshold_V_cast_fu_2069_p4;
wire   [15:0] tmp_236_fu_2092_p1;
wire   [15:0] tmp_46_fu_2096_p2;
wire   [31:0] tmp_not_ackd_V_3_fu_2223_p2;
wire   [31:0] grp_fu_1361_p2;
wire   [31:0] tmp_not_ackd_V_4_fu_2335_p1;
wire   [13:0] tmp_243_fu_2331_p1;
wire   [22:0] tmp_bbt_V_1_fu_2349_p1;
wire   [13:0] tmp_239_fu_2390_p1;
wire   [22:0] tmp_bbt_V_fu_2414_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1177;
reg    ap_sig_bdd_513;
reg    ap_sig_bdd_738;
reg    ap_sig_bdd_967;
reg    ap_sig_bdd_917;
reg    ap_sig_bdd_924;
reg    ap_sig_bdd_50;
reg    ap_sig_bdd_928;
reg    ap_sig_bdd_1186;
reg    ap_sig_bdd_1162;
reg    ap_sig_bdd_88;
reg    ap_sig_bdd_95;
reg    ap_sig_bdd_114;
reg    ap_sig_bdd_122;
reg    ap_sig_bdd_130;
reg    ap_sig_bdd_2015;
reg    ap_sig_bdd_2014;
reg    ap_sig_bdd_102;
reg    ap_sig_bdd_295;
reg    ap_sig_bdd_321;
reg    ap_sig_bdd_336;
reg    ap_sig_bdd_393;
reg    ap_sig_bdd_449;
reg    ap_sig_bdd_1211;
reg    ap_sig_bdd_190;
reg    ap_sig_bdd_196;
reg    ap_sig_bdd_204;
reg    ap_sig_bdd_279;
reg    ap_sig_bdd_284;
reg    ap_sig_bdd_318;
reg    ap_sig_bdd_329;
reg    ap_sig_bdd_382;
reg    ap_sig_bdd_430;
reg    ap_sig_bdd_442;
reg    ap_sig_bdd_225;
reg    ap_sig_bdd_246;
reg    ap_sig_bdd_358;
reg    ap_sig_bdd_38;
reg    ap_sig_bdd_68;
reg    ap_sig_bdd_754;
reg    ap_sig_bdd_720;
reg    ap_sig_bdd_1131;
reg    ap_sig_bdd_1140;
reg    ap_sig_bdd_1136;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_1177) begin
            ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it1 <= p_Val2_15_phi_fu_625_p6;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it1 <= ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2))))) begin
        ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1 <= currLength_V_fu_1799_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_53_fu_1876_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_53_fu_1876_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_54_fu_1841_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_54_fu_1841_p2)))))) begin
        ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1 <= ap_const_lv16_218;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2))))) begin
        ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1 <= usableWindow_V_1_fu_1827_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1 <= ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_967) begin
            ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it1 <= currLength_V_1_fu_1731_p2;
        end else if (ap_sig_bdd_738) begin
            ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it1 <= ap_const_lv16_218;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it1 <= ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it1 <= tmp_232_fu_1592_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it1 <= tmp_223_fu_1780_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it1 <= tmp_227_fu_1694_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_924) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it1 <= tmp_217_fu_1617_p1;
        end else if (ap_sig_bdd_917) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it1 <= ml_randomValue_V;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it1 <= ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it1 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it1 <= txSar_app_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it1 <= ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_61_fu_1749_p2) & (ap_const_lv1_0 == txSar_finSent_loc_phi_fu_713_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_61_fu_1749_p2) & (ap_const_lv1_0 == txSar_finSent_loc_phi_fu_713_p6)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_61_fu_1749_p2) & ~(ap_const_lv1_0 == tmp_65_fu_1762_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_61_fu_1749_p2) & ~(ap_const_lv1_0 == tmp_65_fu_1762_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2) & (ap_const_lv1_0 == txSar_finReady_loc_phi_fu_805_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2) & (ap_const_lv1_0 == txSar_finReady_loc_phi_fu_805_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2) & (ap_const_lv1_0 == or_cond_fu_1859_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2) & (ap_const_lv1_0 == or_cond_fu_1859_p2)))))) begin
        ml_FsmState_V <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_FsmState_V <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_61_fu_1749_p2) & ~(ap_const_lv1_0 == txSar_finSent_loc_phi_fu_713_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_61_fu_1749_p2) & ~(ap_const_lv1_0 == txSar_finSent_loc_phi_fu_713_p6)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2) & ~(ap_const_lv1_0 == txSar_finReady_loc_phi_fu_805_p6) & ~(ap_const_lv1_0 == or_cond_fu_1859_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2) & ~(ap_const_lv1_0 == txSar_finReady_loc_phi_fu_805_p6) & ~(ap_const_lv1_0 == or_cond_fu_1859_p2)))))) begin
        ml_curEvent_type <= ap_const_lv3_5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_type <= tmp_195_fu_1407_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_928) begin
            ml_randomValue_V <= p_6_fu_1651_p2;
        end else if (ap_sig_bdd_917) begin
            ml_randomValue_V <= p_2_fu_1628_p2;
        end else if (ap_sig_bdd_50) begin
            ml_randomValue_V <= tmp_69_fu_1515_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1)))))) begin
        ml_sarLoaded <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_sarLoaded <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_738) begin
            ml_segmentCount_V <= tmp_67_fu_1768_p2;
        end else if ((ml_FsmState_V == ap_const_lv1_0)) begin
            ml_segmentCount_V <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_14_reg_687 <= tmp_228_fu_1704_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_14_reg_687 <= txSar_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_14_reg_687 <= ap_reg_phiprechg_p_Val2_14_reg_687pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_15_reg_622 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_15_reg_622 <= txSar_not_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_15_reg_622 <= ap_reg_phiprechg_p_Val2_15_reg_622pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1162) begin
        if (ap_sig_bdd_1186) begin
            p_Val2_16_reg_1130 <= tmp_57_fu_2021_p2;
        end else if ((ap_true == ap_true)) begin
            p_Val2_16_reg_1130 <= ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_s_reg_768 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_s_reg_768 <= txSar_not_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_Val2_s_reg_768 <= ap_reg_phiprechg_p_Val2_s_reg_768pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_130) begin
            rxSar_recvd_V <= tmp_223_fu_1780_p1;
        end else if (ap_sig_bdd_122) begin
            rxSar_recvd_V <= tmp_227_fu_1694_p1;
        end else if (ap_sig_bdd_114) begin
            rxSar_recvd_V <= tmp_ackNumb_V_fu_1663_p1;
        end else if (ap_sig_bdd_95) begin
            rxSar_recvd_V <= tmp_ackNumb_V_1_fu_1607_p1;
        end else if (ap_sig_bdd_88) begin
            rxSar_recvd_V <= tmp_232_fu_1592_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_513) begin
        if (ap_sig_bdd_102) begin
            tmp_seqNumb_V_2_reg_663 <= tmp_213_fu_1640_p1;
        end else if (ap_sig_bdd_928) begin
            tmp_seqNumb_V_2_reg_663 <= ml_randomValue_V;
        end else if ((ap_true == ap_true)) begin
            tmp_seqNumb_V_2_reg_663 <= ap_reg_phiprechg_tmp_seqNumb_V_2_reg_663pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it2 <= ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it1;
        tmp_V_2_reg_1200 <= ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1;
        tmp_V_3_reg_1164 <= ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it1;
        tmp_ackNumb_V_2_reg_1096 <= ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it1;
        tmp_ackNumb_V_3_reg_1177 <= ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it1;
        tmp_ackNumb_V_4_reg_1141 <= ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 <= brmerge1_reg_2629;
        ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 <= brmerge2_reg_2571;
        ap_reg_ppstg_brmerge_reg_2666_pp0_it1 <= brmerge_reg_2666;
        ap_reg_ppstg_demorgan_reg_2650_pp0_it1 <= demorgan_reg_2650;
        ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 <= ml_FsmState_V_load_reg_2455;
        ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 <= ml_sarLoaded_load_reg_2459;
        ap_reg_ppstg_p_Val2_14_reg_687_pp0_it1 <= p_Val2_14_reg_687;
        ap_reg_ppstg_p_Val2_15_reg_622_pp0_it1 <= p_Val2_15_reg_622;
        ap_reg_ppstg_p_Val2_s_reg_768_pp0_it1 <= p_Val2_s_reg_768;
        ap_reg_ppstg_reg_1366_pp0_it1 <= reg_1366;
        ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 <= resetEvent_type_reg_2533;
        ap_reg_ppstg_t_V_reg_2463_pp0_it1 <= t_V_reg_2463;
        ap_reg_ppstg_tmp_237_reg_2675_pp0_it1 <= tmp_237_reg_2675;
        ap_reg_ppstg_tmp_242_reg_2638_pp0_it1 <= tmp_242_reg_2638;
        ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 <= tmp_30_reg_2662;
        ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 <= tmp_31_reg_2625;
        ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 <= tmp_32_reg_2607;
        ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 <= tmp_33_reg_2585;
        ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 <= tmp_34_reg_2567;
        ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 <= tmp_37_reg_2611;
        ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 <= tmp_38_reg_2603;
        ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 <= tmp_39_reg_2589;
        ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 <= tmp_41_reg_2469;
        ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 <= tmp_42_reg_2563;
        ap_reg_ppstg_tmp_48_reg_2690_pp0_it1 <= tmp_48_reg_2690;
        ap_reg_ppstg_tmp_53_reg_2707_pp0_it1 <= tmp_53_reg_2707;
        ap_reg_ppstg_tmp_54_reg_2694_pp0_it1 <= tmp_54_reg_2694;
        ap_reg_ppstg_tmp_V_reg_2489_pp0_it1 <= tmp_V_reg_2489;
        ap_reg_ppstg_tmp_ackNumb_V_1_reg_2593_pp0_it1 <= tmp_ackNumb_V_1_reg_2593;
        ap_reg_ppstg_tmp_ackNumb_V_reg_2615_pp0_it1 <= tmp_ackNumb_V_reg_2615;
        ap_reg_ppstg_tmp_not_ackd_V_2_reg_2711_pp0_it1 <= tmp_not_ackd_V_2_reg_2711;
        ap_reg_ppstg_tmp_not_ackd_V_6_reg_2702_pp0_it1 <= tmp_not_ackd_V_6_reg_2702;
        ap_reg_ppstg_tmp_reg_2473_pp0_it1 <= tmp_reg_2473;
        ap_reg_ppstg_tmp_seqNumb_V_2_reg_663_pp0_it1 <= tmp_seqNumb_V_2_reg_663;
        ap_reg_ppstg_windowSize_V_5_reg_2620_pp0_it1 <= windowSize_V_5_reg_2620;
        ml_FsmState_V_load_reg_2455 <= ml_FsmState_V;
        ml_sarLoaded_load_reg_2459 <= ml_sarLoaded;
        t_V_reg_2463 <= ml_randomValue_V;
        tmp_41_reg_2469 <= tmp_41_fu_1401_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge1_reg_2629 <= grp_fu_1315_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge2_reg_2571 <= grp_fu_1315_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge_reg_2666 <= grp_fu_1315_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        currLength_V_1_reg_2643 <= currLength_V_1_fu_1731_p2;
        demorgan_reg_2650 <= demorgan_fu_1743_p2;
        tmp_242_reg_2638 <= tmp_242_fu_1713_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_address_V <= this_assign_15_load_2_new_reg_2498;
        ml_curEvent_length_V <= tmp_length_V_load_new_reg_2503;
        ml_curEvent_tuple_dstIp_V <= tmp_tuple_dstIp_V_load_new_reg_2518;
        ml_curEvent_tuple_dstPort_V <= tmp_tuple_dstPort_V_load_new_reg_2528;
        ml_curEvent_tuple_srcIp_V <= tmp_tuple_srcIp_V_load_new_reg_2513;
        ml_curEvent_tuple_srcPort_V <= tmp_tuple_srcPort_V_load_new_reg_2523;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_rt_count_V <= {{eventEng2txEng_event_V_dout[ap_const_lv32_35 : ap_const_lv32_33]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ml_curEvent_sessionID_V <= ap_reg_ppstg_tmp_V_reg_2489_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        reg_1366 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        resetEvent_rt_count_V_reg_2508 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_35 : ap_const_lv32_33]}};
        this_assign_15_load_2_new_reg_2498 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_22 : ap_const_lv32_13]}};
        tmp_195_reg_2477 <= tmp_195_fu_1407_p1;
        tmp_V_reg_2489 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_12 : ap_const_lv32_3]}};
        tmp_length_V_load_new_reg_2503 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_32 : ap_const_lv32_23]}};
        tmp_tuple_dstIp_V_load_new_reg_2518 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_75 : ap_const_lv32_56]}};
        tmp_tuple_dstPort_V_load_new_reg_2528 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_95 : ap_const_lv32_86]}};
        tmp_tuple_srcIp_V_load_new_reg_2513 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_55 : ap_const_lv32_36]}};
        tmp_tuple_srcPort_V_load_new_reg_2523 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_85 : ap_const_lv32_76]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        resetEvent_type_reg_2533 <= ml_curEvent_type;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxSar_appd_V <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459) & (ap_const_lv3_1 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_31_reg_2625) & (ap_const_lv1_0 == demorgan_reg_2650)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_1 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_31_reg_2625) & ~(ap_const_lv1_0 == brmerge1_reg_2629) & (ap_const_lv1_0 == demorgan_reg_2650))))) begin
        slowstart_threshold_V_reg_2754 <= slowstart_threshold_V_fu_2078_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_206_reg_2716 <= tmp_206_fu_1989_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        tmp_237_reg_2675 <= tmp_237_fu_1795_p1;
        tmp_48_reg_2690 <= tmp_48_fu_1835_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_30_reg_2662 <= grp_nbreadreq_fu_500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_31_reg_2625 <= grp_nbreadreq_fu_500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_2))))) begin
        tmp_32_reg_2607 <= grp_nbreadreq_fu_500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_33_reg_2585 <= grp_nbreadreq_fu_500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_34_reg_2567 <= grp_nbreadreq_fu_500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))))) begin
        tmp_37_reg_2611 <= grp_nbreadreq_fu_486_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_38_reg_2603 <= grp_nbreadreq_fu_486_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_39_reg_2589 <= grp_nbreadreq_fu_486_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_42_reg_2563 <= grp_nbreadreq_fu_486_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_206_fu_1989_p2) & (ap_const_lv1_0 == tmp_s_fu_1995_p2))) begin
        tmp_44_reg_2724 <= tmp_44_fu_2000_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_206_fu_1989_p2) & (ap_const_lv1_0 == tmp_s_fu_1995_p2) & ~(ap_const_lv1_0 == tmp_44_fu_2000_p2))) begin
        tmp_45_reg_2728 <= grp_fu_1356_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2))))) begin
        tmp_53_reg_2707 <= tmp_53_fu_1876_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2))))) begin
        tmp_54_reg_2694 <= tmp_54_fu_1841_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459) & ~(ap_const_lv1_0 == tmp_41_reg_2469)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == brmerge2_reg_2571) & ~(ap_const_lv1_0 == tmp_41_reg_2469))))) begin
        tmp_56_reg_2741 <= tmp_56_fu_2032_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == brmerge2_reg_2571))))) begin
        tmp_68_reg_2745 <= tmp_68_fu_2042_p2;
        windowSize_V_6_reg_2736 <= windowSize_V_6_fu_2015_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459) & (ap_const_lv3_0 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_30_reg_2662)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_0 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_30_reg_2662) & ~(ap_const_lv1_0 == brmerge_reg_2666))))) begin
        tmp_70_reg_2768 <= tmp_70_fu_2108_p2;
        windowSize_V_reg_2763 <= windowSize_V_fu_2102_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459) & (ap_const_lv3_1 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_31_reg_2625)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_1 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_31_reg_2625) & ~(ap_const_lv1_0 == brmerge1_reg_2629))))) begin
        tmp_71_reg_2759 <= tmp_71_fu_2086_p2;
        windowSize_V_4_reg_2749 <= windowSize_V_4_fu_2058_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_ackNumb_V_1_reg_2593 <= tmp_ackNumb_V_1_fu_1607_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_ackNumb_V_reg_2615 <= tmp_ackNumb_V_fu_1663_p1;
        windowSize_V_5_reg_2620 <= windowSize_V_5_fu_1688_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_206_fu_1989_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1995_p2))) begin
        tmp_i_reg_2732 <= grp_fu_1356_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2))))) begin
        tmp_not_ackd_V_2_reg_2711 <= tmp_not_ackd_V_2_fu_1886_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2))))) begin
        tmp_not_ackd_V_6_reg_2702 <= tmp_not_ackd_V_6_fu_1869_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_reg_2473 <= tmp_nbreadreq_fu_472_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_206_fu_1989_p2))) begin
        tmp_s_reg_2720 <= tmp_s_fu_1995_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == txSar_ackd_V_flag_s_phi_fu_830_p42))) begin
        txSar_ackd_V <= txSar_ackd_V_new_s_phi_fu_899_p42;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txSar_app_V <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        txSar_finReady <= txSar2txEng_upd_rsp_V_dout[ap_const_lv32_60];
        txSar_finSent <= txSar2txEng_upd_rsp_V_dout[ap_const_lv32_61];
        txSar_min_window_V <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == txSar_not_ackd_V_flag_4_phi_fu_964_p42))) begin
        txSar_not_ackd_V <= txSar_not_ackd_V_new_s_phi_fu_1033_p42;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// eventEng2txEng_event_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_nbreadreq_fu_472_p3 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506 or ml_FsmState_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        eventEng2txEng_event_V_read = ap_const_logic_1;
    end else begin
        eventEng2txEng_event_V_read = ap_const_logic_0;
    end
end

/// p_Val2_14_phi_fu_690_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V or ap_reg_phiprechg_p_Val2_14_reg_687pp0_it0 or tmp_228_fu_1704_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        p_Val2_14_phi_fu_690_p6 = tmp_228_fu_1704_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_14_phi_fu_690_p6 = txSar_ackd_V;
    end else begin
        p_Val2_14_phi_fu_690_p6 = ap_reg_phiprechg_p_Val2_14_reg_687pp0_it0;
    end
end

/// p_Val2_15_phi_fu_625_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_p_Val2_15_reg_622pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2))) begin
        p_Val2_15_phi_fu_625_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_15_phi_fu_625_p6 = txSar_not_ackd_V;
    end else begin
        p_Val2_15_phi_fu_625_p6 = ap_reg_phiprechg_p_Val2_15_reg_622pp0_it0;
    end
end

/// p_Val2_16_phi_fu_1133_p4 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1 or ml_FsmState_V_load_reg_2455 or resetEvent_type_reg_2533 or tmp_41_reg_2469 or tmp_34_reg_2567 or ml_sarLoaded_load_reg_2459 or brmerge2_reg_2571 or ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it1 or tmp_57_fu_2021_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459) & (ap_const_lv1_0 == tmp_41_reg_2469)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == brmerge2_reg_2571) & (ap_const_lv1_0 == tmp_41_reg_2469))))) begin
        p_Val2_16_phi_fu_1133_p4 = tmp_57_fu_2021_p2;
    end else begin
        p_Val2_16_phi_fu_1133_p4 = ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it1;
    end
end

/// p_Val2_s_phi_fu_771_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_p_Val2_s_reg_768pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        p_Val2_s_phi_fu_771_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_s_phi_fu_771_p6 = txSar_not_ackd_V;
    end else begin
        p_Val2_s_phi_fu_771_p6 = ap_reg_phiprechg_p_Val2_s_reg_768pp0_it0;
    end
end

/// rxSar2txEng_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxSar2txEng_rsp_V_read = ap_const_logic_1;
    end else begin
        rxSar2txEng_rsp_V_read = ap_const_logic_0;
    end
end

/// tmp_seqNumb_V_2_phi_fu_666_p4 assign process. ///
always @ (tmp_41_fu_1401_p2 or ml_randomValue_V or ap_reg_phiprechg_tmp_seqNumb_V_2_reg_663pp0_it0 or tmp_213_fu_1640_p1 or ap_sig_bdd_2015 or ap_sig_bdd_2014)
begin
    if (ap_sig_bdd_2014) begin
        if (ap_sig_bdd_2015) begin
            tmp_seqNumb_V_2_phi_fu_666_p4 = tmp_213_fu_1640_p1;
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) begin
            tmp_seqNumb_V_2_phi_fu_666_p4 = ml_randomValue_V;
        end else begin
            tmp_seqNumb_V_2_phi_fu_666_p4 = ap_reg_phiprechg_tmp_seqNumb_V_2_reg_663pp0_it0;
        end
    end else begin
        tmp_seqNumb_V_2_phi_fu_666_p4 = ap_reg_phiprechg_tmp_seqNumb_V_2_reg_663pp0_it0;
    end
end

/// txEng2rxSar_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_tmp_reg_2473_pp0_it1 or tmp_206_reg_2716 or ap_sig_bdd_506)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & ~(ap_const_lv1_0 == tmp_206_reg_2716) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng2rxSar_req_V_V_write = ap_const_logic_1;
    end else begin
        txEng2rxSar_req_V_V_write = ap_const_logic_0;
    end
end

/// txEng2sLookup_rev_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2sLookup_rev_req_V_V_write = ap_const_logic_1;
    end else begin
        txEng2sLookup_rev_req_V_V_write = ap_const_logic_0;
    end
end

/// txEng2timer_setProbeTimer_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_tmp_48_reg_2690_pp0_it1 or ap_reg_ppstg_tmp_54_reg_2694_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2707_pp0_it1 or ap_sig_bdd_506)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2timer_setProbeTimer_V_V_write = ap_const_logic_1;
    end else begin
        txEng2timer_setProbeTimer_V_V_write = ap_const_logic_0;
    end
end

/// txEng2timer_setRetransmitTimer_din assign process. ///
always @ (tmp_341404_fu_2252_p3 or tmp_28_fu_2282_p3 or tmp_23_fu_2311_p3 or tmp_16_fu_2381_p3 or tmp_10_fu_2446_p3 or ap_sig_bdd_295 or ap_sig_bdd_321 or ap_sig_bdd_336 or ap_sig_bdd_393 or ap_sig_bdd_449 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if (ap_sig_bdd_449) begin
            txEng2timer_setRetransmitTimer_din = tmp_10_fu_2446_p3;
        end else if (ap_sig_bdd_393) begin
            txEng2timer_setRetransmitTimer_din = tmp_16_fu_2381_p3;
        end else if (ap_sig_bdd_336) begin
            txEng2timer_setRetransmitTimer_din = tmp_23_fu_2311_p3;
        end else if (ap_sig_bdd_321) begin
            txEng2timer_setRetransmitTimer_din = tmp_28_fu_2282_p3;
        end else if (ap_sig_bdd_295) begin
            txEng2timer_setRetransmitTimer_din = tmp_341404_fu_2252_p3;
        end else begin
            txEng2timer_setRetransmitTimer_din = 'bx;
        end
    end else begin
        txEng2timer_setRetransmitTimer_din = 'bx;
    end
end

/// txEng2timer_setRetransmitTimer_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2timer_setRetransmitTimer_write = ap_const_logic_1;
    end else begin
        txEng2timer_setRetransmitTimer_write = ap_const_logic_0;
    end
end

/// txEng2txSar_upd_req_V_din assign process. ///
always @ (tmp_3_fu_2125_p3 or tmp_2_fu_2133_p3 or tmp_1_fu_2141_p3 or tmp_321367_fu_2212_p4 or tmp_311347_fu_2229_p4 or tmp_26_fu_2261_p4 or tmp_21_fu_2291_p4 or tmp_13_fu_2338_p4 or tmp_6_fu_2394_p4 or tmp_7_fu_2404_p4 or ap_sig_bdd_1211 or ap_sig_bdd_190 or ap_sig_bdd_196 or ap_sig_bdd_204 or ap_sig_bdd_279 or ap_sig_bdd_284 or ap_sig_bdd_318 or ap_sig_bdd_329 or ap_sig_bdd_382 or ap_sig_bdd_430 or ap_sig_bdd_442)
begin
    if (ap_sig_bdd_1211) begin
        if (ap_sig_bdd_442) begin
            txEng2txSar_upd_req_V_din = tmp_7_fu_2404_p4;
        end else if (ap_sig_bdd_430) begin
            txEng2txSar_upd_req_V_din = tmp_6_fu_2394_p4;
        end else if (ap_sig_bdd_382) begin
            txEng2txSar_upd_req_V_din = tmp_13_fu_2338_p4;
        end else if (ap_sig_bdd_329) begin
            txEng2txSar_upd_req_V_din = tmp_21_fu_2291_p4;
        end else if (ap_sig_bdd_318) begin
            txEng2txSar_upd_req_V_din = tmp_26_fu_2261_p4;
        end else if (ap_sig_bdd_284) begin
            txEng2txSar_upd_req_V_din = tmp_311347_fu_2229_p4;
        end else if (ap_sig_bdd_279) begin
            txEng2txSar_upd_req_V_din = tmp_321367_fu_2212_p4;
        end else if (ap_sig_bdd_204) begin
            txEng2txSar_upd_req_V_din = tmp_1_fu_2141_p3;
        end else if (ap_sig_bdd_196) begin
            txEng2txSar_upd_req_V_din = tmp_2_fu_2133_p3;
        end else if (ap_sig_bdd_190) begin
            txEng2txSar_upd_req_V_din = tmp_3_fu_2125_p3;
        end else begin
            txEng2txSar_upd_req_V_din = 'bx;
        end
    end else begin
        txEng2txSar_upd_req_V_din = 'bx;
    end
end

/// txEng2txSar_upd_req_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_tmp_reg_2473_pp0_it1 or tmp_206_reg_2716 or tmp_s_reg_2720 or tmp_44_reg_2724 or tmp_45_reg_2728 or tmp_i_reg_2732 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or tmp_56_reg_2741 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_demorgan_reg_2650_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_tmp_48_reg_2690_pp0_it1 or ap_reg_ppstg_tmp_54_reg_2694_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2707_pp0_it1 or ap_sig_bdd_506)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_lv1_0 == tmp_206_reg_2716) & (ap_const_lv1_0 == tmp_s_reg_2720) & ~(ap_const_lv1_0 == tmp_44_reg_2724) & (ap_const_lv1_0 == tmp_45_reg_2728) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_lv1_0 == tmp_206_reg_2716) & ~(ap_const_lv1_0 == tmp_s_reg_2720) & (ap_const_lv1_0 == tmp_i_reg_2732) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & ~(ap_const_lv1_0 == tmp_206_reg_2716) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv1_0 == tmp_56_reg_2741)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == tmp_56_reg_2741) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_56_reg_2741)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_56_reg_2741))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2650_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng2txSar_upd_req_V_write = ap_const_logic_1;
    end else begin
        txEng2txSar_upd_req_V_write = ap_const_logic_0;
    end
end

/// txEngFifoReadCount_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ml_FsmState_V_load_reg_2455 or tmp_reg_2473 or ap_sig_bdd_162 or ap_sig_bdd_506)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEngFifoReadCount_V_V_write = ap_const_logic_1;
    end else begin
        txEngFifoReadCount_V_V_write = ap_const_logic_0;
    end
end

/// txEng_ipMetaFifo_V_V_din assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506 or tmp_V_3_reg_1164 or tmp_V_2_reg_1200)
begin
    if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_2_reg_1200;
    end else if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_3_reg_1164;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_ipMetaFifo_V_V_din = ap_const_lv16_0;
    end else begin
        txEng_ipMetaFifo_V_V_din = 'bx;
    end
end

/// txEng_ipMetaFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_ipMetaFifo_V_V_write = ap_const_logic_1;
    end else begin
        txEng_ipMetaFifo_V_V_write = ap_const_logic_0;
    end
end

/// txEng_isLookUpFifo_V_din assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_isLookUpFifo_V_din = ap_const_lv1_0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_isLookUpFifo_V_din = ap_const_lv1_1;
    end else begin
        txEng_isLookUpFifo_V_din = 'bx;
    end
end

/// txEng_isLookUpFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_isLookUpFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_isLookUpFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tcpMetaFifo_V_din assign process. ///
always @ (tmp_381468_fu_2157_p5 or tmp_351410_fu_2170_p5 or tmp_331387_fu_2240_p5 or tmp_27_fu_2272_p4 or tmp_22_fu_2302_p3 or tmp_19_fu_2320_p5 or tmp_15_fu_2367_p6 or tmp_9_fu_2432_p6 or ap_sig_bdd_295 or ap_sig_bdd_321 or ap_sig_bdd_336 or ap_sig_bdd_393 or ap_sig_bdd_449 or ap_sig_bdd_1211 or ap_sig_bdd_225 or ap_sig_bdd_246 or ap_sig_bdd_358)
begin
    if (ap_sig_bdd_1211) begin
        if (ap_sig_bdd_449) begin
            txEng_tcpMetaFifo_V_din = tmp_9_fu_2432_p6;
        end else if (ap_sig_bdd_393) begin
            txEng_tcpMetaFifo_V_din = tmp_15_fu_2367_p6;
        end else if (ap_sig_bdd_358) begin
            txEng_tcpMetaFifo_V_din = tmp_19_fu_2320_p5;
        end else if (ap_sig_bdd_336) begin
            txEng_tcpMetaFifo_V_din = tmp_22_fu_2302_p3;
        end else if (ap_sig_bdd_321) begin
            txEng_tcpMetaFifo_V_din = tmp_27_fu_2272_p4;
        end else if (ap_sig_bdd_295) begin
            txEng_tcpMetaFifo_V_din = tmp_331387_fu_2240_p5;
        end else if (ap_sig_bdd_246) begin
            txEng_tcpMetaFifo_V_din = tmp_351410_fu_2170_p5;
        end else if (ap_sig_bdd_225) begin
            txEng_tcpMetaFifo_V_din = tmp_381468_fu_2157_p5;
        end else begin
            txEng_tcpMetaFifo_V_din = 'bx;
        end
    end else begin
        txEng_tcpMetaFifo_V_din = 'bx;
    end
end

/// txEng_tcpMetaFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txEng_tcpMetaFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tcpMetaFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tupleShortCutFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_sig_bdd_506)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txEng_tupleShortCutFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tupleShortCutFifo_V_write = ap_const_logic_0;
    end
end

/// txMetaloader2memAccessBreakdow_din assign process. ///
always @ (tmp_14_fu_2353_p6 or tmp_8_fu_2418_p6 or ap_sig_bdd_393 or ap_sig_bdd_449 or ap_sig_bdd_1211)
begin
    if (ap_sig_bdd_1211) begin
        if (ap_sig_bdd_449) begin
            txMetaloader2memAccessBreakdow_din = tmp_8_fu_2418_p6;
        end else if (ap_sig_bdd_393) begin
            txMetaloader2memAccessBreakdow_din = tmp_14_fu_2353_p6;
        end else begin
            txMetaloader2memAccessBreakdow_din = 'bx;
        end
    end else begin
        txMetaloader2memAccessBreakdow_din = 'bx;
    end
end

/// txMetaloader2memAccessBreakdow_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768 or ap_sig_bdd_506)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txMetaloader2memAccessBreakdow_write = ap_const_logic_1;
    end else begin
        txMetaloader2memAccessBreakdow_write = ap_const_logic_0;
    end
end

/// txSar2txEng_upd_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        txSar2txEng_upd_rsp_V_read = ap_const_logic_1;
    end else begin
        txSar2txEng_upd_rsp_V_read = ap_const_logic_0;
    end
end

/// txSar_ackd_V_flag_2_phi_fu_676_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_673pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_ackd_V_flag_2_phi_fu_676_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_2_phi_fu_676_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_2_phi_fu_676_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_673pp0_it0;
    end
end

/// txSar_ackd_V_flag_3_phi_fu_725_p4 assign process. ///
always @ (txSar_ackd_V_flag_2_phi_fu_676_p6 or ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_722pp0_it0 or ap_sig_bdd_738 or ap_sig_bdd_967 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_967) begin
            txSar_ackd_V_flag_3_phi_fu_725_p4 = txSar_ackd_V_flag_2_phi_fu_676_p6;
        end else if (ap_sig_bdd_738) begin
            txSar_ackd_V_flag_3_phi_fu_725_p4 = ap_const_lv1_1;
        end else begin
            txSar_ackd_V_flag_3_phi_fu_725_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_722pp0_it0;
        end
    end else begin
        txSar_ackd_V_flag_3_phi_fu_725_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_722pp0_it0;
    end
end

/// txSar_ackd_V_flag_6_phi_fu_646_p4 assign process. ///
always @ (tmp_41_fu_1401_p2 or ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_643pp0_it0 or ap_sig_bdd_2015 or ap_sig_bdd_2014)
begin
    if (ap_sig_bdd_2014) begin
        if (ap_sig_bdd_2015) begin
            txSar_ackd_V_flag_6_phi_fu_646_p4 = ap_const_lv1_1;
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) begin
            txSar_ackd_V_flag_6_phi_fu_646_p4 = ap_const_lv1_0;
        end else begin
            txSar_ackd_V_flag_6_phi_fu_646_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_643pp0_it0;
        end
    end else begin
        txSar_ackd_V_flag_6_phi_fu_646_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_643pp0_it0;
    end
end

/// txSar_ackd_V_flag_9_phi_fu_598_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_595pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2))) begin
        txSar_ackd_V_flag_9_phi_fu_598_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_9_phi_fu_598_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_9_phi_fu_598_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_595pp0_it0;
    end
end

/// txSar_ackd_V_flag_phi_fu_746_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_reg_743pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_ackd_V_flag_phi_fu_746_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_phi_fu_746_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_phi_fu_746_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_reg_743pp0_it0;
    end
end

/// txSar_ackd_V_flag_s_phi_fu_830_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V_flag_9_phi_fu_598_p6 or txSar_ackd_V_flag_6_phi_fu_646_p4 or txSar_ackd_V_flag_3_phi_fu_725_p4 or txSar_ackd_V_flag_phi_fu_746_p6 or ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_827pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2))))) begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = txSar_ackd_V_flag_9_phi_fu_598_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3))))) begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = txSar_ackd_V_flag_6_phi_fu_646_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = txSar_ackd_V_flag_3_phi_fu_725_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = txSar_ackd_V_flag_phi_fu_746_p6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)))) begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ml_curEvent_type == ap_const_lv3_6) & ~(ml_curEvent_type == ap_const_lv3_5) & ~(ml_curEvent_type == ap_const_lv3_4) & ~(ml_curEvent_type == ap_const_lv3_3) & ~(ml_curEvent_type == ap_const_lv3_7) & ~(ml_curEvent_type == ap_const_lv3_2) & ~(ml_curEvent_type == ap_const_lv3_1) & ~(ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == grp_fu_1315_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_s_phi_fu_830_p42 = ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_827pp0_it0;
    end
end

/// txSar_ackd_V_loc_phi_fu_760_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V or ap_reg_phiprechg_txSar_ackd_V_loc_reg_757pp0_it0 or tmp_224_fu_1790_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_ackd_V_loc_phi_fu_760_p6 = tmp_224_fu_1790_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_loc_phi_fu_760_p6 = txSar_ackd_V;
    end else begin
        txSar_ackd_V_loc_phi_fu_760_p6 = ap_reg_phiprechg_txSar_ackd_V_loc_reg_757pp0_it0;
    end
end

/// txSar_ackd_V_new_3_phi_fu_736_p4 assign process. ///
always @ (p_Val2_14_phi_fu_690_p6 or tmp_64_fu_1755_p2 or ap_reg_phiprechg_txSar_ackd_V_new_3_reg_733pp0_it0 or ap_sig_bdd_738 or ap_sig_bdd_967 or ap_sig_bdd_38)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_967) begin
            txSar_ackd_V_new_3_phi_fu_736_p4 = p_Val2_14_phi_fu_690_p6;
        end else if (ap_sig_bdd_738) begin
            txSar_ackd_V_new_3_phi_fu_736_p4 = tmp_64_fu_1755_p2;
        end else begin
            txSar_ackd_V_new_3_phi_fu_736_p4 = ap_reg_phiprechg_txSar_ackd_V_new_3_reg_733pp0_it0;
        end
    end else begin
        txSar_ackd_V_new_3_phi_fu_736_p4 = ap_reg_phiprechg_txSar_ackd_V_new_3_reg_733pp0_it0;
    end
end

/// txSar_ackd_V_new_9_phi_fu_612_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_233_fu_1602_p1 or ap_reg_phiprechg_txSar_ackd_V_new_9_reg_609pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2))) begin
        txSar_ackd_V_new_9_phi_fu_612_p6 = tmp_233_fu_1602_p1;
    end else begin
        txSar_ackd_V_new_9_phi_fu_612_p6 = ap_reg_phiprechg_txSar_ackd_V_new_9_reg_609pp0_it0;
    end
end

/// txSar_ackd_V_new_s_phi_fu_899_p42 assign process. ///
always @ (tmp_217_fu_1617_p1 or txSar_ackd_V_new_9_phi_fu_612_p6 or tmp_seqNumb_V_2_phi_fu_666_p4 or txSar_ackd_V_new_3_phi_fu_736_p4 or txSar_ackd_V_loc_phi_fu_760_p6 or tmp_220_fu_1587_p1 or ap_reg_phiprechg_txSar_ackd_V_new_s_reg_896pp0_it0 or tmp_209_fu_1673_p1 or ap_sig_bdd_95 or ap_sig_bdd_114 or ap_sig_bdd_38 or ap_sig_bdd_68 or ap_sig_bdd_754 or ap_sig_bdd_720 or ap_sig_bdd_1131 or ap_sig_bdd_1140)
begin
    if (ap_sig_bdd_38) begin
        if (ap_sig_bdd_1140) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = txSar_ackd_V_new_9_phi_fu_612_p6;
        end else if (ap_sig_bdd_95) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = tmp_217_fu_1617_p1;
        end else if (ap_sig_bdd_1131) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = tmp_seqNumb_V_2_phi_fu_666_p4;
        end else if (ap_sig_bdd_114) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = tmp_209_fu_1673_p1;
        end else if (ap_sig_bdd_720) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = txSar_ackd_V_new_3_phi_fu_736_p4;
        end else if (ap_sig_bdd_754) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = txSar_ackd_V_loc_phi_fu_760_p6;
        end else if (ap_sig_bdd_68) begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = tmp_220_fu_1587_p1;
        end else begin
            txSar_ackd_V_new_s_phi_fu_899_p42 = ap_reg_phiprechg_txSar_ackd_V_new_s_reg_896pp0_it0;
        end
    end else begin
        txSar_ackd_V_new_s_phi_fu_899_p42 = ap_reg_phiprechg_txSar_ackd_V_new_s_reg_896pp0_it0;
    end
end

/// txSar_app_V_loc_phi_fu_794_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_app_V or ap_reg_phiprechg_txSar_app_V_loc_reg_791pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_app_V_loc_phi_fu_794_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_app_V_loc_phi_fu_794_p6 = txSar_app_V;
    end else begin
        txSar_app_V_loc_phi_fu_794_p6 = ap_reg_phiprechg_txSar_app_V_loc_reg_791pp0_it0;
    end
end

/// txSar_finReady_loc_phi_fu_805_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_finReady or ap_reg_phiprechg_txSar_finReady_loc_reg_802pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_finReady_loc_phi_fu_805_p6 = txSar2txEng_upd_rsp_V_dout[ap_const_lv32_60];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_finReady_loc_phi_fu_805_p6 = txSar_finReady;
    end else begin
        txSar_finReady_loc_phi_fu_805_p6 = ap_reg_phiprechg_txSar_finReady_loc_reg_802pp0_it0;
    end
end

/// txSar_finSent_loc_phi_fu_713_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_finSent or ap_reg_phiprechg_txSar_finSent_loc_reg_710pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_finSent_loc_phi_fu_713_p6 = txSar2txEng_upd_rsp_V_dout[ap_const_lv32_61];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_finSent_loc_phi_fu_713_p6 = txSar_finSent;
    end else begin
        txSar_finSent_loc_phi_fu_713_p6 = ap_reg_phiprechg_txSar_finSent_loc_reg_710pp0_it0;
    end
end

/// txSar_min_window_V_loc_phi_fu_783_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_min_window_V or ap_reg_phiprechg_txSar_min_window_V_loc_reg_780pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_min_window_V_loc_phi_fu_783_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_min_window_V_loc_phi_fu_783_p6 = txSar_min_window_V;
    end else begin
        txSar_min_window_V_loc_phi_fu_783_p6 = ap_reg_phiprechg_txSar_min_window_V_loc_reg_780pp0_it0;
    end
end

/// txSar_not_ackd_V_flag_4_phi_fu_964_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V_flag_9_phi_fu_598_p6 or txSar_ackd_V_flag_2_phi_fu_676_p6 or ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_961pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2))))) begin
        txSar_not_ackd_V_flag_4_phi_fu_964_p42 = txSar_ackd_V_flag_9_phi_fu_598_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_not_ackd_V_flag_4_phi_fu_964_p42 = txSar_ackd_V_flag_2_phi_fu_676_p6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)))) begin
        txSar_not_ackd_V_flag_4_phi_fu_964_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ml_curEvent_type == ap_const_lv3_6) & ~(ml_curEvent_type == ap_const_lv3_5) & ~(ml_curEvent_type == ap_const_lv3_4) & ~(ml_curEvent_type == ap_const_lv3_3) & ~(ml_curEvent_type == ap_const_lv3_7) & ~(ml_curEvent_type == ap_const_lv3_2) & ~(ml_curEvent_type == ap_const_lv3_1) & ~(ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == grp_fu_1315_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_not_ackd_V_flag_4_phi_fu_964_p42 = ap_const_lv1_0;
    end else begin
        txSar_not_ackd_V_flag_4_phi_fu_964_p42 = ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_961pp0_it0;
    end
end

/// txSar_not_ackd_V_loc_1_phi_fu_702_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_699pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_not_ackd_V_loc_1_phi_fu_702_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_not_ackd_V_loc_1_phi_fu_702_p6 = txSar_not_ackd_V;
    end else begin
        txSar_not_ackd_V_loc_1_phi_fu_702_p6 = ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_699pp0_it0;
    end
end

/// txSar_not_ackd_V_new_5_phi_fu_657_p4 assign process. ///
always @ (txSar2txEng_upd_rsp_V_dout or tmp_41_fu_1401_p2 or ml_randomValue_V or ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_654pp0_it0 or ap_sig_bdd_2015 or ap_sig_bdd_2014)
begin
    if (ap_sig_bdd_2014) begin
        if (ap_sig_bdd_2015) begin
            txSar_not_ackd_V_new_5_phi_fu_657_p4 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) begin
            txSar_not_ackd_V_new_5_phi_fu_657_p4 = ml_randomValue_V;
        end else begin
            txSar_not_ackd_V_new_5_phi_fu_657_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_654pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_new_5_phi_fu_657_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_654pp0_it0;
    end
end

/// txSar_not_ackd_V_new_7_phi_fu_637_p4 assign process. ///
always @ (txSar2txEng_upd_rsp_V_dout or tmp_41_fu_1401_p2 or ml_randomValue_V or ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_634pp0_it0 or ap_sig_bdd_1136)
begin
    if (ap_sig_bdd_1136) begin
        if ((ap_const_lv1_0 == tmp_41_fu_1401_p2)) begin
            txSar_not_ackd_V_new_7_phi_fu_637_p4 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if (~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) begin
            txSar_not_ackd_V_new_7_phi_fu_637_p4 = ml_randomValue_V;
        end else begin
            txSar_not_ackd_V_new_7_phi_fu_637_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_634pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_new_7_phi_fu_637_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_634pp0_it0;
    end
end

/// txSar_not_ackd_V_new_phi_fu_817_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_48_fu_1835_p2 or tmp_54_fu_1841_p2 or tmp_not_ackd_V_6_fu_1869_p2 or tmp_53_fu_1876_p2 or tmp_not_ackd_V_2_fu_1886_p2 or ap_reg_phiprechg_txSar_not_ackd_V_new_reg_814pp0_it0 or grp_fu_1348_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_54_fu_1841_p2))))) begin
        txSar_not_ackd_V_new_phi_fu_817_p8 = tmp_not_ackd_V_6_fu_1869_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_53_fu_1876_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_53_fu_1876_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_54_fu_1841_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_48_fu_1835_p2) & (ap_const_lv1_0 == tmp_54_fu_1841_p2)))))) begin
        txSar_not_ackd_V_new_phi_fu_817_p8 = grp_fu_1348_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_48_fu_1835_p2) & ~(ap_const_lv1_0 == tmp_53_fu_1876_p2))))) begin
        txSar_not_ackd_V_new_phi_fu_817_p8 = tmp_not_ackd_V_2_fu_1886_p2;
    end else begin
        txSar_not_ackd_V_new_phi_fu_817_p8 = ap_reg_phiprechg_txSar_not_ackd_V_new_reg_814pp0_it0;
    end
end

/// txSar_not_ackd_V_new_s_phi_fu_1033_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or p_Val2_15_phi_fu_625_p6 or txSar_not_ackd_V_new_7_phi_fu_637_p4 or txSar_not_ackd_V_new_5_phi_fu_657_p4 or txSar_not_ackd_V_loc_1_phi_fu_702_p6 or txSar_not_ackd_V_new_phi_fu_817_p8 or ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1030pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = p_Val2_15_phi_fu_625_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4))) begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = txSar_not_ackd_V_new_7_phi_fu_637_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = txSar_not_ackd_V_new_5_phi_fu_657_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = txSar_not_ackd_V_loc_1_phi_fu_702_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = txSar_not_ackd_V_new_phi_fu_817_p8;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else begin
        txSar_not_ackd_V_new_s_phi_fu_1033_p42 = ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1030pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_p_Val2_14_reg_687pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_15_reg_622pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_16_reg_1130pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_s_reg_768pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_seqNumb_V_2_reg_663pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_673pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_722pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_643pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_595pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_reg_743pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_827pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_loc_reg_757pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_3_reg_733pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_9_reg_609pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_s_reg_896pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_app_V_loc_reg_791pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_finReady_loc_reg_802pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_finSent_loc_reg_710pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_min_window_V_loc_reg_780pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_961pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_699pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_654pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_634pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_reg_814pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1030pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_102 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_102 = (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3));
end

/// ap_sig_bdd_1131 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1131 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3)));
end

/// ap_sig_bdd_1136 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1136 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_114 assign process. ///
always @ (grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_114 = ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)));
end

/// ap_sig_bdd_1140 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_1140 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2)));
end

/// ap_sig_bdd_1162 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506)
begin
    ap_sig_bdd_1162 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1177 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_1177 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2)));
end

/// ap_sig_bdd_1186 assign process. ///
always @ (ml_FsmState_V_load_reg_2455 or resetEvent_type_reg_2533 or tmp_41_reg_2469 or tmp_34_reg_2567 or ml_sarLoaded_load_reg_2459 or brmerge2_reg_2571)
begin
    ap_sig_bdd_1186 = ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & (ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2459) & (ap_const_lv1_0 == tmp_41_reg_2469)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & (ap_const_lv3_5 == resetEvent_type_reg_2533) & ~(ap_const_lv1_0 == tmp_34_reg_2567) & ~(ap_const_lv1_0 == brmerge2_reg_2571) & (ap_const_lv1_0 == tmp_41_reg_2469)));
end

/// ap_sig_bdd_1211 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506)
begin
    ap_sig_bdd_1211 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_122 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_122 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1));
end

/// ap_sig_bdd_130 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_130 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0));
end

/// ap_sig_bdd_148 assign process. ///
always @ (ap_start or ap_done_reg or eventEng2txEng_event_V_empty_n or tmp_nbreadreq_fu_472_p3 or txSar2txEng_upd_rsp_V_empty_n or tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or rxSar2txEng_rsp_V_empty_n or grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_148 = (((eventEng2txEng_event_V_empty_n == ap_const_logic_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3)) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1)) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_162 assign process. ///
always @ (txEngFifoReadCount_V_V_full_n or ml_FsmState_V_load_reg_2455 or tmp_reg_2473)
begin
    ap_sig_bdd_162 = ((txEngFifoReadCount_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2455) & ~(ap_const_lv1_0 == tmp_reg_2473));
end

/// ap_sig_bdd_190 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_tmp_reg_2473_pp0_it1 or tmp_206_reg_2716 or tmp_s_reg_2720 or tmp_44_reg_2724 or tmp_45_reg_2728)
begin
    ap_sig_bdd_190 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_lv1_0 == tmp_206_reg_2716) & (ap_const_lv1_0 == tmp_s_reg_2720) & ~(ap_const_lv1_0 == tmp_44_reg_2724) & (ap_const_lv1_0 == tmp_45_reg_2728));
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_tmp_reg_2473_pp0_it1 or tmp_206_reg_2716 or tmp_s_reg_2720 or tmp_i_reg_2732)
begin
    ap_sig_bdd_196 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_lv1_0 == tmp_206_reg_2716) & ~(ap_const_lv1_0 == tmp_s_reg_2720) & (ap_const_lv1_0 == tmp_i_reg_2732));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_2014 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_2014 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3));
end

/// ap_sig_bdd_2015 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3)
begin
    ap_sig_bdd_2015 = ((ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3));
end

/// ap_sig_bdd_204 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_tmp_reg_2473_pp0_it1 or tmp_206_reg_2716)
begin
    ap_sig_bdd_204 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & ~(ap_const_lv1_0 == tmp_206_reg_2716));
end

/// ap_sig_bdd_225 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1)
begin
    ap_sig_bdd_225 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1));
end

/// ap_sig_bdd_246 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1)
begin
    ap_sig_bdd_246 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1));
end

/// ap_sig_bdd_279 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or tmp_56_reg_2741 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1)
begin
    ap_sig_bdd_279 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv1_0 == tmp_56_reg_2741)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == tmp_56_reg_2741) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1)));
end

/// ap_sig_bdd_284 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or tmp_56_reg_2741 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1)
begin
    ap_sig_bdd_284 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_56_reg_2741)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_56_reg_2741)));
end

/// ap_sig_bdd_295 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745)
begin
    ap_sig_bdd_295 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)));
end

/// ap_sig_bdd_318 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)
begin
    ap_sig_bdd_318 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1));
end

/// ap_sig_bdd_321 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)
begin
    ap_sig_bdd_321 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1));
end

/// ap_sig_bdd_329 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1)
begin
    ap_sig_bdd_329 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1));
end

/// ap_sig_bdd_336 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)
begin
    ap_sig_bdd_336 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)));
end

/// ap_sig_bdd_358 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)
begin
    ap_sig_bdd_358 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)));
end

/// ap_sig_bdd_38 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0)
begin
    ap_sig_bdd_38 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0));
end

/// ap_sig_bdd_382 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_demorgan_reg_2650_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1)
begin
    ap_sig_bdd_382 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2650_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1)));
end

/// ap_sig_bdd_393 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or tmp_71_reg_2759)
begin
    ap_sig_bdd_393 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)));
end

/// ap_sig_bdd_430 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_tmp_48_reg_2690_pp0_it1 or ap_reg_ppstg_tmp_54_reg_2694_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1)
begin
    ap_sig_bdd_430 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1)));
end

/// ap_sig_bdd_442 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_tmp_48_reg_2690_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)
begin
    ap_sig_bdd_442 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)));
end

/// ap_sig_bdd_449 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or tmp_70_reg_2768)
begin
    ap_sig_bdd_449 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)));
end

/// ap_sig_bdd_50 assign process. ///
always @ (tmp_nbreadreq_fu_472_p3 or ml_FsmState_V)
begin
    ap_sig_bdd_50 = ((ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_472_p3));
end

/// ap_sig_bdd_506 assign process. ///
always @ (txEng2txSar_upd_req_V_full_n or ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1 or ap_reg_ppstg_tmp_reg_2473_pp0_it1 or tmp_206_reg_2716 or tmp_s_reg_2720 or tmp_44_reg_2724 or tmp_45_reg_2728 or tmp_i_reg_2732 or txEng2rxSar_req_V_V_full_n or txEng_ipMetaFifo_V_V_full_n or ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1 or ap_reg_ppstg_tmp_41_reg_2469_pp0_it1 or ap_reg_ppstg_tmp_42_reg_2563_pp0_it1 or txEng_isLookUpFifo_V_full_n or txEng2sLookup_rev_req_V_V_full_n or txEng_tcpMetaFifo_V_full_n or txEng_tupleShortCutFifo_V_full_n or ap_reg_ppstg_tmp_34_reg_2567_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1 or tmp_56_reg_2741 or ap_reg_ppstg_brmerge2_reg_2571_pp0_it1 or tmp_68_reg_2745 or txEng2timer_setRetransmitTimer_full_n or ap_reg_ppstg_tmp_33_reg_2585_pp0_it1 or ap_reg_ppstg_tmp_39_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_38_reg_2603_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2607_pp0_it1 or ap_reg_ppstg_tmp_37_reg_2611_pp0_it1 or ap_reg_ppstg_tmp_31_reg_2625_pp0_it1 or ap_reg_ppstg_demorgan_reg_2650_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2629_pp0_it1 or txMetaloader2memAccessBreakdow_full_n or tmp_71_reg_2759 or txEng2timer_setProbeTimer_V_V_full_n or ap_reg_ppstg_tmp_30_reg_2662_pp0_it1 or ap_reg_ppstg_tmp_48_reg_2690_pp0_it1 or ap_reg_ppstg_tmp_54_reg_2694_pp0_it1 or ap_reg_ppstg_brmerge_reg_2666_pp0_it1 or ap_reg_ppstg_tmp_53_reg_2707_pp0_it1 or tmp_70_reg_2768)
begin
    ap_sig_bdd_506 = (((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_lv1_0 == tmp_206_reg_2716) & (ap_const_lv1_0 == tmp_s_reg_2720) & ~(ap_const_lv1_0 == tmp_44_reg_2724) & (ap_const_lv1_0 == tmp_45_reg_2728)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (ap_const_lv1_0 == tmp_206_reg_2716) & ~(ap_const_lv1_0 == tmp_s_reg_2720) & (ap_const_lv1_0 == tmp_i_reg_2732)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_206_reg_2716)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2473_pp0_it1) & ~(ap_const_lv1_0 == tmp_206_reg_2716)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_2563_pp0_it1) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (txEng_tupleShortCutFifo_V_full_n == ap_const_logic_0)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv1_0 == tmp_56_reg_2741)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == tmp_56_reg_2741) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_56_reg_2741)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_56_reg_2741)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_2567_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2571_pp0_it1) & ~(ap_const_lv1_0 == tmp_68_reg_2745))) & (txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_39_reg_2589_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_2469_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2603_pp0_it1)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2607_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2611_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2650_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1)))) | ((txMetaloader2memAccessBreakdow_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_2625_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2629_pp0_it1) & (ap_const_lv1_0 == tmp_71_reg_2759)))) | ((txEng2timer_setProbeTimer_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_54_reg_2694_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1)))) | ((txEng2timer_setProbeTimer_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_reg_2690_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_2707_pp0_it1)))) | ((txMetaloader2memAccessBreakdow_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2459_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2455_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2533_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2662_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2666_pp0_it1) & (ap_const_lv1_0 == tmp_70_reg_2768)))));
end

/// ap_sig_bdd_513 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_148 or ap_sig_bdd_162 or ap_sig_bdd_506)
begin
    ap_sig_bdd_513 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_148) | (ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_506 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_68 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_68 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3));
end

/// ap_sig_bdd_720 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_720 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1)));
end

/// ap_sig_bdd_738 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_61_fu_1749_p2)
begin
    ap_sig_bdd_738 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_61_fu_1749_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_61_fu_1749_p2)));
end

/// ap_sig_bdd_754 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_754 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_0)));
end

/// ap_sig_bdd_88 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_88 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1315_p2));
end

/// ap_sig_bdd_917 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_917 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2));
end

/// ap_sig_bdd_924 assign process. ///
always @ (tmp_41_fu_1401_p2 or grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_924 = (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_41_fu_1401_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_928 assign process. ///
always @ (tmp_41_fu_1401_p2 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_928 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_41_fu_1401_p2));
end

/// ap_sig_bdd_95 assign process. ///
always @ (grp_nbreadreq_fu_486_p3 or grp_nbreadreq_fu_500_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_95 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_486_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_967 assign process. ///
always @ (grp_nbreadreq_fu_500_p3 or grp_fu_1315_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_61_fu_1749_p2)
begin
    ap_sig_bdd_967 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_61_fu_1749_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_500_p3) & ~(ap_const_lv1_0 == grp_fu_1315_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_61_fu_1749_p2)));
end
assign currLength_V_1_fu_1731_p2 = (p_1_v_fu_1723_p3 - tmp_242_fu_1713_p1);
assign currLength_V_fu_1799_p2 = (txSar_app_V_loc_phi_fu_794_p6 - tmp_237_fu_1795_p1);
assign demorgan_fu_1743_p2 = (ml_sarLoaded | tmp_51_fu_1737_p2);
assign grp_fu_1315_p1 = txSar2txEng_upd_rsp_V_empty_n;
assign grp_fu_1315_p2 = (ml_sarLoaded | grp_fu_1315_p1);
assign grp_fu_1320_p4 = {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
assign grp_fu_1348_p2 = (p_Val2_s_phi_fu_771_p6 + ap_const_lv32_218);
assign grp_fu_1356_p2 = (resetEvent_rt_count_V_reg_2508 == ap_const_lv3_0? 1'b1: 1'b0);
assign grp_fu_1361_p2 = (ap_const_lv32_1 + ap_reg_ppstg_t_V_reg_2463_pp0_it1);
assign grp_nbreadreq_fu_486_p3 = txSar2txEng_upd_rsp_V_empty_n;
assign grp_nbreadreq_fu_500_p3 = rxSar2txEng_rsp_V_empty_n;
assign or_cond_fu_1859_p2 = (tmp_62_fu_1847_p2 | tmp_63_fu_1853_p2);
assign p_1_v_fu_1723_p3 = ((txSar_finSent_loc_phi_fu_713_p6[0:0]===1'b1)? tmp_50_fu_1717_p2: tmp_241_fu_1709_p1);
assign p_2_fu_1628_p2 = (ml_randomValue_V ^ tmp_231_fu_1622_p2);
assign p_6_fu_1651_p2 = (ml_randomValue_V ^ tmp_207_fu_1645_p2);
assign slowstart_threshold_V_cast_fu_2069_p4 = {{currLength_V_1_reg_2643[ap_const_lv32_F : ap_const_lv32_1]}};
assign slowstart_threshold_V_fu_2078_p3 = ((tmp_55_fu_2064_p2[0:0]===1'b1)? slowstart_threshold_V_cast_fu_2069_p4: ap_const_lv15_430);
assign tmp_10_fu_2446_p3 = {{ap_const_lv3_1}, {ml_curEvent_sessionID_V}};
assign tmp_13_fu_2338_p4 = {{{{ap_const_lv5_11}, {tmp_not_ackd_V_4_fu_2335_p1}}}, {ml_curEvent_sessionID_V}};
assign tmp_14_fu_2353_p6 = {{{{{{{{ap_const_lv10_1}, {tmp_243_fu_2331_p1}}}, {ap_reg_ppstg_tmp_242_reg_2638_pp0_it1}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_1_fu_2349_p1}};
assign tmp_15_fu_2367_p6 = {{{{{{{{ap_const_lv4_1}, {tmp_V_3_reg_1164}}}, {windowSize_V_4_reg_2749}}}, {tmp_ackNumb_V_4_reg_1141}}}, {ap_reg_ppstg_p_Val2_14_reg_687_pp0_it1}};
assign tmp_16_fu_2381_p3 = {{ap_const_lv3_1}, {ml_curEvent_sessionID_V}};
assign tmp_195_fu_1407_p1 = eventEng2txEng_event_V_dout[2:0];
assign tmp_196_fu_1935_p2 = (tmp_195_reg_2477 == ap_const_lv3_7? 1'b1: 1'b0);
assign tmp_197_fu_1940_p2 = (tmp_195_reg_2477 == ap_const_lv3_5? 1'b1: 1'b0);
assign tmp_198_fu_1945_p2 = (tmp_197_fu_1940_p2 | tmp_196_fu_1935_p2);
assign tmp_199_fu_1951_p2 = (tmp_195_reg_2477 == ap_const_lv3_4? 1'b1: 1'b0);
assign tmp_19_fu_2320_p5 = {{{{{{ap_const_lv20_10000}, {ap_reg_ppstg_windowSize_V_5_reg_2620_pp0_it1}}}, {ap_reg_ppstg_tmp_ackNumb_V_reg_2615_pp0_it1}}}, {ap_reg_ppstg_reg_1366_pp0_it1}};
assign tmp_1_fu_2141_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2489_pp0_it1}};
assign tmp_200_fu_1956_p2 = (tmp_199_fu_1951_p2 | tmp_198_fu_1945_p2);
assign tmp_201_fu_1962_p2 = (tmp_195_reg_2477 == ap_const_lv3_2? 1'b1: 1'b0);
assign tmp_202_fu_1967_p2 = (tmp_201_fu_1962_p2 | tmp_200_fu_1956_p2);
assign tmp_203_fu_1973_p2 = (tmp_195_reg_2477 == ap_const_lv3_1? 1'b1: 1'b0);
assign tmp_204_fu_1978_p2 = (tmp_203_fu_1973_p2 | tmp_202_fu_1967_p2);
assign tmp_205_fu_1984_p2 = (tmp_195_reg_2477 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_206_fu_1989_p2 = (tmp_205_fu_1984_p2 | tmp_204_fu_1978_p2);
assign tmp_207_fu_1645_p2 = ml_randomValue_V << ap_const_lv32_3;
assign tmp_209_fu_1673_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_212_fu_1678_p1 = rxSar2txEng_rsp_V_dout[15:0];
assign tmp_213_fu_1640_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_217_fu_1617_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_21_fu_2291_p4 = {{{{ap_const_lv5_3}, {grp_fu_1361_p2}}}, {ml_curEvent_sessionID_V}};
assign tmp_220_fu_1587_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_223_fu_1780_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_224_fu_1790_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_227_fu_1694_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_228_fu_1704_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_22_fu_2302_p3 = {{ap_const_lv68_40000FFFF00000000}, {ap_reg_ppstg_tmp_seqNumb_V_2_reg_663_pp0_it1}};
assign tmp_231_fu_1622_p2 = ml_randomValue_V << ap_const_lv32_3;
assign tmp_232_fu_1592_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_233_fu_1602_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_236_fu_2092_p1 = ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1177pp0_it1[15:0];
assign tmp_237_fu_1795_p1 = p_Val2_s_phi_fu_771_p6[15:0];
assign tmp_238_fu_1805_p1 = txSar_ackd_V_loc_phi_fu_760_p6[15:0];
assign tmp_239_fu_2390_p1 = ml_curEvent_sessionID_V[13:0];
assign tmp_23_fu_2311_p3 = {{ap_const_lv3_3}, {ml_curEvent_sessionID_V}};
assign tmp_240_fu_2048_p1 = ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1141pp0_it1[15:0];
assign tmp_241_fu_1709_p1 = txSar_not_ackd_V_loc_1_phi_fu_702_p6[15:0];
assign tmp_242_fu_1713_p1 = p_Val2_14_phi_fu_690_p6[15:0];
assign tmp_243_fu_2331_p1 = ml_curEvent_sessionID_V[13:0];
assign tmp_244_fu_2005_p1 = ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1096pp0_it1[15:0];
assign tmp_245_fu_2028_p1 = p_Val2_15_reg_622[15:0];
assign tmp_246_fu_2038_p1 = p_Val2_16_phi_fu_1133_p4[15:0];
assign tmp_26_fu_2261_p4 = {{{{ap_const_lv5_3}, {grp_fu_1361_p2}}}, {ml_curEvent_sessionID_V}};
assign tmp_27_fu_2272_p4 = {{{{ap_const_lv36_50000FFFF}, {ap_reg_ppstg_tmp_ackNumb_V_1_reg_2593_pp0_it1}}}, {ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1218pp0_it2}};
assign tmp_28_fu_2282_p3 = {{ap_const_lv3_4}, {ml_curEvent_sessionID_V}};
assign tmp_2_fu_2133_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2489_pp0_it1}};
assign tmp_311347_fu_2229_p4 = {{{{ap_const_lv5_D}, {tmp_not_ackd_V_3_fu_2223_p2}}}, {ml_curEvent_sessionID_V}};
assign tmp_321367_fu_2212_p4 = {{{{ap_const_lv5_5}, {ap_reg_ppstg_p_Val2_15_reg_622_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_331387_fu_2240_p5 = {{{{{{ap_const_lv20_90000}, {windowSize_V_6_reg_2736}}}, {tmp_ackNumb_V_2_reg_1096}}}, {p_Val2_16_reg_1130}};
assign tmp_341404_fu_2252_p3 = {{ap_const_lv3_1}, {ml_curEvent_sessionID_V}};
assign tmp_351410_fu_2170_p5 = {{{{{{ap_const_lv36_300000000}, {ml_curEvent_address_V}}}, {ml_curEvent_length_V}}}, {ap_const_lv32_0}};
assign tmp_381468_fu_2157_p5 = {{{{{{ap_const_lv36_300000000}, {ml_curEvent_address_V}}}, {ml_curEvent_length_V}}}, {ap_reg_ppstg_reg_1366_pp0_it1}};
assign tmp_3_fu_2125_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2489_pp0_it1}};
assign tmp_41_fu_1401_p2 = (ml_curEvent_rt_count_V == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_43_fu_1682_p2 = (tmp_212_fu_1678_p1 ^ ap_const_lv16_FFFF);
assign tmp_44_fu_2000_p2 = (tmp_195_reg_2477 == ap_const_lv3_3? 1'b1: 1'b0);
assign tmp_46_fu_2096_p2 = (tmp_236_fu_2092_p1 ^ ap_const_lv16_FFFF);
assign tmp_47_fu_1815_p2 = (txSar_min_window_V_loc_phi_fu_783_p6 > usedLength_V_fu_1809_p2? 1'b1: 1'b0);
assign tmp_48_fu_1835_p2 = (currLength_V_fu_1799_p2 > usableWindow_V_1_fu_1827_p3? 1'b1: 1'b0);
assign tmp_49_fu_2052_p2 = (tmp_240_fu_2048_p1 ^ ap_const_lv16_FFFF);
assign tmp_50_fu_1717_p2 = ($signed(ap_const_lv16_FFFF) + $signed(tmp_241_fu_1709_p1));
assign tmp_51_fu_1737_p2 = (ml_curEvent_rt_count_V != ap_const_lv3_1? 1'b1: 1'b0);
assign tmp_52_fu_2009_p2 = (tmp_244_fu_2005_p1 ^ ap_const_lv16_FFFF);
assign tmp_53_fu_1876_p2 = (usableWindow_V_1_fu_1827_p3 < ap_const_lv16_218? 1'b1: 1'b0);
assign tmp_54_fu_1841_p2 = (currLength_V_fu_1799_p2 < ap_const_lv16_218? 1'b1: 1'b0);
assign tmp_55_fu_2064_p2 = (currLength_V_1_reg_2643 > ap_const_lv16_860? 1'b1: 1'b0);
assign tmp_56_fu_2032_p2 = (ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it1 == tmp_245_fu_2028_p1? 1'b1: 1'b0);
assign tmp_57_fu_2021_p2 = ($signed(p_Val2_15_reg_622) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_58_fu_1882_p1 = usableWindow_V_1_fu_1827_p3;
assign tmp_61_fu_1749_p2 = (currLength_V_1_fu_1731_p2 > ap_const_lv16_218? 1'b1: 1'b0);
assign tmp_62_fu_1847_p2 = (txSar_ackd_V_loc_phi_fu_760_p6 == p_Val2_s_phi_fu_771_p6? 1'b1: 1'b0);
assign tmp_63_fu_1853_p2 = (txSar_app_V_loc_phi_fu_794_p6 == tmp_237_fu_1795_p1? 1'b1: 1'b0);
assign tmp_64_fu_1755_p2 = (p_Val2_14_phi_fu_690_p6 + ap_const_lv32_218);
assign tmp_65_fu_1762_p2 = (ml_segmentCount_V == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_66_fu_1865_p1 = currLength_V_fu_1799_p2;
assign tmp_67_fu_1768_p2 = (ml_segmentCount_V + ap_const_lv2_1);
assign tmp_68_fu_2042_p2 = (tmp_246_fu_2038_p1 == ap_reg_phiprechg_txSar_app_V_loc_1_reg_1119pp0_it1? 1'b1: 1'b0);
assign tmp_69_fu_1515_p2 = (ml_randomValue_V + ap_const_lv32_1);
assign tmp_6_fu_2394_p4 = {{{{ap_const_lv5_1}, {ap_reg_ppstg_tmp_not_ackd_V_6_reg_2702_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_70_fu_2108_p2 = (ap_reg_phiprechg_tmp_V_2_reg_1200pp0_it1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_71_fu_2086_p2 = (ap_reg_phiprechg_tmp_V_3_reg_1164pp0_it1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_7_fu_2404_p4 = {{{{ap_const_lv5_1}, {ap_reg_ppstg_tmp_not_ackd_V_2_reg_2711_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_8_fu_2418_p6 = {{{{{{{{ap_const_lv10_1}, {tmp_239_fu_2390_p1}}}, {ap_reg_ppstg_tmp_237_reg_2675_pp0_it1}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_fu_2414_p1}};
assign tmp_9_fu_2432_p6 = {{{{{{{{ap_const_lv4_1}, {tmp_V_2_reg_1200}}}, {windowSize_V_reg_2763}}}, {tmp_ackNumb_V_3_reg_1177}}}, {ap_reg_ppstg_p_Val2_s_reg_768_pp0_it1}};
assign tmp_ackNumb_V_1_fu_1607_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_ackNumb_V_fu_1663_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_bbt_V_1_fu_2349_p1 = tmp_V_3_reg_1164;
assign tmp_bbt_V_fu_2414_p1 = tmp_V_2_reg_1200;
assign tmp_nbreadreq_fu_472_p3 = eventEng2txEng_event_V_empty_n;
assign tmp_not_ackd_V_2_fu_1886_p2 = (p_Val2_s_phi_fu_771_p6 + tmp_58_fu_1882_p1);
assign tmp_not_ackd_V_3_fu_2223_p2 = (ap_reg_ppstg_p_Val2_15_reg_622_pp0_it1 + ap_const_lv32_1);
assign tmp_not_ackd_V_4_fu_2335_p1 = slowstart_threshold_V_reg_2754;
assign tmp_not_ackd_V_6_fu_1869_p2 = (p_Val2_s_phi_fu_771_p6 + tmp_66_fu_1865_p1);
assign tmp_s_fu_1995_p2 = (tmp_195_reg_2477 == ap_const_lv3_6? 1'b1: 1'b0);
assign txEng2rxSar_req_V_V_din = ap_reg_ppstg_tmp_V_reg_2489_pp0_it1;
assign txEng2sLookup_rev_req_V_V_din = ml_curEvent_sessionID_V;
assign txEng2timer_setProbeTimer_V_V_din = ml_curEvent_sessionID_V;
assign txEngFifoReadCount_V_V_din = ap_const_lv1_1;
assign txEng_tupleShortCutFifo_V_din = {{{{ml_curEvent_tuple_dstPort_V}, {ml_curEvent_tuple_srcPort_V}}, {ml_curEvent_tuple_dstIp_V}}, {ml_curEvent_tuple_srcIp_V}};
assign usableWindow_V_1_fu_1827_p3 = ((tmp_47_fu_1815_p2[0:0]===1'b1)? usableWindow_V_fu_1821_p2: ap_const_lv16_0);
assign usableWindow_V_fu_1821_p2 = (txSar_min_window_V_loc_phi_fu_783_p6 - usedLength_V_fu_1809_p2);
assign usedLength_V_fu_1809_p2 = (tmp_237_fu_1795_p1 - tmp_238_fu_1805_p1);
assign windowSize_V_4_fu_2058_p2 = (tmp_49_fu_2052_p2 + ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1153pp0_it1);
assign windowSize_V_5_fu_1688_p2 = (tmp_43_fu_1682_p2 + grp_fu_1320_p4);
assign windowSize_V_6_fu_2015_p2 = (tmp_52_fu_2009_p2 + ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1108pp0_it1);
assign windowSize_V_fu_2102_p2 = (tmp_46_fu_2096_p2 + ap_reg_phiprechg_rxSar_appd_V_loc_reg_1189pp0_it1);


endmodule //toe_metaLoader

