# vsim -c ./tests/WORK/ALU_tb.ALU_tb -do "find signals /ALU_tb/n* -recursive; quit -f;" 
# Start time: 20:02:19 on Apr 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ALU_tb(fast)
# Loading work.ALU(fast)
# Loading work.CLA_16bit(fast)
# Loading work.PSA_16bit(fast)
# Loading work.RED_Unit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.Shifter(fast)
# find signals /ALU_tb/n* -recursive
# /ALU_tb/verify_flags/#ublk#73512610#99/neg /ALU_tb/iDUT/neg_ov /ALU_tb/iDUT/iRED/iCLA_second_level_2/neg_Ovfl /ALU_tb/neg_ov /ALU_tb/iDUT/iRED/iCLA_first_level_2/neg_Ovfl /ALU_tb/nop_operations /ALU_tb/iDUT/iRED/iCLA_first_level_4/neg_Ovfl /ALU_tb/iDUT/iRED/iCLA_second_level_1/neg_Ovfl /ALU_tb/iDUT/iCLA/neg_Ovfl /ALU_tb/iDUT/iRED/iCLA_first_level_1/neg_Ovfl /ALU_tb/iDUT/iRED/iCLA_first_level_3/neg_Ovfl /ALU_tb/iDUT/iRED/iCLA_third_level/neg_Ovfl
#  quit -f
# End time: 20:02:19 on Apr 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Break key hit
