;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, 0
	SPL 0, @-54
	JMN 71, #6
	SUB @127, 706
	ADD #270, 0
	SPL 17, <10
	ADD #270, 0
	SUB @0, @2
	JMZ -0, 904
	SUB @121, 106
	JMZ <160, 9
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-60
	MOV -7, <-20
	SUB -7, <-25
	MOV -7, <-60
	JMP <127, 100
	JMP <127, 100
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 506
	JMZ -0, 904
	MOV -1, <-20
	JMN @12, #200
	SPL 0, @-54
	SUB @127, 106
	SUB @127, 106
	SUB -7, <-120
	SUB -7, <-120
	SUB @127, 106
	SUB @127, 106
	SLT #270, 0
	ADD #270, 0
	MOV -7, <-60
	SUB @127, 106
	MOV -7, <-60
	ADD #270, 0
	CMP -207, <-129
	MOV -7, <-60
	SPL 0, <402
	SPL 20, #402
	CMP -207, <-129
	CMP -207, <-129
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-123
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	MOV 4, <-20
	SUB #137, 806
	SUB #137, 806
	SUB -0, 0
	SUB 300, 90
	SPL 0, <400
	JMN -1, @-28
	SUB @124, 106
	DJN -7, @-90
	SUB @521, 103
	SUB @521, 103
	SUB 12, @10
	SUB 12, @10
	MOV 7, -90
	SUB #400, -40
	SUB #400, -40
	SUB @-107, 100
	SUB #127, 106
	SUB @0, @2
	SUB 30, 9
	ADD -0, 0
	ADD 210, 60
	SUB #70, @200
	SUB #70, @200
	SUB #70, @200
	SUB #1, <-1
	SUB @-127, 100
	SUB #400, -40
	SUB #400, -40
	SUB -12, @10
	SUB 10, @10
	SUB #0, -0
	SUB -207, -120
	JMN @12, #280
	SUB 10, @10
	SUB @0, @2
	SPL 0
	SLT 121, 10
	SUB 300, 90
	SUB #70, @200
	SUB #70, @200
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	SPL 0, <400
	SUB #1, <-1
	SUB #1, <-1
	ADD 210, 60
