Coverage Report by instance with details

=================================================================================
=== Instance: /top/fif
=== Design Unit: work.fifo_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       106         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (106 of 106 bins)

=================================================================================
=== Instance: /top/DUT/fifo_sva_inst
=== Design Unit: work.fifo_sva
=================================================================================

Assertion Coverage:
    Assertions                      15        14         1    93.33%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifo_sva_inst/wr_ptr_inc_assertion
                     fifo_sva.sv(60)                    0          1
/top/DUT/fifo_sva_inst/rd_ptr_inc_assertion
                     fifo_sva.sv(65)                    0          1
/top/DUT/fifo_sva_inst/wr_ptr_const_assertion
                     fifo_sva.sv(70)                    0          1
/top/DUT/fifo_sva_inst/rd_ptr_const_assertion
                     fifo_sva.sv(75)                    0          1
/top/DUT/fifo_sva_inst/counter_dec_assertion
                     fifo_sva.sv(80)                    0          1
/top/DUT/fifo_sva_inst/counter_inc_assertion
                     fifo_sva.sv(85)                    0          1
/top/DUT/fifo_sva_inst/wr_ack_assertion
                     fifo_sva.sv(90)                    0          1
/top/DUT/fifo_sva_inst/overflow_assertion
                     fifo_sva.sv(95)                    0          1
/top/DUT/fifo_sva_inst/underflow_assertion
                     fifo_sva.sv(100)                   0          1
/top/DUT/fifo_sva_inst/counter_const_assertion
                     fifo_sva.sv(105)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/full_assertion
                     fifo_sva.sv(112)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/empty_assertion
                     fifo_sva.sv(116)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/almostfull_assertion
                     fifo_sva.sv(120)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/almostempty_assertion
                     fifo_sva.sv(124)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/reset_assertion
                     fifo_sva.sv(129)                   1          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/fifo_sva_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sva.sv
------------------------------------IF Branch------------------------------------
    111                                    18917     Count coming in to IF
    111             1                       6815         if (fif.count == fif.FIFO_DEPTH) begin
                                           12102     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                    18917     Count coming in to IF
    115             1                       5375         if (fif.count == 0) begin
                                           13542     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    18917     Count coming in to IF
    119             1                       2773         if (fif.count == fif.FIFO_DEPTH - 1) begin
                                           16144     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                    18917     Count coming in to IF
    123             1                        621         if (fif.count == 1) begin
                                           18296     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                    18917     Count coming in to IF
    127             1                       1005         if (!fif.rst_n) begin
                                           17912     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/fifo_sva_inst --

  File fifo_sva.sv
----------------Focused Condition View-------------------
Line       111 Item    1  (fif.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (fif.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (fif.count == 8)_0    -                             
  Row   2:          1  (fif.count == 8)_1    -                             

----------------Focused Condition View-------------------
Line       115 Item    1  (fif.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (fif.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (fif.count == 0)_0    -                             
  Row   2:          1  (fif.count == 0)_1    -                             

----------------Focused Condition View-------------------
Line       119 Item    1  (fif.count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (fif.count == (8 - 1))         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (fif.count == (8 - 1))_0  -                             
  Row   2:          1  (fif.count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       123 Item    1  (fif.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (fif.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (fif.count == 1)_0    -                             
  Row   2:          1  (fif.count == 1)_1    -                             



Directive Coverage:
    Directives                      10        10         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/fifo_sva_inst/cover__p_counter_const 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(106)1096 Covered   
/top/DUT/fifo_sva_inst/cover__p_underflow 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(101)3007 Covered   
/top/DUT/fifo_sva_inst/cover__p_overflow fifo_sva Verilog  SVA  fifo_sva.sv(96) 8251 Covered   
/top/DUT/fifo_sva_inst/cover__p_wr_ack   fifo_sva Verilog  SVA  fifo_sva.sv(91) 5216 Covered   
/top/DUT/fifo_sva_inst/cover__p_counter_inc 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(86) 4120 Covered   
/top/DUT/fifo_sva_inst/cover__p_counter_dec 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(81) 1691 Covered   
/top/DUT/fifo_sva_inst/cover__p_read_pointer_const 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(76)   60 Covered   
/top/DUT/fifo_sva_inst/cover__p_write_pointer_const 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(71)  859 Covered   
/top/DUT/fifo_sva_inst/cover__p_read_pointer_inc 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(66) 1691 Covered   
/top/DUT/fifo_sva_inst/cover__p_write_pointer_inc 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(61) 4120 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/fifo_sva_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sva.sv
    1                                                module fifo_sva (
    2                                                    fifo_if.DUT fif
    3                                                );
    4                                                  property p_write_pointer_inc;
    5                                                    @(posedge fif.clk) disable iff (!fif.rst_n) fif.wr_en && !fif.rd_en && !fif.full || fif.wr_en && fif.rd_en && fif.empty |=> fif.wr_ptr == $past(
    6                                                        fif.wr_ptr
    7                                                    ) + 1'b1;
    8                                                  endproperty
    9                                                
    10                                                 property p_read_pointer_inc;
    11                                                   @(posedge fif.clk) disable iff (!fif.rst_n) !fif.wr_en && fif.rd_en && !fif.empty || fif.wr_en && fif.rd_en && fif.full |=> fif.rd_ptr == $past(
    12                                                       fif.rd_ptr
    13                                                   ) + 1'b1;
    14                                                 endproperty
    15                                               
    16                                                 property p_write_pointer_const;
    17                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.wr_en && fif.rd_en && fif.full |=> fif.wr_ptr == $past(
    18                                                       fif.wr_ptr
    19                                                   );
    20                                                 endproperty
    21                                               
    22                                                 property p_read_pointer_const;
    23                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.wr_en && fif.rd_en && fif.empty |=> fif.rd_ptr == $past(
    24                                                       fif.rd_ptr
    25                                                   );
    26                                                 endproperty
    27                                               
    28                                                 property p_counter_inc;
    29                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.wr_en && !fif.rd_en && !fif.full || fif.wr_en && fif.rd_en && fif.empty  |=> fif.count == $past(
    30                                                       fif.count
    31                                                   ) + 1'b1;
    32                                                 endproperty
    33                                               
    34                                                 property p_counter_dec;
    35                                                   @(posedge fif.clk) disable iff (!fif.rst_n) !fif.wr_en && fif.rd_en && !fif.empty || fif.wr_en && fif.rd_en && fif.full |=> fif.count == $past(
    36                                                       fif.count
    37                                                   ) - 1'b1;
    38                                                 endproperty
    39                                               
    40                                                 property p_counter_const;
    41                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.wr_en && fif.rd_en && !fif.empty && !fif.full |=> fif.count == $past(
    42                                                       fif.count
    43                                                   );
    44                                                 endproperty
    45                                               
    46                                                 property p_wr_ack;
    47                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.wr_en && !fif.full |=> fif.wr_ack;
    48                                                 endproperty
    49                                               
    50                                                 property p_overflow;
    51                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.full && fif.wr_en |=> fif.overflow;
    52                                                 endproperty
    53                                               
    54                                                 property p_underflow;
    55                                                   @(posedge fif.clk) disable iff (!fif.rst_n) fif.empty && fif.rd_en |=> fif.underflow;
    56                                                 endproperty
    57                                               
    58                                                 // FIFO_10
    59                                                 wr_ptr_inc_assertion :
    60                                                 assert property (p_write_pointer_inc);
    61                                                 cover property (p_write_pointer_inc);
    62                                               
    63                                                 // FIFO_11
    64                                                 rd_ptr_inc_assertion :
    65                                                 assert property (p_read_pointer_inc);
    66                                                 cover property (p_read_pointer_inc);
    67                                               
    68                                                 // FIFO_15
    69                                                 wr_ptr_const_assertion :
    70                                                 assert property (p_write_pointer_const);
    71                                                 cover property (p_write_pointer_const);
    72                                               
    73                                                 // FIFO_16
    74                                                 rd_ptr_const_assertion :
    75                                                 assert property (p_read_pointer_const);
    76                                                 cover property (p_read_pointer_const);
    77                                               
    78                                                 // FIFO_13
    79                                                 counter_dec_assertion :
    80                                                 assert property (p_counter_dec);
    81                                                 cover property (p_counter_dec);
    82                                               
    83                                                 // FIFO_12  
    84                                                 counter_inc_assertion :
    85                                                 assert property (p_counter_inc);
    86                                                 cover property (p_counter_inc);
    87                                               
    88                                                 // FIFO_2
    89                                                 wr_ack_assertion :
    90                                                 assert property (p_wr_ack);
    91                                                 cover property (p_wr_ack);
    92                                               
    93                                                 // FIFO_3
    94                                                 overflow_assertion :
    95                                                 assert property (p_overflow);
    96                                                 cover property (p_overflow);
    97                                               
    98                                                 // FIFO_6
    99                                                 underflow_assertion :
    100                                                assert property (p_underflow);
    101                                                cover property (p_underflow);
    102                                              
    103                                                // FIFO_14
    104                                                counter_const_assertion :
    105                                                assert property (p_counter_const);
    106                                                cover property (p_counter_const);
    107                                              
    108                                              
    109             1                      18917       always_comb begin : immediate_assertions


=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        26         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    15                                     30570     Count coming in to IF
    15              1                       1151         if (!fif.rst_n) begin
    19              1                       5313         end else if (fif.wr_en && fif.count < fif.FIFO_DEPTH) begin
    23              1                      24106         end else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                     24106     Count coming in to IF
    25              1                       8406           if (fif.full & fif.wr_en) fif.overflow <= 1;
    26              1                      15700           else fif.overflow <= 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    31                                     30570     Count coming in to IF
    31              1                       1151         if (!fif.rst_n) begin
    33              1                       2827         end else if (fif.rd_en && fif.count != 0) begin
                                           26592     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                     30570     Count coming in to IF
    40              1                       1151         if (!fif.rst_n) begin
    42              1                       3082         end else if (fif.empty && fif.rd_en) begin
    44              1                      26337         end else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                     30570     Count coming in to IF
    50              1                       1151         if (!fif.rst_n) begin
    52              1                      29419         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                     29419     Count coming in to IF
    53              1                         62           if (fif.wr_en && fif.rd_en && fif.empty) fif.count <= fif.count + 1;
    54              1                        872           else if (fif.wr_en && fif.rd_en && fif.full) fif.count <= fif.count - 1;
    55              1                       4139           else if (fif.wr_en && !fif.rd_en && !fif.full) fif.count <= fif.count + 1;
    56              1                        843           else if (fif.rd_en && !fif.wr_en && !fif.empty) fif.count <= fif.count - 1;
                                           23503     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                      6276     Count coming in to IF
    60              1                       1482       assign fif.full = (fif.count == fif.FIFO_DEPTH) ? 1 : 0;
    60              2                       4794       assign fif.full = (fif.count == fif.FIFO_DEPTH) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      6276     Count coming in to IF
    61              1                        393       assign fif.empty = (fif.count == 0) ? 1 : 0;
    61              2                       5883       assign fif.empty = (fif.count == 0) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      6276     Count coming in to IF
    62              1                       1756       assign fif.almostfull = (fif.count == fif.FIFO_DEPTH - 1) ? 1 : 0;
    62              2                       4520       assign fif.almostfull = (fif.count == fif.FIFO_DEPTH - 1) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      6276     Count coming in to IF
    63              1                        426       assign fif.almostempty = (fif.count == 1) ? 1 : 0;
    63              2                       5850       assign fif.almostempty = (fif.count == 1) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      22        22         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       19 Item    1  (fif.wr_en && (fif.count < fif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
                     fif.wr_en         Y
  (fif.count < fif.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  fif.wr_en_0                     -                             
  Row   2:          1  fif.wr_en_1                     (fif.count < fif.FIFO_DEPTH)  
  Row   3:          1  (fif.count < fif.FIFO_DEPTH)_0  fif.wr_en                     
  Row   4:          1  (fif.count < fif.FIFO_DEPTH)_1  fif.wr_en                     

----------------Focused Condition View-------------------
Line       33 Item    1  (fif.rd_en && (fif.count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
         fif.rd_en         Y
  (fif.count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fif.rd_en_0           -                             
  Row   2:          1  fif.rd_en_1           (fif.count != 0)              
  Row   3:          1  (fif.count != 0)_0    fif.rd_en                     
  Row   4:          1  (fif.count != 0)_1    fif.rd_en                     

----------------Focused Condition View-------------------
Line       42 Item    1  (fif.empty && fif.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   fif.empty         Y
   fif.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fif.empty_0           -                             
  Row   2:          1  fif.empty_1           fif.rd_en                     
  Row   3:          1  fif.rd_en_0           fif.empty                     
  Row   4:          1  fif.rd_en_1           fif.empty                     

----------------Focused Condition View-------------------
Line       53 Item    1  ((fif.wr_en && fif.rd_en) && fif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   fif.wr_en         Y
   fif.rd_en         Y
   fif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fif.wr_en_0           -                             
  Row   2:          1  fif.wr_en_1           (fif.empty && fif.rd_en)      
  Row   3:          1  fif.rd_en_0           fif.wr_en                     
  Row   4:          1  fif.rd_en_1           (fif.empty && fif.wr_en)      
  Row   5:          1  fif.empty_0           (fif.wr_en && fif.rd_en)      
  Row   6:          1  fif.empty_1           (fif.wr_en && fif.rd_en)      

----------------Focused Condition View-------------------
Line       54 Item    1  ((fif.wr_en && fif.rd_en) && fif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   fif.wr_en         Y
   fif.rd_en         Y
    fif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fif.wr_en_0           -                             
  Row   2:          1  fif.wr_en_1           (fif.full && fif.rd_en)       
  Row   3:          1  fif.rd_en_0           fif.wr_en                     
  Row   4:          1  fif.rd_en_1           (fif.full && fif.wr_en)       
  Row   5:          1  fif.full_0            (fif.wr_en && fif.rd_en)      
  Row   6:          1  fif.full_1            (fif.wr_en && fif.rd_en)      

----------------Focused Condition View-------------------
Line       55 Item    1  ((fif.wr_en && ~fif.rd_en) && ~fif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   fif.wr_en         Y
   fif.rd_en         Y
    fif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fif.wr_en_0           -                             
  Row   2:          1  fif.wr_en_1           (~fif.full && ~fif.rd_en)     
  Row   3:          1  fif.rd_en_0           (~fif.full && fif.wr_en)      
  Row   4:          1  fif.rd_en_1           fif.wr_en                     
  Row   5:          1  fif.full_0            (fif.wr_en && ~fif.rd_en)     
  Row   6:          1  fif.full_1            (fif.wr_en && ~fif.rd_en)     

----------------Focused Condition View-------------------
Line       56 Item    1  ((fif.rd_en && ~fif.wr_en) && ~fif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   fif.rd_en         Y
   fif.wr_en         Y
   fif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fif.rd_en_0           -                             
  Row   2:          1  fif.rd_en_1           (~fif.empty && ~fif.wr_en)    
  Row   3:          1  fif.wr_en_0           (~fif.empty && fif.rd_en)     
  Row   4:          1  fif.wr_en_1           fif.rd_en                     
  Row   5:          1  fif.empty_0           (fif.rd_en && ~fif.wr_en)     
  Row   6:          1  fif.empty_1           (fif.rd_en && ~fif.wr_en)     

----------------Focused Condition View-------------------
Line       60 Item    1  (fif.count == fif.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (fif.count == fif.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (fif.count == fif.FIFO_DEPTH)_0  -                             
  Row   2:          1  (fif.count == fif.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (fif.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (fif.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (fif.count == 0)_0    -                             
  Row   2:          1  (fif.count == 0)_1    -                             

----------------Focused Condition View-------------------
Line       62 Item    1  (fif.count == (fif.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (fif.count == (fif.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (fif.count == (fif.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (fif.count == (fif.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (fif.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (fif.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (fif.count == 1)_0    -                             
  Row   2:          1  (fif.count == 1)_1    -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        28         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO (
    9                                                    fifo_if.DUT fif
    10                                               );
    11                                               
    12                                                 reg [fif.FIFO_WIDTH-1:0] mem[fif.FIFO_DEPTH-1:0];
    13                                               
    14              1                      30570       always @(posedge fif.clk or negedge fif.rst_n) begin
    15                                                   if (!fif.rst_n) begin
    16              1                       1151           fif.wr_ptr   <= 0;
    17              1                       1151           fif.wr_ack   <= 0;
    18              1                       1151           fif.overflow <= 0;
    19                                                   end else if (fif.wr_en && fif.count < fif.FIFO_DEPTH) begin
    20              1                       5313           mem[fif.wr_ptr] <= fif.data_in;
    21              1                       5313           fif.wr_ack <= 1;
    22              1                       5313           fif.wr_ptr <= fif.wr_ptr + 1;
    23                                                   end else begin
    24              1                      24106           fif.wr_ack <= 0;
    25              1                       8406           if (fif.full & fif.wr_en) fif.overflow <= 1;
    26              1                      15700           else fif.overflow <= 0;
    27                                                   end
    28                                                 end
    29                                               
    30              1                      30570       always @(posedge fif.clk or negedge fif.rst_n) begin
    31                                                   if (!fif.rst_n) begin
    32              1                       1151           fif.rd_ptr <= 0;
    33                                                   end else if (fif.rd_en && fif.count != 0) begin
    34              1                       2827           fif.data_out <= mem[fif.rd_ptr];
    35              1                       2827           fif.rd_ptr   <= fif.rd_ptr + 1;
    36                                                   end
    37                                                 end
    38                                               
    39              1                      30570       always @(posedge fif.clk or negedge fif.rst_n) begin
    40                                                   if (!fif.rst_n) begin
    41              1                       1151           fif.underflow <= 0;
    42                                                   end else if (fif.empty && fif.rd_en) begin
    43              1                       3082           fif.underflow <= 1;
    44                                                   end else begin
    45              1                      26337           fif.underflow <= 0;
    46                                                   end
    47                                                 end
    48                                               
    49              1                      30570       always @(posedge fif.clk or negedge fif.rst_n) begin
    50                                                   if (!fif.rst_n) begin
    51              1                       1151           fif.count <= 0;
    52                                                   end else begin
    53              1                         62           if (fif.wr_en && fif.rd_en && fif.empty) fif.count <= fif.count + 1;
    54              1                        872           else if (fif.wr_en && fif.rd_en && fif.full) fif.count <= fif.count - 1;
    55              1                       4139           else if (fif.wr_en && !fif.rd_en && !fif.full) fif.count <= fif.count + 1;
    56              1                        843           else if (fif.rd_en && !fif.wr_en && !fif.empty) fif.count <= fif.count - 1;
    57                                                   end
    58                                                 end
    59                                               
    60              1                       6277       assign fif.full = (fif.count == fif.FIFO_DEPTH) ? 1 : 0;
    61              1                       6277       assign fif.empty = (fif.count == 0) ? 1 : 0;
    62              1                       6277       assign fif.almostfull = (fif.count == fif.FIFO_DEPTH - 1) ? 1 : 0;
    63              1                       6277       assign fif.almostempty = (fif.count == 1) ? 1 : 0;


=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_top.sv
    5                                                module top ();
    6                                                  bit clk;
    7                                                
    8                                                  initial begin
    9               1                          1         forever begin
    10              1                      60003           #20 clk = ~clk;
    10              2                      60002     
    11                                                   end
    12                                                 end
    13                                               
    14                                                 fifo_if fif (clk);
    15                                                 FIFO DUT (fif);
    16                                                 bind FIFO fifo_sva fifo_sva_inst (fif);
    17                                               
    18                                                 initial begin
    19              1                          1         uvm_config_db#(virtual fifo_if)::set(null, "uvm_test_top", "FIFO_IF", fif);
    20              1                          1         run_test("fifo_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /fifo_seq_item_pkg
=== Design Unit: work.fifo_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(fifo_seq_item)
    6               4                    ***0***         `uvm_object_utils(fifo_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_seq_item_pkg --

  File fifo_seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         3        11    21.42%

================================Statement Details================================

Statement Coverage for instance /fifo_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_seq_item.sv
    1                                                package fifo_seq_item_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                
    5                                                  class fifo_seq_item extends uvm_sequence_item;
    6               1                    ***0***         `uvm_object_utils(fifo_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      30001     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                    parameter FIFO_WIDTH = 16;
    9                                                
    10                                                   rand bit [FIFO_WIDTH-1:0] data_in;
    11                                                   rand bit rst_n, wr_en, rd_en;
    12                                                   logic [FIFO_WIDTH-1:0] data_out;
    13                                                   logic wr_ack, overflow;
    14                                                   logic full, empty, almostfull, almostempty, underflow;
    15                                               
    16                                                   int RD_EN_ON_DIST, WR_EN_ON_DIST;
    17                                               
    18                                                   function new(string name = "fifo_seq_item", int RD_EN_ON_DIST = 30, int WR_EN_ON_DIST = 70);
    19              1                      90005           this.RD_EN_ON_DIST = RD_EN_ON_DIST;
    20              1                      90005           this.WR_EN_ON_DIST = WR_EN_ON_DIST;
    21                                                   endfunction  //new()
    22                                               
    23                                                   virtual function string convert2string();
    24              1                    ***0***           return $sformatf(
    25                                                         "%s rst_n = %b, wr_en = %b, rd_en = %b, data_in = %0d, data_out = %0d",
    26                                                         super.convert2string(),
    27                                                         rst_n,
    28                                                         wr_en,
    29                                                         rd_en,
    30                                                         data_in,
    31                                                         data_out
    32                                                     );
    33                                               
    34                                                   endfunction
    35                                               
    36                                                   virtual function string convert2string_stimulus();
    37              1                    ***0***           return $sformatf("rst_n = %b, wr_en = %b, rd_en = %b, data_in = %0d", rst_n, wr_en, rd_en,


=================================================================================
=== Instance: /fifo_read_write_seq_pkg
=== Design Unit: work.fifo_read_write_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_read_write_seq_pkg/fifo_read_write_seq/body/rd_wr_seq_rand
                     fifo_read_write_seq.sv(19)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_read_write_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_read_write_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(fifo_read_write_seq)
    7               4                    ***0***         `uvm_object_utils(fifo_read_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_read_write_seq_pkg --

  File fifo_read_write_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         6         9    40.00%

================================Statement Details================================

Statement Coverage for instance /fifo_read_write_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_read_write_seq.sv
    1                                                package fifo_read_write_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_read_write_seq extends uvm_sequence #(fifo_seq_item);
    7               1                    ***0***         `uvm_object_utils(fifo_read_write_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                    fifo_seq_item seq_item;
    10                                               
    11                                                   function new(string name = "fifo_read_write_seq");
    12              1                          1           super.new(name);
    13                                                   endfunction  //new()
    14                                               
    15                                                   virtual task body();
    16              1                      10000           repeat (10000) begin
    17              1                      10000             seq_item = fifo_seq_item::type_id::create("seq_item");
    18              1                      10000             start_item(seq_item);
    19                                                       rd_wr_seq_rand : assert (seq_item.randomize());
    20              1                      10000             finish_item(seq_item);


=================================================================================
=== Instance: /fifo_write_only_seq_pkg
=== Design Unit: work.fifo_write_only_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_write_only_seq_pkg/fifo_write_only_seq/body/wr_seq_rand
                     fifo_write_only_seq.sv(19)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_write_only_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_write_only_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(fifo_write_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(fifo_write_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(fifo_write_only_seq)
    7               4                    ***0***         `uvm_object_utils(fifo_write_only_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(fifo_write_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(fifo_write_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_write_only_seq_pkg --

  File fifo_write_only_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         6         9    40.00%

================================Statement Details================================

Statement Coverage for instance /fifo_write_only_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_write_only_seq.sv
    1                                                package fifo_write_only_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_write_only_seq extends uvm_sequence #(fifo_seq_item);
    7               1                    ***0***         `uvm_object_utils(fifo_write_only_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                    fifo_seq_item seq_item;
    10                                               
    11                                                   function new(string name = "fifo_write_only_seq");
    12              1                          1           super.new(name);
    13                                                   endfunction  //new()
    14                                               
    15                                                   virtual task body();
    16              1                      10000           repeat (10000) begin
    17              1                      10000             seq_item = fifo_seq_item::type_id::create("seq_item");
    18              1                      10000             start_item(seq_item);
    19                                                       wr_seq_rand : assert (seq_item.randomize() with {rd_en == 0;});
    20              1                      10000             finish_item(seq_item);


=================================================================================
=== Instance: /fifo_read_only_seq_pkg
=== Design Unit: work.fifo_read_only_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_read_only_seq_pkg/fifo_read_only_seq/body/rd_seq_rand
                     fifo_read_only_seq.sv(19)          0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_read_only_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_read_only_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(fifo_read_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(fifo_read_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(fifo_read_only_seq)
    7               4                    ***0***         `uvm_object_utils(fifo_read_only_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(fifo_read_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(fifo_read_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_read_only_seq_pkg --

  File fifo_read_only_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         6         9    40.00%

================================Statement Details================================

Statement Coverage for instance /fifo_read_only_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_read_only_seq.sv
    1                                                package fifo_read_only_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_read_only_seq extends uvm_sequence #(fifo_seq_item);
    7               1                    ***0***         `uvm_object_utils(fifo_read_only_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                    fifo_seq_item seq_item;
    10                                               
    11                                                   function new(string name = "fifo_read_only_seq");
    12              1                          1           super.new(name);
    13                                                   endfunction  //new()
    14                                               
    15                                                   virtual task body();
    16              1                      10000           repeat (10000) begin
    17              1                      10000             seq_item = fifo_seq_item::type_id::create("seq_item");
    18              1                      10000             start_item(seq_item);
    19                                                       rd_seq_rand : assert (seq_item.randomize() with {wr_en == 0;});
    20              1                      10000             finish_item(seq_item);


=================================================================================
=== Instance: /fifo_reset_seq_pkg
=== Design Unit: work.fifo_reset_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_reset_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_reset_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(fifo_reset_seq)
    7               4                    ***0***         `uvm_object_utils(fifo_reset_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_reset_seq_pkg --

  File fifo_reset_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18         9         9    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_reset_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_reset_seq.sv
    1                                                package fifo_reset_seq_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_reset_seq extends uvm_sequence #(fifo_seq_item);
    7               1                    ***0***         `uvm_object_utils(fifo_reset_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                    fifo_seq_item seq_item;
    10                                               
    11                                                   function new(string name = "fifo_reset_seq");
    12              1                          1           super.new(name);
    13                                                   endfunction  //new()
    14                                               
    15                                                   virtual task body();
    16              1                          1           seq_item = fifo_seq_item::type_id::create("seq_item");
    17              1                          1           start_item(seq_item);
    18              1                          1           seq_item.rst_n   = 0;
    19              1                          1           seq_item.rd_en   = 1;
    20              1                          1           seq_item.wr_en   = 1;
    21              1                          1           seq_item.data_in = 16'hFFFF;
    22              1                          1           finish_item(seq_item);


=================================================================================
=== Instance: /fifo_scoreboard_pkg
=== Design Unit: work.fifo_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        12         6    66.66%

================================Branch Details================================

Branch Coverage for instance /fifo_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard.sv
------------------------------------IF Branch------------------------------------
    42                                     30001     Count coming in to IF
    42              1                    ***0***             if (sb_seq_item.data_out !== data_out_ref) begin
    46              1                      30001             end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***               `uvm_error("run_phase", $sformatf("Comparison failed: %s, data_out_ref = %0d",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                     30001     Count coming in to IF
    47              1                    ***0***               `uvm_info("run_phase", $sformatf("Comparison succeeded: %s", sb_seq_item.convert2string()
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                     30001     Count coming in to IF
    55              1                        582           if (!seq_item_chk.rst_n) begin
    57              1                      29419           end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                     29419     Count coming in to IF
    58              1                         62             if (seq_item_chk.rd_en && seq_item_chk.wr_en && FIFO.size() == 0) begin
    60              1                        872             end else if (seq_item_chk.rd_en && seq_item_chk.wr_en && FIFO.size() == FIFO_DEPTH) begin
    62              1                       1112             end else if (seq_item_chk.rd_en && seq_item_chk.wr_en && FIFO.size() < FIFO_DEPTH && FIFO.size() != 0) begin
    65              1                       4139             end else if (seq_item_chk.wr_en && !seq_item_chk.rd_en && FIFO.size() < FIFO_DEPTH) begin
    67              1                        843             end else if (seq_item_chk.rd_en && !seq_item_chk.wr_en && FIFO.size() != 0) begin
                                           22391     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              1                          1           `uvm_info("report phase", $sformatf("Total successful transactions: %0d", correct_count),
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1           `uvm_info("report phase", $sformatf("Total failed transactions: %0d", error_count),
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      17        12         5    70.58%

================================Condition Details================================

Condition Coverage for instance /fifo_scoreboard_pkg --

  File fifo_scoreboard.sv
----------------Focused Condition View-------------------
Line       42 Item    1  (this.sb_seq_item.data_out !== this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                         Input Term   Covered  Reason for no coverage   Hint
                                        -----------  --------  -----------------------  --------------
  (this.sb_seq_item.data_out !== this.data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                           Non-masking condition(s)      
 ---------  ---------  --------------------                                 -------------------------     
  Row   1:          1  (this.sb_seq_item.data_out !== this.data_out_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.data_out !== this.data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       58 Item    1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.FIFO) == 0))
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         Y
  (size(this.FIFO) == 0)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (seq_item_chk.wr_en && (size(this.FIFO) == 0))
  Row   3:          1  seq_item_chk.wr_en_0      seq_item_chk.rd_en            
  Row   4:          1  seq_item_chk.wr_en_1      (seq_item_chk.rd_en && (size(this.FIFO) == 0))
  Row   5:          1  (size(this.FIFO) == 0)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en)
  Row   6:          1  (size(this.FIFO) == 0)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en)

----------------Focused Condition View-------------------
Line       60 Item    1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.FIFO) == 8))
Condition totals: 3 of 3 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         Y
  (size(this.FIFO) == 8)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (seq_item_chk.wr_en && (size(this.FIFO) == 8))
  Row   3:          1  seq_item_chk.wr_en_0      seq_item_chk.rd_en            
  Row   4:          1  seq_item_chk.wr_en_1      (seq_item_chk.rd_en && (size(this.FIFO) == 8))
  Row   5:          1  (size(this.FIFO) == 8)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en)
  Row   6:          1  (size(this.FIFO) == 8)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en)

----------------Focused Condition View-------------------
Line       62 Item    1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.FIFO) < 8) && (size(this.FIFO) != 0))
Condition totals: 2 of 4 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         Y
   (size(this.FIFO) < 8)         N  '_0' not hit             Hit '_0'
  (size(this.FIFO) != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (seq_item_chk.wr_en && ((size(this.FIFO) < 8) && (size(this.FIFO) != 0)))
  Row   3:          1  seq_item_chk.wr_en_0      seq_item_chk.rd_en            
  Row   4:          1  seq_item_chk.wr_en_1      (seq_item_chk.rd_en && ((size(this.FIFO) < 8) && (size(this.FIFO) != 0)))
  Row   5:    ***0***  (size(this.FIFO) < 8)_0   (seq_item_chk.rd_en && seq_item_chk.wr_en)
  Row   6:          1  (size(this.FIFO) < 8)_1   (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.FIFO) != 0))
  Row   7:    ***0***  (size(this.FIFO) != 0)_0  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.FIFO) < 8))
  Row   8:          1  (size(this.FIFO) != 0)_1  (seq_item_chk.rd_en && seq_item_chk.wr_en && (size(this.FIFO) < 8))

----------------Focused Condition View-------------------
Line       65 Item    1  (seq_item_chk.wr_en && ~seq_item_chk.rd_en && (size(this.FIFO) < 8))
Condition totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
     seq_item_chk.wr_en         Y
     seq_item_chk.rd_en         N  '_1' not hit             Hit '_1'
  (size(this.FIFO) < 8)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0     -                             
  Row   2:          1  seq_item_chk.wr_en_1     (~seq_item_chk.rd_en && (size(this.FIFO) < 8))
  Row   3:          1  seq_item_chk.rd_en_0     (seq_item_chk.wr_en && (size(this.FIFO) < 8))
  Row   4:    ***0***  seq_item_chk.rd_en_1     seq_item_chk.wr_en            
  Row   5:          1  (size(this.FIFO) < 8)_0  (seq_item_chk.wr_en && ~seq_item_chk.rd_en)
  Row   6:          1  (size(this.FIFO) < 8)_1  (seq_item_chk.wr_en && ~seq_item_chk.rd_en)

----------------Focused Condition View-------------------
Line       67 Item    1  (seq_item_chk.rd_en && ~seq_item_chk.wr_en && (size(this.FIFO) != 0))
Condition totals: 2 of 3 input terms covered = 66.66%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      seq_item_chk.rd_en         Y
      seq_item_chk.wr_en         N  '_1' not hit             Hit '_1'
  (size(this.FIFO) != 0)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0      -                             
  Row   2:          1  seq_item_chk.rd_en_1      (~seq_item_chk.wr_en && (size(this.FIFO) != 0))
  Row   3:          1  seq_item_chk.wr_en_0      (seq_item_chk.rd_en && (size(this.FIFO) != 0))
  Row   4:    ***0***  seq_item_chk.wr_en_1      seq_item_chk.rd_en            
  Row   5:          1  (size(this.FIFO) != 0)_0  (seq_item_chk.rd_en && ~seq_item_chk.wr_en)
  Row   6:          1  (size(this.FIFO) != 0)_1  (seq_item_chk.rd_en && ~seq_item_chk.wr_en)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        22         5    81.48%

================================Statement Details================================

Statement Coverage for instance /fifo_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard.sv
    1                                                package fifo_scoreboard_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_scoreboard extends uvm_scoreboard;
    7               1                    ***0***         `uvm_component_utils(fifo_scoreboard)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    parameter FIFO_WIDTH = 16;
    10                                                   parameter FIFO_DEPTH = 8;
    11                                               
    12                                                   uvm_analysis_export #(fifo_seq_item) sb_export;
    13                                                   uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
    14                                                   fifo_seq_item sb_seq_item;
    15                                               
    16                                                   logic [FIFO_WIDTH-1:0] data_out_ref;
    17                                                   logic [FIFO_WIDTH-1:0] FIFO[$];
    18                                               
    19                                                   int correct_count, error_count;
    20                                               
    21                                                   function new(string name = "fifo_scoreboard", uvm_component parent = null);
    22              1                          1           super.new(name, parent);
    23                                                   endfunction  //new()
    24                                               
    25                                               
    26                                                   virtual function void build_phase(uvm_phase phase);
    27              1                          1           super.build_phase(phase);
    28              1                          1           sb_export = new("sb_export", this);
    29              1                          1           sb_fifo   = new("sb_fifo", this);
    30                                                   endfunction
    31                                               
    32                                                   virtual function void connect_phase(uvm_phase phase);
    33              1                          1           super.connect_phase(phase);
    34              1                          1           sb_export.connect(sb_fifo.analysis_export);
    35                                                   endfunction
    36                                               
    37                                                   virtual task run_phase(uvm_phase phase);
    38              1                          1           super.run_phase(phase);
    39              1                          1           forever begin
    40              1                      30002             sb_fifo.get(sb_seq_item);
    41              1                      30001             ref_model(sb_seq_item);
    42                                                       if (sb_seq_item.data_out !== data_out_ref) begin
    43              1                    ***0***               `uvm_error("run_phase", $sformatf("Comparison failed: %s, data_out_ref = %0d",
    44                                                                                           sb_seq_item.convert2string(), data_out_ref))
    45              1                    ***0***               error_count++;
    46                                                       end else begin
    47              1                    ***0***               `uvm_info("run_phase", $sformatf("Comparison succeeded: %s", sb_seq_item.convert2string()
    48                                                                   ), UVM_HIGH)
    49              1                      30001               correct_count++;
    50                                                       end
    51                                                     end
    52                                                   endtask  //
    53                                               
    54                                                   virtual task ref_model(fifo_seq_item seq_item_chk);
    55                                                     if (!seq_item_chk.rst_n) begin
    56              1                        582             FIFO.delete();
    57                                                     end else begin
    58                                                       if (seq_item_chk.rd_en && seq_item_chk.wr_en && FIFO.size() == 0) begin
    59              1                         62               FIFO.push_back(seq_item_chk.data_in);
    60                                                       end else if (seq_item_chk.rd_en && seq_item_chk.wr_en && FIFO.size() == FIFO_DEPTH) begin
    61              1                        872               data_out_ref = FIFO.pop_front();
    62                                                       end else if (seq_item_chk.rd_en && seq_item_chk.wr_en && FIFO.size() < FIFO_DEPTH && FIFO.size() != 0) begin
    63              1                       1112               FIFO.push_back(seq_item_chk.data_in);
    64              1                       1112               data_out_ref = FIFO.pop_front();
    65                                                       end else if (seq_item_chk.wr_en && !seq_item_chk.rd_en && FIFO.size() < FIFO_DEPTH) begin
    66              1                       4139               FIFO.push_back(seq_item_chk.data_in);
    67                                                       end else if (seq_item_chk.rd_en && !seq_item_chk.wr_en && FIFO.size() != 0) begin
    68              1                        843               data_out_ref = FIFO.pop_front();
    69                                                       end
    70                                                     end
    71                                                   endtask  //
    72                                               
    73                                                   virtual function void report_phase(uvm_phase phase);
    74              1                          1           super.report_phase(phase);
    75              1                          1           `uvm_info("report phase", $sformatf("Total successful transactions: %0d", correct_count),
    76                                                               UVM_MEDIUM)
    77              1                          1           `uvm_info("report phase", $sformatf("Total failed transactions: %0d", error_count),


=================================================================================
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        66         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/CovCode        100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     23959          1          -    Covered              
        bin auto[1]                                      6042          1          -    Covered              
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     16008          1          -    Covered              
        bin auto[1]                                     13993          1          -    Covered              
    Coverpoint full                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     17749          1          -    Covered              
        bin auto[1]                                     12252          1          -    Covered              
    Coverpoint overflow                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     20820          1          -    Covered              
        bin auto[1]                                      9181          1          -    Covered              
    Coverpoint underflow                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     26919          1          -    Covered              
        bin auto[1]                                      3082          1          -    Covered              
    Coverpoint wr_ack                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     24688          1          -    Covered              
        bin auto[1]                                      5313          1          -    Covered              
    Coverpoint #cov_seq_item.almostempty__0#          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     29345          1          -    Covered              
        bin auto[1]                                       656          1          -    Covered              
    Coverpoint #cov_seq_item.empty__1#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     19441          1          -    Covered              
        bin auto[1]                                     10560          1          -    Covered              
    Coverpoint #cov_seq_item.almostfull__2#           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     27031          1          -    Covered              
        bin auto[1]                                      2970          1          -    Covered              
    Cross rd_wr_full                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                9016          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                3236          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2091          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2886          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                8821          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd1wr0full1                          0                     -    ZERO                 
            ignore_bin rd1wr1full1                          0                     -    ZERO                 
    Cross rd_wr_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1437          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 512          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 372          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 649          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 654          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11390          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3579          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11408          1          -    Covered              
    Cross rd_wr_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  45          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 229          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3141          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                7145          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2046          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11673          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 810          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                4912          1          -    Covered              
    Cross rd_wr_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 133          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 331          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  33          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 159          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1958          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11571          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3918          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11898          1          -    Covered              
    Cross rd_wr_overflow                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1116          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 975          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                8065          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3837          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0over1                          0                     -    ZERO                 
            ignore_bin rd1wr0over1                          0                     -    ZERO                 
    Cross rd_wr_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  62          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3020          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2029          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 931          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11902          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0under1                         0                     -    ZERO                 
            ignore_bin rd0wr1under1                         0                     -    ZERO                 
    Cross rd_wr_wr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1174          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 917          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                4139          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                7763          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0ack1                           0                     -    ZERO                 
            ignore_bin rd1wr0ack1                           0                     -    ZERO                 
 Covergroup instance \/fifo_coverage_pkg::fifo_coverage::CovCode  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rd_en [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     23959          1          -    Covered              
        bin auto[1]                                      6042          1          -    Covered              
    Coverpoint wr_en [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     16008          1          -    Covered              
        bin auto[1]                                     13993          1          -    Covered              
    Coverpoint full [1]                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     17749          1          -    Covered              
        bin auto[1]                                     12252          1          -    Covered              
    Coverpoint overflow [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     20820          1          -    Covered              
        bin auto[1]                                      9181          1          -    Covered              
    Coverpoint underflow [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     26919          1          -    Covered              
        bin auto[1]                                      3082          1          -    Covered              
    Coverpoint wr_ack [1]                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     24688          1          -    Covered              
        bin auto[1]                                      5313          1          -    Covered              
    Coverpoint #cov_seq_item.almostempty__0#          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     29345          1          -    Covered              
        bin auto[1]                                       656          1          -    Covered              
    Coverpoint #cov_seq_item.empty__1#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     19441          1          -    Covered              
        bin auto[1]                                     10560          1          -    Covered              
    Coverpoint #cov_seq_item.almostfull__2#           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     27031          1          -    Covered              
        bin auto[1]                                      2970          1          -    Covered              
    Cross rd_wr_full                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                9016          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                3236          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2091          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2886          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                8821          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd1wr0full1                          0                     -    ZERO                 
            ignore_bin rd1wr1full1                          0                     -    ZERO                 
    Cross rd_wr_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1437          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 512          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 372          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 649          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 654          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11390          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3579          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11408          1          -    Covered              
    Cross rd_wr_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  45          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 229          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3141          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                7145          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2046          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11673          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 810          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                4912          1          -    Covered              
    Cross rd_wr_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 133          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 331          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  33          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 159          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1958          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11571          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3918          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11898          1          -    Covered              
    Cross rd_wr_overflow                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1116          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 975          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                8065          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3837          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0over1                          0                     -    ZERO                 
            ignore_bin rd1wr0over1                          0                     -    ZERO                 
    Cross rd_wr_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  62          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3020          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2029          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 931          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11902          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0under1                         0                     -    ZERO                 
            ignore_bin rd0wr1under1                         0                     -    ZERO                 
    Cross rd_wr_wr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1174          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 917          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                4139          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                7763          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0ack1                           0                     -    ZERO                 
            ignore_bin rd1wr0ack1                           0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /fifo_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_coverage.sv
    1                                                package fifo_coverage_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_coverage extends uvm_component;
    7               1                    ***0***         `uvm_component_utils(fifo_coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    uvm_analysis_export #(fifo_seq_item) cov_export;
    10                                                   uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
    11                                                   fifo_seq_item cov_seq_item;
    12                                               
    13                                                   covergroup CovCode;
    14                                                     option.per_instance = 1;
    15                                                     rd_en: coverpoint cov_seq_item.rd_en {option.weight = 0;}
    16                                                     wr_en: coverpoint cov_seq_item.wr_en {option.weight = 0;}
    17                                                     full: coverpoint cov_seq_item.full {option.weight = 0;}
    18                                                     overflow: coverpoint cov_seq_item.overflow {option.weight = 0;}
    19                                                     underflow: coverpoint cov_seq_item.underflow {option.weight = 0;}
    20                                                     wr_ack: coverpoint cov_seq_item.wr_ack {option.weight = 0;}
    21                                               
    22                                                     // FIFO_9
    23                                                     rd_wr_full: cross rd_en, wr_en, full{
    24                                                       ignore_bins rd1wr1full1 = binsof(rd_en) intersect {1} &&
    25                                                                                 binsof(wr_en) intersect {1} &&
    26                                                                                 binsof(full) intersect {
    27                                                         1
    28                                                       };
    29                                                       ignore_bins rd1wr0full1 = binsof(rd_en) intersect {1} &&
    30                                                                                 binsof(wr_en) intersect {0} &&
    31                                                                                 binsof(full) intersect {
    32                                                         1
    33                                                       };
    34                                                     }
    35                                                     // FIFO_4
    36                                                     rd_wr_almostfull: cross rd_en, wr_en, cov_seq_item.almostfull;
    37                                                     // FIFO_8
    38                                                     rd_wr_empty: cross rd_en, wr_en, cov_seq_item.empty;
    39                                                     // FIFO_7
    40                                                     rd_wr_almostempty: cross rd_en, wr_en, cov_seq_item.almostempty;
    41                                                     // FIFO_3
    42                                                     rd_wr_overflow: cross rd_en, wr_en, overflow{
    43                                                       ignore_bins rd1wr0over1 = binsof(rd_en) intersect {1} &&
    44                                                                                 binsof(wr_en) intersect {0} &&
    45                                                                                 binsof(overflow) intersect {
    46                                                         1
    47                                                       };
    48                                                       ignore_bins rd0wr0over1 = binsof(rd_en) intersect {0} &&
    49                                                                                 binsof(wr_en) intersect {0} &&
    50                                                                                 binsof(overflow) intersect {
    51                                                         1
    52                                                       };
    53                                                     }
    54                                                     // FIFO_6
    55                                                     rd_wr_underflow: cross rd_en, wr_en, underflow{
    56                                                       ignore_bins rd0wr1under1 = binsof(rd_en) intersect {0} &&
    57                                                                                 binsof(wr_en) intersect {1} &&
    58                                                                                 binsof(underflow) intersect {
    59                                                         1
    60                                                       };
    61                                                       ignore_bins rd0wr0under1 = binsof(rd_en) intersect {0} &&
    62                                                                                 binsof(wr_en) intersect {0} &&
    63                                                                                 binsof(underflow) intersect {
    64                                                         1
    65                                                       };
    66                                                     }
    67                                                     // FIFO_2
    68                                                     rd_wr_wr_ack: cross rd_en, wr_en, wr_ack{
    69                                                       ignore_bins rd1wr0ack1 = binsof(rd_en) intersect {1} &&
    70                                                                                 binsof(wr_en) intersect {0} &&
    71                                                                                 binsof(wr_ack) intersect {
    72                                                         1
    73                                                       };
    74                                                       ignore_bins rd0wr0ack1 = binsof(rd_en) intersect {0} &&
    75                                                                                 binsof(wr_en) intersect {0} &&
    76                                                                                 binsof(wr_ack) intersect {
    77                                                         1
    78                                                       };
    79                                                     }
    80                                                   endgroup
    81                                               
    82                                                   function new(string name = "fifo_coverage", uvm_component parent = null);
    83              1                          1           super.new(name, parent);
    84              1                          1           CovCode = new();
    85                                                   endfunction  //new()
    86                                               
    87                                                   virtual function void build_phase(uvm_phase phase);
    88              1                          1           super.build_phase(phase);
    89              1                          1           cov_export = new("cov_export", this);
    90              1                          1           cov_fifo   = new("cov_fifo", this);
    91                                                   endfunction
    92                                               
    93                                                   virtual function void connect_phase(uvm_phase phase);
    94              1                          1           super.connect_phase(phase);
    95              1                          1           cov_export.connect(cov_fifo.analysis_export);
    96                                                   endfunction
    97                                               
    98                                                   virtual task run_phase(uvm_phase phase);
    99              1                          1           super.run_phase(phase);
    100             1                          1           forever begin
    101             1                      30002             cov_fifo.get(cov_seq_item);
    102             1                      30001             CovCode.sample();


=================================================================================
=== Instance: /fifo_monitor_pkg
=== Design Unit: work.fifo_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_monitor.sv
------------------------------------IF Branch------------------------------------
    40                                     30001     Count coming in to IF
    40              1                    ***0***             `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /fifo_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_monitor.sv
    1                                                package fifo_monitor_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_monitor extends uvm_monitor;
    7               1                    ***0***         `uvm_component_utils(fifo_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual fifo_if fifo_vif;
    10                                                   fifo_seq_item rsp_seq_item;
    11                                                   uvm_analysis_port #(fifo_seq_item) mon_ap;
    12                                               
    13                                                   function new(string name = "fifo_monitor", uvm_component parent = null);
    14              1                          1           super.new(name, parent);
    15                                                   endfunction  //new()
    16                                               
    17                                                   virtual function void build_phase(uvm_phase phase);
    18              1                          1           super.build_phase(phase);
    19              1                          1           mon_ap = new("mon_ap", this);
    20                                                   endfunction
    21                                               
    22                                                   virtual task run_phase(uvm_phase phase);
    23              1                          1           super.run_phase(phase);
    24              1                          1           forever begin
    25              1                      30002             rsp_seq_item = fifo_seq_item::type_id::create("rsp_seq_item");
    26              1                      30002             @(negedge fifo_vif.clk);
    27              1                      30001             rsp_seq_item.rst_n = fifo_vif.rst_n;
    28              1                      30001             rsp_seq_item.data_in = fifo_vif.data_in;
    29              1                      30001             rsp_seq_item.wr_en = fifo_vif.wr_en;
    30              1                      30001             rsp_seq_item.rd_en = fifo_vif.rd_en;
    31              1                      30001             rsp_seq_item.wr_ack = fifo_vif.wr_ack;
    32              1                      30001             rsp_seq_item.full = fifo_vif.full;
    33              1                      30001             rsp_seq_item.empty = fifo_vif.empty;
    34              1                      30001             rsp_seq_item.overflow = fifo_vif.overflow;
    35              1                      30001             rsp_seq_item.underflow = fifo_vif.underflow;
    36              1                      30001             rsp_seq_item.data_out = fifo_vif.data_out;
    37              1                      30001             rsp_seq_item.almostfull = fifo_vif.almostfull;
    38              1                      30001             rsp_seq_item.almostempty = fifo_vif.almostempty;
    39              1                      30001             mon_ap.write(rsp_seq_item);
    40              1                    ***0***             `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /fifo_driver_pkg
=== Design Unit: work.fifo_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_driver.sv
------------------------------------IF Branch------------------------------------
    27                                     30001     Count coming in to IF
    27              1                    ***0***             `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_driver.sv
    1                                                package fifo_driver_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_driver extends uvm_driver #(fifo_seq_item);
    7               1                    ***0***         `uvm_component_utils(fifo_driver)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual fifo_if fifo_vif;
    10                                                   fifo_seq_item   stim_seq_item;
    11                                               
    12                                                   function new(string name = "fifo_driver", uvm_component parent = null);
    13              1                          1           super.new(name, parent);
    14                                                   endfunction  //new()
    15                                               
    16                                                   virtual task run_phase(uvm_phase phase);
    17              1                          1           super.run_phase(phase);
    18              1                          1           forever begin
    19              1                      30002             stim_seq_item = fifo_seq_item::type_id::create("stim_seq_item");
    20              1                      30002             seq_item_port.get_next_item(stim_seq_item);
    21              1                      30001             fifo_vif.rst_n   = stim_seq_item.rst_n;
    22              1                      30001             fifo_vif.data_in = stim_seq_item.data_in;
    23              1                      30001             fifo_vif.wr_en   = stim_seq_item.wr_en;
    24              1                      30001             fifo_vif.rd_en   = stim_seq_item.rd_en;
    25              1                      30001             @(negedge fifo_vif.clk);
    26              1                      30001             seq_item_port.item_done();
    27              1                    ***0***             `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /fifo_config_pkg
=== Design Unit: work.fifo_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(fifo_config)
    6               4                    ***0***         `uvm_object_utils(fifo_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_config_pkg --

  File fifo_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /fifo_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_config.sv
    1                                                package fifo_config_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                
    5                                                  class fifo_config extends uvm_object;
    6               1                    ***0***         `uvm_object_utils(fifo_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                    virtual fifo_if fifo_vif;
    9                                                
    10                                                   function new(string name = "fifo_config");
    11              1                          1           super.new(name);


=================================================================================
=== Instance: /fifo_sqr_pkg
=== Design Unit: work.fifo_sqr_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_sqr_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_sqr.sv
    1                                                package fifo_sqr_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_seq_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                
    6                                                  class fifo_sqr extends uvm_sequencer #(fifo_seq_item);
    7               1                    ***0***         `uvm_component_utils(fifo_sqr)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    function new(string name = "fifo_sqr", uvm_component parent = null);
    10              1                          1           super.new(name, parent);


=================================================================================
=== Instance: /fifo_agent_pkg
=== Design Unit: work.fifo_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /fifo_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_agent.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***           if (!uvm_config_db#(fifo_config)::get(this, "", "CFG", cfg)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***             `uvm_fatal("build_phase",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_agent.sv
    1                                                package fifo_agent_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_sqr_pkg::*;
    4                                                  import fifo_config_pkg::*;
    5                                                  import fifo_driver_pkg::*;
    6                                                  import fifo_monitor_pkg::*;
    7                                                  import fifo_seq_item_pkg::*;
    8                                                  `include "uvm_macros.svh"
    9                                                
    10                                                 class fifo_agent extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(fifo_agent)
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                   fifo_sqr sqr;
    14                                                   fifo_driver drv;
    15                                                   fifo_monitor mon;
    16                                                   fifo_config cfg;
    17                                                   uvm_analysis_port #(fifo_seq_item) agt_ap;
    18                                               
    19                                                   function new(string name = "fifo_agent", uvm_component parent = null);
    20              1                          1           super.new(name, parent);
    21                                                   endfunction  //new()
    22                                               
    23                                                   virtual function void build_phase(uvm_phase phase);
    24              1                          1           super.build_phase(phase);
    25                                                     if (!uvm_config_db#(fifo_config)::get(this, "", "CFG", cfg)) begin
    26              1                    ***0***             `uvm_fatal("build_phase",
    27                                                                  "Agent - Unable to retreive configuration object of the fifo from uvm_config_db")
    28                                                     end
    29              1                          1           sqr = fifo_sqr::type_id::create("sqr", this);
    30              1                          1           drv = fifo_driver::type_id::create("drv", this);
    31              1                          1           mon = fifo_monitor::type_id::create("mon", this);
    32              1                          1           agt_ap = new("agt_ap", this);
    33                                                   endfunction
    34                                               
    35                                                   virtual function void connect_phase(uvm_phase phase);
    36              1                          1           super.connect_phase(phase);
    37              1                          1           drv.fifo_vif = cfg.fifo_vif;
    38              1                          1           mon.fifo_vif = cfg.fifo_vif;
    39              1                          1           drv.seq_item_port.connect(sqr.seq_item_export);
    40              1                          1           mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /fifo_env_pkg
=== Design Unit: work.fifo_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /fifo_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_env.sv
    1                                                package fifo_env_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_agent_pkg::*;
    4                                                  import fifo_coverage_pkg::*;
    5                                                  import fifo_scoreboard_pkg::*;
    6                                                  `include "uvm_macros.svh"
    7                                                
    8                                                  class fifo_env extends uvm_env;
    9               1                    ***0***         `uvm_component_utils(fifo_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                   fifo_agent agt;
    12                                                   fifo_coverage cov;
    13                                                   fifo_scoreboard sb;
    14                                               
    15                                                   function new(string name = "fifo_env", uvm_component parent = null);
    16              1                          1           super.new(name, parent);
    17                                                   endfunction  //new()
    18                                               
    19                                                   virtual function void build_phase(uvm_phase phase);
    20              1                          1           super.build_phase(phase);
    21              1                          1           agt = fifo_agent::type_id::create("agt", this);
    22              1                          1           cov = fifo_coverage::type_id::create("cov", this);
    23              1                          1           sb  = fifo_scoreboard::type_id::create("sb", this);
    24                                                   endfunction
    25                                               
    26                                                   virtual function void connect_phase(uvm_phase phase);
    27              1                          1           super.connect_phase(phase);
    28              1                          1           agt.agt_ap.connect(cov.cov_export);
    29              1                          1           agt.agt_ap.connect(sb.sb_export);


=================================================================================
=== Instance: /fifo_test_pkg
=== Design Unit: work.fifo_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         9        11    45.00%

================================Branch Details================================

Branch Coverage for instance /fifo_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_test.sv
------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***           if (!uvm_config_db#(virtual fifo_if)::get(this, "", "FIFO_IF", fifo_cfg.fifo_vif)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***             `uvm_fatal("build_phase",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1           `uvm_info("run_phase", "Reset Asserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1           `uvm_info("run_phase", "Reset Deasserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1           `uvm_info("run_phase", "Write Only Sequence Started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1           `uvm_info("run_phase", "Write Only Sequence Ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1           `uvm_info("run_phase", "Read Only Sequence started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1           `uvm_info("run_phase", "Read Only Sequence Ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                         1     Count coming in to IF
    61              1                          1           `uvm_info("run_phase", "Read Write Sequence Started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                          1           `uvm_info("run_phase", "Read Write Sequence Ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        27         3    90.00%

================================Statement Details================================

Statement Coverage for instance /fifo_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_test.sv
    1                                                package fifo_test_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import fifo_env_pkg::*;
    4                                                  import fifo_config_pkg::*;
    5                                                  import fifo_reset_seq_pkg::*;
    6                                                  import fifo_read_only_seq_pkg::*;
    7                                                  import fifo_write_only_seq_pkg::*;
    8                                                  import fifo_read_write_seq_pkg::*;
    9                                                  `include "uvm_macros.svh"
    10                                               
    11                                                 class fifo_test extends uvm_test;
    12              1                    ***0***         `uvm_component_utils(fifo_test)
    12              2                    ***0***     
    12              3                          4     
    13                                               
    14                                                   fifo_env env;
    15                                                   fifo_config fifo_cfg;
    16                                                   fifo_reset_seq rst_seq;
    17                                                   fifo_read_only_seq rd_seq;
    18                                                   fifo_write_only_seq wr_seq;
    19                                                   fifo_read_write_seq rd_wr_seq;
    20                                               
    21                                                   function new(string name = "fifo_test", uvm_component parent = null);
    22              1                          1           super.new(name, parent);
    23                                                   endfunction  //new()
    24                                                   
    25                                                   virtual function void build_phase(uvm_phase phase);
    26              1                          1           super.build_phase(phase);
    27                                                     // Disable transaction recording
    28              1                          1           uvm_config_db#(int)::set(null, "", "recording_detail", 0);
    29              1                          1           uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0);
    30                                               
    31              1                          1           env = fifo_env::type_id::create("env.agt", this);
    32              1                          1           fifo_cfg = fifo_config::type_id::create("fifo_cfg");
    33              1                          1           rst_seq = fifo_reset_seq::type_id::create("rst_seq", this);
    34              1                          1           rd_seq = fifo_read_only_seq::type_id::create("rd_seq", this);
    35              1                          1           wr_seq = fifo_write_only_seq::type_id::create("wr_seq", this);
    36              1                          1           rd_wr_seq = fifo_read_write_seq::type_id::create("rd_wr_seq", this);
    37                                               
    38                                                     if (!uvm_config_db#(virtual fifo_if)::get(this, "", "FIFO_IF", fifo_cfg.fifo_vif)) begin
    39              1                    ***0***             `uvm_fatal("build_phase",
    40                                                                  "Test - Unable to retreive interface of the fifo from uvm_config_db")
    41                                                     end
    42              1                          1           uvm_config_db#(fifo_config)::set(this, "*", "CFG", fifo_cfg);
    43                                                   endfunction
    44                                               
    45                                                   virtual task run_phase(uvm_phase phase);
    46              1                          1           super.run_phase(phase);
    47                                               
    48              1                          1           phase.raise_objection(this);
    49              1                          1           `uvm_info("run_phase", "Reset Asserted", UVM_LOW)
    50              1                          1           rst_seq.start(env.agt.sqr);
    51              1                          1           `uvm_info("run_phase", "Reset Deasserted", UVM_LOW)
    52                                               
    53              1                          1           `uvm_info("run_phase", "Write Only Sequence Started", UVM_LOW)
    54              1                          1           wr_seq.start(env.agt.sqr);
    55              1                          1           `uvm_info("run_phase", "Write Only Sequence Ended", UVM_LOW)
    56                                               
    57              1                          1           `uvm_info("run_phase", "Read Only Sequence started", UVM_LOW)
    58              1                          1           rd_seq.start(env.agt.sqr);
    59              1                          1           `uvm_info("run_phase", "Read Only Sequence Ended", UVM_LOW)
    60                                               
    61              1                          1           `uvm_info("run_phase", "Read Write Sequence Started", UVM_LOW)
    62              1                          1           rd_wr_seq.start(env.agt.sqr);
    63              1                          1           `uvm_info("run_phase", "Read Write Sequence Ended", UVM_LOW)
    64              1                          1           phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/CovCode        100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     23959          1          -    Covered              
        bin auto[1]                                      6042          1          -    Covered              
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     16008          1          -    Covered              
        bin auto[1]                                     13993          1          -    Covered              
    Coverpoint full                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     17749          1          -    Covered              
        bin auto[1]                                     12252          1          -    Covered              
    Coverpoint overflow                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     20820          1          -    Covered              
        bin auto[1]                                      9181          1          -    Covered              
    Coverpoint underflow                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     26919          1          -    Covered              
        bin auto[1]                                      3082          1          -    Covered              
    Coverpoint wr_ack                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     24688          1          -    Covered              
        bin auto[1]                                      5313          1          -    Covered              
    Coverpoint #cov_seq_item.almostempty__0#          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     29345          1          -    Covered              
        bin auto[1]                                       656          1          -    Covered              
    Coverpoint #cov_seq_item.empty__1#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     19441          1          -    Covered              
        bin auto[1]                                     10560          1          -    Covered              
    Coverpoint #cov_seq_item.almostfull__2#           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     27031          1          -    Covered              
        bin auto[1]                                      2970          1          -    Covered              
    Cross rd_wr_full                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                9016          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                3236          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2091          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2886          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                8821          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd1wr0full1                          0                     -    ZERO                 
            ignore_bin rd1wr1full1                          0                     -    ZERO                 
    Cross rd_wr_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1437          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 512          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 372          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 649          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 654          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11390          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3579          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11408          1          -    Covered              
    Cross rd_wr_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  45          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 229          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3141          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                7145          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2046          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11673          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 810          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                4912          1          -    Covered              
    Cross rd_wr_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 133          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 331          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  33          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 159          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1958          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11571          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3918          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11898          1          -    Covered              
    Cross rd_wr_overflow                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1116          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 975          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                8065          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3837          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0over1                          0                     -    ZERO                 
            ignore_bin rd1wr0over1                          0                     -    ZERO                 
    Cross rd_wr_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  62          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3020          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2029          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 931          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11902          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0under1                         0                     -    ZERO                 
            ignore_bin rd0wr1under1                         0                     -    ZERO                 
    Cross rd_wr_wr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1174          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 917          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                4139          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                7763          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0ack1                           0                     -    ZERO                 
            ignore_bin rd1wr0ack1                           0                     -    ZERO                 
 Covergroup instance \/fifo_coverage_pkg::fifo_coverage::CovCode  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rd_en [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     23959          1          -    Covered              
        bin auto[1]                                      6042          1          -    Covered              
    Coverpoint wr_en [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     16008          1          -    Covered              
        bin auto[1]                                     13993          1          -    Covered              
    Coverpoint full [1]                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     17749          1          -    Covered              
        bin auto[1]                                     12252          1          -    Covered              
    Coverpoint overflow [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     20820          1          -    Covered              
        bin auto[1]                                      9181          1          -    Covered              
    Coverpoint underflow [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     26919          1          -    Covered              
        bin auto[1]                                      3082          1          -    Covered              
    Coverpoint wr_ack [1]                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     24688          1          -    Covered              
        bin auto[1]                                      5313          1          -    Covered              
    Coverpoint #cov_seq_item.almostempty__0#          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     29345          1          -    Covered              
        bin auto[1]                                       656          1          -    Covered              
    Coverpoint #cov_seq_item.empty__1#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     19441          1          -    Covered              
        bin auto[1]                                     10560          1          -    Covered              
    Coverpoint #cov_seq_item.almostfull__2#           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     27031          1          -    Covered              
        bin auto[1]                                      2970          1          -    Covered              
    Cross rd_wr_full                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                9016          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                3236          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2091          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                2886          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                8821          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd1wr0full1                          0                     -    ZERO                 
            ignore_bin rd1wr1full1                          0                     -    ZERO                 
    Cross rd_wr_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1437          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 512          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 372          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 649          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 654          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11390          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3579          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11408          1          -    Covered              
    Cross rd_wr_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  45          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 229          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3141          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                7145          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2046          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11673          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 810          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                4912          1          -    Covered              
    Cross rd_wr_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 133          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 331          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  33          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 159          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1958          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11571          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3918          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               11898          1          -    Covered              
    Cross rd_wr_overflow                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1116          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 975          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                8065          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3837          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0over1                          0                     -    ZERO                 
            ignore_bin rd1wr0over1                          0                     -    ZERO                 
    Cross rd_wr_underflow                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  62          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3020          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2029          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 931          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>               11902          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0under1                         0                     -    ZERO                 
            ignore_bin rd0wr1under1                         0                     -    ZERO                 
    Cross rd_wr_wr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1174          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 917          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                4139          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                7763          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3951          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               12057          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd0wr0ack1                           0                     -    ZERO                 
            ignore_bin rd1wr0ack1                           0                     -    ZERO                 

 [1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/fifo_sva_inst/cover__p_counter_const 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(106)1096 Covered   
/top/DUT/fifo_sva_inst/cover__p_underflow 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(101)3007 Covered   
/top/DUT/fifo_sva_inst/cover__p_overflow fifo_sva Verilog  SVA  fifo_sva.sv(96) 8251 Covered   
/top/DUT/fifo_sva_inst/cover__p_wr_ack   fifo_sva Verilog  SVA  fifo_sva.sv(91) 5216 Covered   
/top/DUT/fifo_sva_inst/cover__p_counter_inc 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(86) 4120 Covered   
/top/DUT/fifo_sva_inst/cover__p_counter_dec 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(81) 1691 Covered   
/top/DUT/fifo_sva_inst/cover__p_read_pointer_const 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(76)   60 Covered   
/top/DUT/fifo_sva_inst/cover__p_write_pointer_const 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(71)  859 Covered   
/top/DUT/fifo_sva_inst/cover__p_read_pointer_inc 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(66) 1691 Covered   
/top/DUT/fifo_sva_inst/cover__p_write_pointer_inc 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(61) 4120 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 10

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifo_sva_inst/wr_ptr_inc_assertion
                     fifo_sva.sv(60)                    0          1
/top/DUT/fifo_sva_inst/rd_ptr_inc_assertion
                     fifo_sva.sv(65)                    0          1
/top/DUT/fifo_sva_inst/wr_ptr_const_assertion
                     fifo_sva.sv(70)                    0          1
/top/DUT/fifo_sva_inst/rd_ptr_const_assertion
                     fifo_sva.sv(75)                    0          1
/top/DUT/fifo_sva_inst/counter_dec_assertion
                     fifo_sva.sv(80)                    0          1
/top/DUT/fifo_sva_inst/counter_inc_assertion
                     fifo_sva.sv(85)                    0          1
/top/DUT/fifo_sva_inst/wr_ack_assertion
                     fifo_sva.sv(90)                    0          1
/top/DUT/fifo_sva_inst/overflow_assertion
                     fifo_sva.sv(95)                    0          1
/top/DUT/fifo_sva_inst/underflow_assertion
                     fifo_sva.sv(100)                   0          1
/top/DUT/fifo_sva_inst/counter_const_assertion
                     fifo_sva.sv(105)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/full_assertion
                     fifo_sva.sv(112)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/empty_assertion
                     fifo_sva.sv(116)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/almostfull_assertion
                     fifo_sva.sv(120)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/almostempty_assertion
                     fifo_sva.sv(124)                   0          1
/top/DUT/fifo_sva_inst/immediate_assertions/reset_assertion
                     fifo_sva.sv(129)                   1          1
/fifo_read_write_seq_pkg/fifo_read_write_seq/body/rd_wr_seq_rand
                     fifo_read_write_seq.sv(19)
                                                        0          1
/fifo_write_only_seq_pkg/fifo_write_only_seq/body/wr_seq_rand
                     fifo_write_only_seq.sv(19)
                                                        0          1
/fifo_read_only_seq_pkg/fifo_read_only_seq/body/rd_seq_rand
                     fifo_read_only_seq.sv(19)          0          1

Total Coverage By Instance (filtered view): 82.17%

