{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603659094964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603659094964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 23:51:32 2020 " "Processing started: Sun Oct 25 23:51:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603659094964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603659094964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_base -c qsys_base " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_base -c qsys_base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603659094964 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603659097559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc-rtl " "Found design unit 1: sopc-rtl" {  } { { "qsys/sopc/synthesis/sopc.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098696 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc " "Found entity 1: sopc" {  } { { "qsys/sopc/synthesis/sopc.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098699 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098702 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098706 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098709 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Found entity 1: sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_width_adapter-rtl " "Found design unit 1: sopc_width_adapter-rtl" {  } { { "qsys/sopc/synthesis/sopc_width_adapter.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098713 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_width_adapter " "Found entity 1: sopc_width_adapter" {  } { { "qsys/sopc/synthesis/sopc_width_adapter.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_width_adapter_001-rtl " "Found design unit 1: sopc_width_adapter_001-rtl" {  } { { "qsys/sopc/synthesis/sopc_width_adapter_001.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098716 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_width_adapter_001 " "Found entity 1: sopc_width_adapter_001" {  } { { "qsys/sopc/synthesis/sopc_width_adapter_001.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_cpu_instruction_master_translator-rtl " "Found design unit 1: sopc_cpu_instruction_master_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098719 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_instruction_master_translator " "Found entity 1: sopc_cpu_instruction_master_translator" {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_cpu_data_master_translator-rtl " "Found design unit 1: sopc_cpu_data_master_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098723 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_data_master_translator " "Found entity 1: sopc_cpu_data_master_translator" {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: sopc_cpu_jtag_debug_module_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098728 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_jtag_debug_module_translator " "Found entity 1: sopc_cpu_jtag_debug_module_translator" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_epcs_epcs_control_port_translator-rtl " "Found design unit 1: sopc_epcs_epcs_control_port_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098732 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_epcs_epcs_control_port_translator " "Found entity 1: sopc_epcs_epcs_control_port_translator" {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_sram_ext_avalon_slave_0_translator-rtl " "Found design unit 1: sopc_sram_ext_avalon_slave_0_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098736 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_sram_ext_avalon_slave_0_translator " "Found entity 1: sopc_sram_ext_avalon_slave_0_translator" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_pio_ledg_s1_translator-rtl " "Found design unit 1: sopc_pio_ledg_s1_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098740 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_pio_ledg_s1_translator " "Found entity 1: sopc_pio_ledg_s1_translator" {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_sysid_control_slave_translator-rtl " "Found design unit 1: sopc_sysid_control_slave_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098743 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_sysid_control_slave_translator " "Found entity 1: sopc_sysid_control_slave_translator" {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: sopc_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098747 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: sopc_jtag_uart_avalon_jtag_slave_translator" {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_irq_mapper " "Found entity 1: sopc_irq_mapper" {  } { { "qsys/sopc/synthesis/submodules/sopc_irq_mapper.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098778 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_rsp_xbar_mux_001 " "Found entity 1: sopc_rsp_xbar_mux_001" {  } { { "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_rsp_xbar_mux " "Found entity 1: sopc_rsp_xbar_mux" {  } { { "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_rsp_xbar_demux_001 " "Found entity 1: sopc_rsp_xbar_demux_001" {  } { { "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_rsp_xbar_demux " "Found entity 1: sopc_rsp_xbar_demux" {  } { { "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cmd_xbar_mux " "Found entity 1: sopc_cmd_xbar_mux" {  } { { "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cmd_xbar_demux_001 " "Found entity 1: sopc_cmd_xbar_demux_001" {  } { { "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cmd_xbar_demux " "Found entity 1: sopc_cmd_xbar_demux" {  } { { "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_id_router_003.sv(48) " "Verilog HDL Declaration information at sopc_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_id_router_003.sv(49) " "Verilog HDL Declaration information at sopc_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_id_router_003_default_decode " "Found entity 1: sopc_id_router_003_default_decode" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098865 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_id_router_003 " "Found entity 2: sopc_id_router_003" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_id_router_002.sv(48) " "Verilog HDL Declaration information at sopc_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_id_router_002.sv(49) " "Verilog HDL Declaration information at sopc_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_id_router_002_default_decode " "Found entity 1: sopc_id_router_002_default_decode" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098869 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_id_router_002 " "Found entity 2: sopc_id_router_002" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_id_router_001.sv(48) " "Verilog HDL Declaration information at sopc_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_id_router_001.sv(49) " "Verilog HDL Declaration information at sopc_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_id_router_001_default_decode " "Found entity 1: sopc_id_router_001_default_decode" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098873 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_id_router_001 " "Found entity 2: sopc_id_router_001" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_id_router.sv(48) " "Verilog HDL Declaration information at sopc_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_id_router.sv(49) " "Verilog HDL Declaration information at sopc_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/sopc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_id_router_default_decode " "Found entity 1: sopc_id_router_default_decode" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098877 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_id_router " "Found entity 2: sopc_id_router" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_addr_router_001.sv(48) " "Verilog HDL Declaration information at sopc_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_addr_router_001.sv(49) " "Verilog HDL Declaration information at sopc_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_addr_router_001_default_decode " "Found entity 1: sopc_addr_router_001_default_decode" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098888 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_addr_router_001 " "Found entity 2: sopc_addr_router_001" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_addr_router.sv(48) " "Verilog HDL Declaration information at sopc_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_addr_router.sv(49) " "Verilog HDL Declaration information at sopc_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603659098892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/sopc/synthesis/submodules/sopc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_addr_router_default_decode " "Found entity 1: sopc_addr_router_default_decode" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098892 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_addr_router " "Found entity 2: sopc_addr_router" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_pio_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_pio_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_pio_ledg " "Found entity 1: sopc_pio_ledg" {  } { { "qsys/sopc/synthesis/submodules/sopc_pio_ledg.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_pio_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_epcs.v 3 3 " "Found 3 design units, including 3 entities, in source file qsys/sopc/synthesis/submodules/sopc_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_epcs_sub " "Found entity 1: sopc_epcs_sub" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098954 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_sopc_epcs_atom " "Found entity 2: tornado_sopc_epcs_atom" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098954 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_epcs " "Found entity 3: sopc_epcs" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "qsys/sopc/synthesis/submodules/SRAM_16Bit_512K.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_sysid " "Found entity 1: sopc_sysid" {  } { { "qsys/sopc/synthesis/submodules/sopc_sysid.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_jtag_uart_sim_scfifo_w " "Found entity 1: sopc_jtag_uart_sim_scfifo_w" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098967 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_jtag_uart_scfifo_w " "Found entity 2: sopc_jtag_uart_scfifo_w" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098967 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_jtag_uart_sim_scfifo_r " "Found entity 3: sopc_jtag_uart_sim_scfifo_r" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098967 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_jtag_uart_scfifo_r " "Found entity 4: sopc_jtag_uart_scfifo_r" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098967 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_jtag_uart " "Found entity 5: sopc_jtag_uart" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/sopc/synthesis/submodules/sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_register_bank_a_module " "Found entity 1: sopc_cpu_register_bank_a_module" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_cpu_register_bank_b_module " "Found entity 2: sopc_cpu_register_bank_b_module" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_cpu_nios2_oci_debug " "Found entity 3: sopc_cpu_nios2_oci_debug" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_cpu_ociram_sp_ram_module " "Found entity 4: sopc_cpu_ociram_sp_ram_module" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_cpu_nios2_ocimem " "Found entity 5: sopc_cpu_nios2_ocimem" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_cpu_nios2_avalon_reg " "Found entity 6: sopc_cpu_nios2_avalon_reg" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_cpu_nios2_oci_break " "Found entity 7: sopc_cpu_nios2_oci_break" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_cpu_nios2_oci_xbrk " "Found entity 8: sopc_cpu_nios2_oci_xbrk" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_cpu_nios2_oci_dbrk " "Found entity 9: sopc_cpu_nios2_oci_dbrk" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_cpu_nios2_oci_itrace " "Found entity 10: sopc_cpu_nios2_oci_itrace" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_cpu_nios2_oci_td_mode " "Found entity 11: sopc_cpu_nios2_oci_td_mode" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_cpu_nios2_oci_dtrace " "Found entity 12: sopc_cpu_nios2_oci_dtrace" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_cpu_nios2_oci_compute_tm_count " "Found entity 13: sopc_cpu_nios2_oci_compute_tm_count" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_cpu_nios2_oci_fifowp_inc " "Found entity 14: sopc_cpu_nios2_oci_fifowp_inc" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_cpu_nios2_oci_fifocount_inc " "Found entity 15: sopc_cpu_nios2_oci_fifocount_inc" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_cpu_nios2_oci_fifo " "Found entity 16: sopc_cpu_nios2_oci_fifo" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_cpu_nios2_oci_pib " "Found entity 17: sopc_cpu_nios2_oci_pib" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_cpu_nios2_oci_im " "Found entity 18: sopc_cpu_nios2_oci_im" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_cpu_nios2_performance_monitors " "Found entity 19: sopc_cpu_nios2_performance_monitors" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_cpu_nios2_oci " "Found entity 20: sopc_cpu_nios2_oci" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_cpu " "Found entity 21: sopc_cpu" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_jtag_debug_module_sysclk " "Found entity 1: sopc_cpu_jtag_debug_module_sysclk" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_jtag_debug_module_tck " "Found entity 1: sopc_cpu_jtag_debug_module_tck" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_jtag_debug_module_wrapper " "Found entity 1: sopc_cpu_jtag_debug_module_wrapper" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_oci_test_bench " "Found entity 1: sopc_cpu_oci_test_bench" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659098999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659098999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/sopc/synthesis/submodules/sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/sopc/synthesis/submodules/sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_test_bench " "Found entity 1: sopc_cpu_test_bench" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_test_bench.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659099002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659099002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/qsys_base.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/qsys_base.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_base-rtl " "Found design unit 1: qsys_base-rtl" {  } { { "src/qsys_base.vhd" "" { Text "D:/DE2/qsys_base/src/qsys_base.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659099005 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_base " "Found entity 1: qsys_base" {  } { { "src/qsys_base.vhd" "" { Text "D:/DE2/qsys_base/src/qsys_base.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659099005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659099005 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_epcs.v(401) " "Verilog HDL or VHDL warning at sopc_epcs.v(401): conditional expression evaluates to a constant" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603659099042 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_cpu.v(1567) " "Verilog HDL or VHDL warning at sopc_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603659099047 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_cpu.v(1569) " "Verilog HDL or VHDL warning at sopc_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603659099048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_cpu.v(1725) " "Verilog HDL or VHDL warning at sopc_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603659099048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_cpu.v(2553) " "Verilog HDL or VHDL warning at sopc_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603659099052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_base " "Elaborating entity \"qsys_base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603659099197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc sopc:u0 " "Elaborating entity \"sopc\" for hierarchy \"sopc:u0\"" {  } { { "src/qsys_base.vhd" "u0" { Text "D:/DE2/qsys_base/src/qsys_base.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659099200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu sopc:u0\|sopc_cpu:cpu " "Elaborating entity \"sopc_cpu\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_test_bench sopc:u0\|sopc_cpu:cpu\|sopc_cpu_test_bench:the_sopc_cpu_test_bench " "Elaborating entity \"sopc_cpu_test_bench\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_test_bench:the_sopc_cpu_test_bench\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_test_bench" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_register_bank_a_module sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a " "Elaborating entity \"sopc_cpu_register_bank_a_module\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_register_bank_a" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_altsyncram" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"sopc_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100242 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659100242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4nf1 " "Found entity 1: altsyncram_4nf1" {  } { { "db/altsyncram_4nf1.tdf" "" { Text "D:/DE2/qsys_base/db/altsyncram_4nf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659100320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659100320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4nf1 sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4nf1:auto_generated " "Elaborating entity \"altsyncram_4nf1\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_a_module:sopc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_register_bank_b_module sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b " "Elaborating entity \"sopc_cpu_register_bank_b_module\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_register_bank_b" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_altsyncram" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"sopc_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100406 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659100406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nf1 " "Found entity 1: altsyncram_5nf1" {  } { { "db/altsyncram_5nf1.tdf" "" { Text "D:/DE2/qsys_base/db/altsyncram_5nf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659100482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659100482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nf1 sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5nf1:auto_generated " "Elaborating entity \"altsyncram_5nf1\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_register_bank_b_module:sopc_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci " "Elaborating entity \"sopc_cpu_nios2_oci\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_debug sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug " "Elaborating entity \"sopc_cpu_nios2_oci_debug\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_debug" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_altera_std_synchronizer" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659100584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100584 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659100584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_ocimem sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem " "Elaborating entity \"sopc_cpu_nios2_ocimem\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_ocimem" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_ociram_sp_ram_module sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram " "Elaborating entity \"sopc_cpu_ociram_sp_ram_module\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_ociram_sp_ram" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_altsyncram" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"sopc_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100608 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659100608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8471 " "Found entity 1: altsyncram_8471" {  } { { "db/altsyncram_8471.tdf" "" { Text "D:/DE2/qsys_base/db/altsyncram_8471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659100682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659100682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8471 sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8471:auto_generated " "Elaborating entity \"altsyncram_8471\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_ocimem:the_sopc_cpu_nios2_ocimem\|sopc_cpu_ociram_sp_ram_module:sopc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_avalon_reg sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_avalon_reg:the_sopc_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_cpu_nios2_avalon_reg\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_avalon_reg:the_sopc_cpu_nios2_avalon_reg\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_avalon_reg" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_break sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_break:the_sopc_cpu_nios2_oci_break " "Elaborating entity \"sopc_cpu_nios2_oci_break\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_break:the_sopc_cpu_nios2_oci_break\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_break" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_xbrk sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_xbrk:the_sopc_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_cpu_nios2_oci_xbrk\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_xbrk:the_sopc_cpu_nios2_oci_xbrk\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_xbrk" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_dbrk sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_dbrk:the_sopc_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_cpu_nios2_oci_dbrk\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_dbrk:the_sopc_cpu_nios2_oci_dbrk\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_dbrk" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_itrace sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_itrace:the_sopc_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_cpu_nios2_oci_itrace\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_itrace:the_sopc_cpu_nios2_oci_itrace\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_itrace" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_dtrace sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_dtrace:the_sopc_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_cpu_nios2_oci_dtrace\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_dtrace:the_sopc_cpu_nios2_oci_dtrace\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_dtrace" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_td_mode sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_dtrace:the_sopc_cpu_nios2_oci_dtrace\|sopc_cpu_nios2_oci_td_mode:sopc_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_cpu_nios2_oci_td_mode\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_dtrace:the_sopc_cpu_nios2_oci_dtrace\|sopc_cpu_nios2_oci_td_mode:sopc_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_fifo sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_cpu_nios2_oci_fifo\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_compute_tm_count sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_nios2_oci_compute_tm_count:sopc_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"sopc_cpu_nios2_oci_compute_tm_count\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_nios2_oci_compute_tm_count:sopc_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_fifowp_inc sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_nios2_oci_fifowp_inc:sopc_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"sopc_cpu_nios2_oci_fifowp_inc\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_nios2_oci_fifowp_inc:sopc_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_fifocount_inc sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_nios2_oci_fifocount_inc:sopc_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"sopc_cpu_nios2_oci_fifocount_inc\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_nios2_oci_fifocount_inc:sopc_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "sopc_cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_oci_test_bench sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_oci_test_bench:the_sopc_cpu_oci_test_bench " "Elaborating entity \"sopc_cpu_oci_test_bench\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_fifo:the_sopc_cpu_nios2_oci_fifo\|sopc_cpu_oci_test_bench:the_sopc_cpu_oci_test_bench\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_oci_test_bench" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_pib sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_pib:the_sopc_cpu_nios2_oci_pib " "Elaborating entity \"sopc_cpu_nios2_oci_pib\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_pib:the_sopc_cpu_nios2_oci_pib\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_pib" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_nios2_oci_im sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_im:the_sopc_cpu_nios2_oci_im " "Elaborating entity \"sopc_cpu_nios2_oci_im\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_im:the_sopc_cpu_nios2_oci_im\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_nios2_oci_im" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_jtag_debug_module_wrapper sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper " "Elaborating entity \"sopc_cpu_jtag_debug_module_wrapper\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "the_sopc_cpu_jtag_debug_module_wrapper" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_jtag_debug_module_tck sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sopc_cpu_jtag_debug_module_tck:the_sopc_cpu_jtag_debug_module_tck " "Elaborating entity \"sopc_cpu_jtag_debug_module_tck\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sopc_cpu_jtag_debug_module_tck:the_sopc_cpu_jtag_debug_module_tck\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "the_sopc_cpu_jtag_debug_module_tck" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_jtag_debug_module_sysclk sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sopc_cpu_jtag_debug_module_sysclk:the_sopc_cpu_jtag_debug_module_sysclk " "Elaborating entity \"sopc_cpu_jtag_debug_module_sysclk\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sopc_cpu_jtag_debug_module_sysclk:the_sopc_cpu_jtag_debug_module_sysclk\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "the_sopc_cpu_jtag_debug_module_sysclk" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "sopc_cpu_jtag_debug_module_phy" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy " "Instantiated megafunction \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100882 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659100882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_jtag_debug_module_wrapper:the_sopc_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart sopc:u0\|sopc_jtag_uart:jtag_uart " "Elaborating entity \"sopc_jtag_uart\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "jtag_uart" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_scfifo_w sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w " "Elaborating entity \"sopc_jtag_uart_scfifo_w\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "the_sopc_jtag_uart_scfifo_w" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "wfifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659100962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659100963 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659100963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/DE2/qsys_base/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/DE2/qsys_base/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/DE2/qsys_base/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/DE2/qsys_base/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/DE2/qsys_base/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/DE2/qsys_base/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/DE2/qsys_base/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/DE2/qsys_base/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/DE2/qsys_base/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/DE2/qsys_base/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/DE2/qsys_base/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/DE2/qsys_base/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659101365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659101365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/DE2/qsys_base/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_scfifo_r sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_r:the_sopc_jtag_uart_scfifo_r " "Elaborating entity \"sopc_jtag_uart_scfifo_r\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_r:the_sopc_jtag_uart_scfifo_r\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "the_sopc_jtag_uart_scfifo_r" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc:u0\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc:u0\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "sopc_jtag_uart_alt_jtag_atlantic" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc:u0\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659101502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sopc:u0\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101502 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659101502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sysid sopc:u0\|sopc_sysid:sysid " "Elaborating entity \"sopc_sysid\" for hierarchy \"sopc:u0\|sopc_sysid:sysid\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "sysid" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659101508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K sopc:u0\|SRAM_16Bit_512K:sram_ext " "Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"sopc:u0\|SRAM_16Bit_512K:sram_ext\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "sram_ext" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_epcs sopc:u0\|sopc_epcs:epcs " "Elaborating entity \"sopc_epcs\" for hierarchy \"sopc:u0\|sopc_epcs:epcs\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "epcs" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_epcs_sub sopc:u0\|sopc_epcs:epcs\|sopc_epcs_sub:the_sopc_epcs_sub " "Elaborating entity \"sopc_epcs_sub\" for hierarchy \"sopc:u0\|sopc_epcs:epcs\|sopc_epcs_sub:the_sopc_epcs_sub\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "the_sopc_epcs_sub" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_sopc_epcs_atom sopc:u0\|sopc_epcs:epcs\|tornado_sopc_epcs_atom:the_tornado_sopc_epcs_atom " "Elaborating entity \"tornado_sopc_epcs_atom\" for hierarchy \"sopc:u0\|sopc_epcs:epcs\|tornado_sopc_epcs_atom:the_tornado_sopc_epcs_atom\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "the_tornado_sopc_epcs_atom" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "the_boot_copier_rom" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_epcs_boot_rom.hex " "Parameter \"init_file\" = \"sopc_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102730 ""}  } { { "qsys/sopc/synthesis/submodules/sopc_epcs.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_epcs.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603659102730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6431 " "Found entity 1: altsyncram_6431" {  } { { "db/altsyncram_6431.tdf" "" { Text "D:/DE2/qsys_base/db/altsyncram_6431.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603659102816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603659102816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6431 sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_6431:auto_generated " "Elaborating entity \"altsyncram_6431\" for hierarchy \"sopc:u0\|sopc_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_6431:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_pio_ledg sopc:u0\|sopc_pio_ledg:pio_ledg " "Elaborating entity \"sopc_pio_ledg\" for hierarchy \"sopc:u0\|sopc_pio_ledg:pio_ledg\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "pio_ledg" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_instruction_master_translator sopc:u0\|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"sopc_cpu_instruction_master_translator\" for hierarchy \"sopc:u0\|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_instruction_master_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659102891 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid sopc_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659102892 "|qsys_base|sopc:u0|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response sopc_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659102893 "|qsys_base|sopc:u0|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid sopc_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at sopc_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659102893 "|qsys_base|sopc:u0|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken sopc_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at sopc_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659102893 "|qsys_base|sopc:u0|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest sopc_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659102893 "|qsys_base|sopc:u0|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:u0\|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:u0\|sopc_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659104772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_data_master_translator sopc:u0\|sopc_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"sopc_cpu_data_master_translator\" for hierarchy \"sopc:u0\|sopc_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_data_master_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659104777 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid sopc_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at sopc_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659104779 "|qsys_base|sopc:u0|sopc_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response sopc_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at sopc_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659104779 "|qsys_base|sopc:u0|sopc_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid sopc_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at sopc_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659104779 "|qsys_base|sopc:u0|sopc_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken sopc_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at sopc_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659104780 "|qsys_base|sopc:u0|sopc_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest sopc_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659104780 "|qsys_base|sopc:u0|sopc_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:u0\|sopc_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:u0\|sopc_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659105251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_jtag_debug_module_translator sopc:u0\|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"sopc_cpu_jtag_debug_module_translator\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_jtag_debug_module_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659105256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer sopc_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105258 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer sopc_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105258 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount sopc_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105258 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect sopc_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105258 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken sopc_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105258 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock sopc_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105259 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable sopc_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105259 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable sopc_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105259 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest sopc_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105259 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response sopc_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105259 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid sopc_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659105260 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:u0\|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659106391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_epcs_epcs_control_port_translator sopc:u0\|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator " "Elaborating entity \"sopc_epcs_epcs_control_port_translator\" for hierarchy \"sopc:u0\|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "epcs_epcs_control_port_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659106398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer sopc_epcs_epcs_control_port_translator.vhd(57) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106400 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer sopc_epcs_epcs_control_port_translator.vhd(58) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106400 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount sopc_epcs_epcs_control_port_translator.vhd(59) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106400 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable sopc_epcs_epcs_control_port_translator.vhd(60) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106400 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken sopc_epcs_epcs_control_port_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106401 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess sopc_epcs_epcs_control_port_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106401 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock sopc_epcs_epcs_control_port_translator.vhd(63) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106401 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable sopc_epcs_epcs_control_port_translator.vhd(64) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106401 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable sopc_epcs_epcs_control_port_translator.vhd(68) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106401 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest sopc_epcs_epcs_control_port_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106401 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response sopc_epcs_epcs_control_port_translator.vhd(72) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106402 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid sopc_epcs_epcs_control_port_translator.vhd(74) " "VHDL Signal Declaration warning at sopc_epcs_epcs_control_port_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659106402 "|qsys_base|sopc:u0|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:u0\|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:u0\|sopc_epcs_epcs_control_port_translator:epcs_epcs_control_port_translator\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" "epcs_epcs_control_port_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_epcs_epcs_control_port_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659109326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sram_ext_avalon_slave_0_translator sopc:u0\|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator " "Elaborating entity \"sopc_sram_ext_avalon_slave_0_translator\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "sram_ext_avalon_slave_0_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659109332 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer sopc_sram_ext_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109333 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer sopc_sram_ext_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109333 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount sopc_sram_ext_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109333 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken sopc_sram_ext_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109334 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess sopc_sram_ext_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109334 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock sopc_sram_ext_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109334 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable sopc_sram_ext_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109343 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable sopc_sram_ext_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109343 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest sopc_sram_ext_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109343 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response sopc_sram_ext_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109344 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid sopc_sram_ext_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659109344 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:u0\|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator\|altera_merlin_slave_translator:sram_ext_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator:sram_ext_avalon_slave_0_translator\|altera_merlin_slave_translator:sram_ext_avalon_slave_0_translator\"" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" "sram_ext_avalon_slave_0_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659110711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_pio_ledg_s1_translator sopc:u0\|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator " "Elaborating entity \"sopc_pio_ledg_s1_translator\" for hierarchy \"sopc:u0\|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "pio_ledg_s1_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659110716 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer sopc_pio_ledg_s1_translator.vhd(56) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110718 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer sopc_pio_ledg_s1_translator.vhd(57) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110718 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount sopc_pio_ledg_s1_translator.vhd(58) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110718 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable sopc_pio_ledg_s1_translator.vhd(59) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110719 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken sopc_pio_ledg_s1_translator.vhd(60) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110719 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess sopc_pio_ledg_s1_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110719 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock sopc_pio_ledg_s1_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110719 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable sopc_pio_ledg_s1_translator.vhd(63) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110719 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read sopc_pio_ledg_s1_translator.vhd(64) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110719 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable sopc_pio_ledg_s1_translator.vhd(68) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110720 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest sopc_pio_ledg_s1_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110720 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response sopc_pio_ledg_s1_translator.vhd(72) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110720 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid sopc_pio_ledg_s1_translator.vhd(74) " "VHDL Signal Declaration warning at sopc_pio_ledg_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659110720 "|qsys_base|sopc:u0|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:u0\|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator\|altera_merlin_slave_translator:pio_ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:u0\|sopc_pio_ledg_s1_translator:pio_ledg_s1_translator\|altera_merlin_slave_translator:pio_ledg_s1_translator\"" {  } { { "qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" "pio_ledg_s1_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_pio_ledg_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659112350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sysid_control_slave_translator sopc:u0\|sopc_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"sopc_sysid_control_slave_translator\" for hierarchy \"sopc:u0\|sopc_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "sysid_control_slave_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659112356 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer sopc_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112358 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer sopc_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112358 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount sopc_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112358 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable sopc_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112358 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect sopc_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112358 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken sopc_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112358 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess sopc_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112359 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock sopc_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112359 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable sopc_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112359 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read sopc_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112359 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write sopc_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112359 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable sopc_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112359 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata sopc_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112360 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest sopc_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112360 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response sopc_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112360 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid sopc_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at sopc_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659112360 "|qsys_base|sopc:u0|sopc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:u0\|sopc_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:u0\|sopc_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_avalon_jtag_slave_translator sopc:u0\|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"sopc_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"sopc:u0\|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114194 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer sopc_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114196 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer sopc_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114196 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount sopc_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114197 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable sopc_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114197 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken sopc_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114197 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess sopc_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114197 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock sopc_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114197 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable sopc_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114197 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable sopc_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114198 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest sopc_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114198 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response sopc_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114198 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid sopc_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at sopc_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114198 "|qsys_base|sopc:u0|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:u0\|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:u0\|sopc_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:u0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:u0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114447 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114450 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114495 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114496 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114497 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114497 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114497 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114498 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114498 "|qsys_base|sopc:u0|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:u0\|sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114550 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114589 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114591 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114591 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114591 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114592 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114592 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603659114592 "|qsys_base|sopc:u0|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:u0\|sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_sram_ext_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_addr_router sopc:u0\|sopc_addr_router:addr_router " "Elaborating entity \"sopc_addr_router\" for hierarchy \"sopc:u0\|sopc_addr_router:addr_router\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "addr_router" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_addr_router_default_decode sopc:u0\|sopc_addr_router:addr_router\|sopc_addr_router_default_decode:the_default_decode " "Elaborating entity \"sopc_addr_router_default_decode\" for hierarchy \"sopc:u0\|sopc_addr_router:addr_router\|sopc_addr_router_default_decode:the_default_decode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router.sv" "the_default_decode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_addr_router_001 sopc:u0\|sopc_addr_router_001:addr_router_001 " "Elaborating entity \"sopc_addr_router_001\" for hierarchy \"sopc:u0\|sopc_addr_router_001:addr_router_001\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "addr_router_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_addr_router_001_default_decode sopc:u0\|sopc_addr_router_001:addr_router_001\|sopc_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_addr_router_001_default_decode\" for hierarchy \"sopc:u0\|sopc_addr_router_001:addr_router_001\|sopc_addr_router_001_default_decode:the_default_decode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" "the_default_decode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router sopc:u0\|sopc_id_router:id_router " "Elaborating entity \"sopc_id_router\" for hierarchy \"sopc:u0\|sopc_id_router:id_router\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "id_router" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_default_decode sopc:u0\|sopc_id_router:id_router\|sopc_id_router_default_decode:the_default_decode " "Elaborating entity \"sopc_id_router_default_decode\" for hierarchy \"sopc:u0\|sopc_id_router:id_router\|sopc_id_router_default_decode:the_default_decode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router.sv" "the_default_decode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_001 sopc:u0\|sopc_id_router_001:id_router_001 " "Elaborating entity \"sopc_id_router_001\" for hierarchy \"sopc:u0\|sopc_id_router_001:id_router_001\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "id_router_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_001_default_decode sopc:u0\|sopc_id_router_001:id_router_001\|sopc_id_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_id_router_001_default_decode\" for hierarchy \"sopc:u0\|sopc_id_router_001:id_router_001\|sopc_id_router_001_default_decode:the_default_decode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" "the_default_decode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_002 sopc:u0\|sopc_id_router_002:id_router_002 " "Elaborating entity \"sopc_id_router_002\" for hierarchy \"sopc:u0\|sopc_id_router_002:id_router_002\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "id_router_002" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_002_default_decode sopc:u0\|sopc_id_router_002:id_router_002\|sopc_id_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_id_router_002_default_decode\" for hierarchy \"sopc:u0\|sopc_id_router_002:id_router_002\|sopc_id_router_002_default_decode:the_default_decode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" "the_default_decode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_003 sopc:u0\|sopc_id_router_003:id_router_003 " "Elaborating entity \"sopc_id_router_003\" for hierarchy \"sopc:u0\|sopc_id_router_003:id_router_003\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "id_router_003" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id_router_003_default_decode sopc:u0\|sopc_id_router_003:id_router_003\|sopc_id_router_003_default_decode:the_default_decode " "Elaborating entity \"sopc_id_router_003_default_decode\" for hierarchy \"sopc:u0\|sopc_id_router_003:id_router_003\|sopc_id_router_003_default_decode:the_default_decode\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" "the_default_decode" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sopc:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sopc:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "burst_adapter" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sopc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sopc:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "rst_controller" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cmd_xbar_demux sopc:u0\|sopc_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"sopc_cmd_xbar_demux\" for hierarchy \"sopc:u0\|sopc_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cmd_xbar_demux" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cmd_xbar_demux_001 sopc:u0\|sopc_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"sopc_cmd_xbar_demux_001\" for hierarchy \"sopc:u0\|sopc_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cmd_xbar_demux_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cmd_xbar_mux sopc:u0\|sopc_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"sopc_cmd_xbar_mux\" for hierarchy \"sopc:u0\|sopc_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "cmd_xbar_mux" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:u0\|sopc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:u0\|sopc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv" "arb" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:u0\|sopc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:u0\|sopc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_rsp_xbar_demux sopc:u0\|sopc_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"sopc_rsp_xbar_demux\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "rsp_xbar_demux" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_rsp_xbar_demux_001 sopc:u0\|sopc_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"sopc_rsp_xbar_demux_001\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "rsp_xbar_demux_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 3923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_rsp_xbar_mux sopc:u0\|sopc_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"sopc_rsp_xbar_mux\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "rsp_xbar_mux" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 4019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:u0\|sopc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv" "arb" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:u0\|sopc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_rsp_xbar_mux_001 sopc:u0\|sopc_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"sopc_rsp_xbar_mux_001\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "rsp_xbar_mux_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 4049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:u0\|sopc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv" "arb" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:u0\|sopc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:u0\|sopc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_width_adapter sopc:u0\|sopc_width_adapter:width_adapter " "Elaborating entity \"sopc_width_adapter\" for hierarchy \"sopc:u0\|sopc_width_adapter:width_adapter\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "width_adapter" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 4091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sopc:u0\|sopc_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sopc:u0\|sopc_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "qsys/sopc/synthesis/sopc_width_adapter.vhd" "width_adapter" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_width_adapter_001 sopc:u0\|sopc_width_adapter_001:width_adapter_001 " "Elaborating entity \"sopc_width_adapter_001\" for hierarchy \"sopc:u0\|sopc_width_adapter_001:width_adapter_001\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "width_adapter_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 4151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659114997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sopc:u0\|sopc_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sopc:u0\|sopc_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "qsys/sopc/synthesis/sopc_width_adapter_001.vhd" "width_adapter_001" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659115023 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1603659115026 "|qsys_base|sopc:u0|sopc_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603659115026 "|qsys_base|sopc:u0|sopc_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603659115026 "|qsys_base|sopc:u0|sopc_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1603659115027 "|qsys_base|sopc:u0|sopc_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_irq_mapper sopc:u0\|sopc_irq_mapper:irq_mapper " "Elaborating entity \"sopc_irq_mapper\" for hierarchy \"sopc:u0\|sopc_irq_mapper:irq_mapper\"" {  } { { "qsys/sopc/synthesis/sopc.vhd" "irq_mapper" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc.vhd" 4211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603659115031 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115801 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115801 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115801 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115801 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115802 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115802 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115829 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115829 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115829 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115829 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115830 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115830 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/sopc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603659115855 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1603659119069 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3167 -1 0 } } { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 4133 -1 0 } } { "qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "qsys/sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 348 -1 0 } } { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3740 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 599 -1 0 } } { "qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1603659119232 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1603659119232 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1603659121458 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1603659121551 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1603659121551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603659121633 "|qsys_base|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603659121633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DE2/qsys_base/output_files/qsys_base.map.smsg " "Generated suppressed messages file D:/DE2/qsys_base/output_files/qsys_base.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1603659122117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603659122820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659122820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/qsys_base.vhd" "" { Text "D:/DE2/qsys_base/src/qsys_base.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659123145 "|qsys_base|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/qsys_base.vhd" "" { Text "D:/DE2/qsys_base/src/qsys_base.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603659123145 "|qsys_base|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1603659123145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2180 " "Implemented 2180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603659123145 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603659123145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1603659123145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1978 " "Implemented 1978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603659123145 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1603659123145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603659123145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603659123247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 23:52:03 2020 " "Processing ended: Sun Oct 25 23:52:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603659123247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603659123247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603659123247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603659123247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603659126578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603659126578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 23:52:04 2020 " "Processing started: Sun Oct 25 23:52:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603659126578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603659126578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off qsys_base -c qsys_base " "Command: quartus_fit --read_settings_files=off --write_settings_files=off qsys_base -c qsys_base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603659126578 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603659126701 ""}
{ "Info" "0" "" "Project  = qsys_base" {  } {  } 0 0 "Project  = qsys_base" 0 0 "Fitter" 0 0 1603659126701 ""}
{ "Info" "0" "" "Revision = qsys_base" {  } {  } 0 0 "Revision = qsys_base" 0 0 "Fitter" 0 0 1603659126701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1603659128443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "qsys_base EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"qsys_base\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603659128476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603659128505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603659128505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603659128695 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603659128707 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1603659129324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1603659129324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603659129324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6846 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1603659129330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6847 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1603659129330 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603659129330 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603659129341 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1603659129787 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1603659129787 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/sopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/sopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603659129833 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/sopc/synthesis/submodules/sopc_cpu.sdc " "Reading SDC File: 'qsys/sopc/synthesis/submodules/sopc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603659130067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603659130303 "|qsys_base|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603659130345 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1603659130345 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1603659130345 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1603659130345 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603659130345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603659130532 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/qsys_base.vhd" "" { Text "D:/DE2/qsys_base/src/qsys_base.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603659130532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603659130532 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 2948 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603659130532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sopc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603659130532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc:u0\|sopc_cpu:cpu\|W_rf_wren " "Destination node sopc:u0\|sopc_cpu:cpu\|W_rf_wren" {  } { { "qsys/sopc/synthesis/submodules/sopc_cpu.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/sopc_cpu.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sopc:u0|sopc_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 2643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1603659130532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node sopc:u0\|sopc_cpu:cpu\|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci\|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sopc:u0|sopc_cpu:cpu|sopc_cpu_nios2_oci:the_sopc_cpu_nios2_oci|sopc_cpu_nios2_oci_debug:the_sopc_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 4626 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1603659130532 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1603659130532 ""}  } { { "qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603659130532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603659130534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6838 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1603659130534 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1603659130534 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6581 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603659130534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603659130535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6715 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1603659130535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6716 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1603659130535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6839 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1603659130535 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1603659130535 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 6474 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603659130535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node sopc:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1603659130535 ""}  } { { "qsys/sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/DE2/qsys_base/qsys/sopc/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sopc:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2/qsys_base/" { { 0 { 0 ""} 0 3474 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603659130535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603659131284 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603659131289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603659131290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603659131295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603659131302 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603659131306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603659131307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603659131311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603659131356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1603659131361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603659131361 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603659131457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603659134380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603659135936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603659135963 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603659136669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603659136669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603659137548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/DE2/qsys_base/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1603659139205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603659139205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603659139793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1603659139796 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1603659139796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603659139796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1603659139888 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603659139896 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1603659139948 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1603659139948 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603659140526 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603659141153 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603659141792 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603659142198 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603659142236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DE2/qsys_base/output_files/qsys_base.fit.smsg " "Generated suppressed messages file D:/DE2/qsys_base/output_files/qsys_base.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603659143421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603659148610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 23:52:28 2020 " "Processing ended: Sun Oct 25 23:52:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603659148610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603659148610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603659148610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603659148610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603659154200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603659154200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 23:52:31 2020 " "Processing started: Sun Oct 25 23:52:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603659154200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603659154200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off qsys_base -c qsys_base " "Command: quartus_asm --read_settings_files=off --write_settings_files=off qsys_base -c qsys_base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603659154200 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603659157370 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603659158921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603659162652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 23:52:42 2020 " "Processing ended: Sun Oct 25 23:52:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603659162652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603659162652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603659162652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603659162652 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603659163292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603659166905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603659166906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 23:52:44 2020 " "Processing started: Sun Oct 25 23:52:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603659166906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603659166906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta qsys_base -c qsys_base " "Command: quartus_sta qsys_base -c qsys_base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603659166906 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1603659167039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603659168155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1603659168194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1603659168194 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1603659169174 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1603659169174 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/sopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/sopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1603659169200 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/sopc/synthesis/submodules/sopc_cpu.sdc " "Reading SDC File: 'qsys/sopc/synthesis/submodules/sopc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1603659169835 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1603659170083 "|qsys_base|CLOCK_50"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1603659170107 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1603659172809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659172811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659173713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659174393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659174623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659175303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1603659175534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1603659175534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1603659175534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1603659175534 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1603659176447 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1603659176449 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1603659176521 "|qsys_base|CLOCK_50"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659177130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659177360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659178040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1603659178268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1603659178496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1603659178496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1603659178496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1603659178496 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1603659178952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1603659179643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1603659179644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603659182890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 23:53:02 2020 " "Processing ended: Sun Oct 25 23:53:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603659182890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603659182890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603659182890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603659182890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus II Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603659185498 ""}
