# SPI-Communication

Designed SPI Masterâ€‘Slave communication in Verilog on Boolean FPGA board, enabling fullâ€‘duplex data exchange via 8â€‘bit shift registers and SPI clock. Used pushâ€‘buttons for reset/start and LEDs for transmission check. Achieved biâ€‘directional communication with edgeâ€‘triggered sampling.

---

## ğŸ”— SPI Demo Video

ğŸ¥ [Watch the SPI demo video](https://drive.google.com/file/d/1yjIir6gsTuhqtL_1SDm9XiHnAzJr-hor/view?usp=sharing)

---

## ğŸ–¼ï¸ SPI Connection Image

![SPI Connection](https://drive.google.com/uc?export=view&id=1cGYmu_vXMZvDYsQC5_s-jvg4YXZChHHf)

