<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 3.21 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.39 seconds; current allocated memory: 339.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../disassemble.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../emulate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../execute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../fetch.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../immediate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../print.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../rv32i_npp_ip.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../type.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 17.93 seconds. CPU system time: 4.65 seconds. Elapsed time: 22.59 seconds; current allocated memory: 342.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 8,345 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 524 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 415 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 407 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 407 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 634 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 596 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 596 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 596 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 504 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 504 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 503 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 503 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 503 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 529 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 520 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-415]" key="HLS 214-415" tag="" content="Performing recursive inline in function &apos;rv32i_npp_ip&apos; (../../rv32i_npp_ip.cpp:34:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_11(ap_uint&lt;3&gt;) (.144)&apos; into &apos;type(ap_uint&lt;5&gt;) (.140)&apos; (../../type.cpp:62:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_10(ap_uint&lt;3&gt;) (.145)&apos; into &apos;type(ap_uint&lt;5&gt;) (.140)&apos; (../../type.cpp:61:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_01(ap_uint&lt;3&gt;) (.146)&apos; into &apos;type(ap_uint&lt;5&gt;) (.140)&apos; (../../type.cpp:60:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_00(ap_uint&lt;3&gt;) (.147)&apos; into &apos;type(ap_uint&lt;5&gt;) (.140)&apos; (../../type.cpp:59:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type(ap_uint&lt;5&gt;) (.140)&apos; into &apos;decode_instruction(unsigned int, decoded_instruction_s*) (.137)&apos; (../../decode.cpp:20:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;j_immediate(decoded_immediate_s) (.98)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.96)&apos; (../../decode.cpp:41:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;u_immediate(decoded_immediate_s) (.109)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.96)&apos; (../../decode.cpp:40:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;b_immediate(decoded_immediate_s) (.112)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.96)&apos; (../../decode.cpp:39:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;s_immediate(decoded_immediate_s) (.124)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.96)&apos; (../../decode.cpp:38:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;i_immediate(decoded_immediate_s) (.125)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.96)&apos; (../../decode.cpp:37:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_instruction(unsigned int, decoded_instruction_s*) (.137)&apos; into &apos;decode(unsigned int, decoded_instruction_s*) (.95)&apos; (../../decode.cpp:48:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.96)&apos; into &apos;decode(unsigned int, decoded_instruction_s*) (.95)&apos; (../../decode.cpp:49:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_branch_result(int, int, ap_uint&lt;3&gt;) (.80)&apos; into &apos;compute_result(int, int, decoded_instruction_s, ap_uint&lt;15&gt;) (.78)&apos; (../../execute.cpp:108:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_op_result(int, int, decoded_instruction_s) (.81)&apos; into &apos;compute_result(int, int, decoded_instruction_s, ap_uint&lt;15&gt;) (.78)&apos; (../../execute.cpp:99:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_op_result(int, int, decoded_instruction_s) (.81)&apos; into &apos;compute_result(int, int, decoded_instruction_s, ap_uint&lt;15&gt;) (.78)&apos; (../../execute.cpp:91:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;read_reg(int*, ap_uint&lt;5&gt;, ap_uint&lt;5&gt;, int*, int*) (.94)&apos; into &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; (../../execute.cpp:253:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_next_pc(ap_uint&lt;15&gt;, int, decoded_instruction_s, ap_uint&lt;1&gt;) (.12)&apos; into &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; (../../execute.cpp:261:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;write_reg(int*, decoded_instruction_s, int) (.41)&apos; into &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; (../../execute.cpp:260:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_load(int*, ap_uint&lt;17&gt;, ap_uint&lt;3&gt;) (.46)&apos; into &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; (../../execute.cpp:259:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_store(int*, ap_uint&lt;17&gt;, int, ap_uint&lt;2&gt;) (.68)&apos; into &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; (../../execute.cpp:257:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_result(int, int, decoded_instruction_s, ap_uint&lt;15&gt;) (.78)&apos; into &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; (../../execute.cpp:254:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;running_cond_update(unsigned int, ap_uint&lt;15&gt;, ap_uint&lt;1&gt;*) (.2)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../rv32i_npp_ip.cpp:56:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;statistic_update(unsigned int*) (.10)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../rv32i_npp_ip.cpp:55:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;execute(ap_uint&lt;15&gt;, int*, int*, decoded_instruction_s, ap_uint&lt;15&gt;*) (.11)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../rv32i_npp_ip.cpp:54:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode(unsigned int, decoded_instruction_s*) (.95)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../rv32i_npp_ip.cpp:48:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;fetch(ap_uint&lt;15&gt;, unsigned int*, unsigned int*) (.162)&apos; into &apos;rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../rv32i_npp_ip.cpp:47:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;reg_file&apos;: Complete partitioning on dimension 1. (../../rv32i_npp_ip.cpp:36:7)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:15:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:16:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:25:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_42_1&gt; at ../../rv32i_npp_ip.cpp:42:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.41 seconds; current allocated memory: 343.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.480 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../rv32i_npp_ip.cpp:42:29) to (../../rv32i_npp_ip.cpp:42:20) in function &apos;rv32i_npp_ip&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../execute.cpp:164:11) to (../../execute.cpp:201:3) in function &apos;rv32i_npp_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../execute.cpp:145:17) to (../../execute.cpp:148:7) in function &apos;rv32i_npp_ip&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../execute.cpp:30:11) to (../../execute.cpp:109:7) in function &apos;rv32i_npp_ip&apos;... converting 9 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 373.730 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 373.730 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;rv32i_npp_ip&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rv32i_npp_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop &apos;VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.688 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;rv32i_npp_ip&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;instruction&apos;, ../../fetch.cpp:12-&gt;../../rv32i_npp_ip.cpp:47) on array &apos;code_ram&apos; [127]  (3.254 ns)
	multiplexor before &apos;phi&apos; operation 3 bit (&apos;d_i.type&apos;) [168]  (2.184 ns)
	multiplexor before &apos;phi&apos; operation 3 bit (&apos;d_i.type&apos;) [168]  (2.184 ns)
	&apos;phi&apos; operation 3 bit (&apos;d_i.type&apos;) [168]  (0.000 ns)
	multiplexor before &apos;phi&apos; operation 20 bit (&apos;d_i.imm&apos;) with incoming values : (&apos;sext_ln39&apos;, ../../decode.cpp:39-&gt;../../decode.cpp:49-&gt;../../rv32i_npp_ip.cpp:48) (&apos;sext_ln38&apos;, ../../decode.cpp:38-&gt;../../decode.cpp:49-&gt;../../rv32i_npp_ip.cpp:48) (&apos;sext_ln37&apos;, ../../decode.cpp:37-&gt;../../decode.cpp:49-&gt;../../rv32i_npp_ip.cpp:48) (&apos;d_i.imm&apos;, ../../immediate.cpp:24-&gt;../../decode.cpp:40-&gt;../../decode.cpp:49-&gt;../../rv32i_npp_ip.cpp:48) (&apos;d_i.imm&apos;, ../../immediate.cpp:31-&gt;../../decode.cpp:41-&gt;../../decode.cpp:49-&gt;../../rv32i_npp_ip.cpp:48) [197]  (2.065 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 376.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 376.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rv32i_npp_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/start_pc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/code_ram&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/data_ram&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rv32i_npp_ip/nb_instruction&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;rv32i_npp_ip&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;start_pc&apos;, &apos;nb_instruction&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rv32i_npp_ip/code_ram_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rv32i_npp_ip/code_ram_Din_A&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_15_6_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_5_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rv32i_npp_ip&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 376.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 379.660 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 385.133 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for rv32i_npp_ip." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for rv32i_npp_ip." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 103.22 MHz" resolution=""/>
</Messages>
