// Seed: 3992210090
module module_0 (
    output uwire id_0
    , id_3,
    input  uwire id_1
);
  assign id_3[1 : 1'b0] = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input wire id_5,
    output uwire id_6,
    input wor id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    input tri id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply1 id_14,
    output wire id_15,
    input wire id_16,
    output wire id_17,
    output tri id_18,
    input uwire id_19,
    input wor id_20,
    input supply0 id_21,
    input logic id_22,
    output tri0 id_23,
    output logic id_24,
    input supply0 id_25,
    input wor id_26,
    output tri1 id_27,
    input supply0 id_28,
    input tri1 id_29,
    input tri1 id_30,
    input wor id_31
);
  always_latch id_24 <= id_22;
  module_0 modCall_1 (
      id_4,
      id_31
  );
  assign modCall_1.type_0 = 0;
endmodule
