// Seed: 1450038047
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input tri0 id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  defparam id_5.id_6 = 1;
  logic id_7 = 1;
  logic id_8, id_9;
  assign id_7 = 1'h0;
  always @(posedge 1'b0) begin
    repeat (id_6) @(negedge {id_8{1}}) id_6 = 1;
  end
  logic id_10;
  type_15(
      id_1[1], 1
  );
endmodule
