Partition Merge report for HW_C5G
Thu Mar 23 18:29:36 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Thu Mar 23 18:29:35 2017           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; HW_C5G                                      ;
; Top-level Entity Name           ; HW_C5G                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 44181                                           ;
; Total pins                      ; 203                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 939,928                                         ;
; Total DSP Blocks                ; 21                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                        ; Details                                                                                                                                                        ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU_RESET_n                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU_RESET_n                                                                                                                                                                                              ; N/A                                                                                                                                                            ;
; CPU_RESET_n                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU_RESET_n                                                                                                                                                                                              ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|clk                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|clk                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_data[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_ready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|full_dff~_wirecell                      ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_ready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|full_dff~_wirecell                      ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_valid                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|DST_VALID_SIG                                                                                                                                           ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|dst_valid                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|DST_VALID_SIG                                                                                                                                           ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|clk          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|clk          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i0_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i1_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i2_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i3_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i4_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i5_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i6_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|i7_r[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o0[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o1[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o2[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o3[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o4[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o5[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o6[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[10]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[11]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[12]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[13]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[14]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[15]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[8]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|o7[9]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out0_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out1_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out2_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out3_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out4_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out5_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out6_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|out7_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|pass         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|pass         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z04_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|z40_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm1_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m2_r[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm26m6_r[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm3_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm51m_r[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm53_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm5_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[13]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[14]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[15]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[16]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[17]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[18]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[19]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[20]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[21]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[22]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[23]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[24]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[25]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[26]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[27]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[28]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[29]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[30]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[31]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm71_r[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm73m_r[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[16]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[17]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[18]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[19]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[20]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[21]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[22]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[23]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[24]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[25]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[26]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[27]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[28]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[29]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[30]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[31]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|idct_1D:oned|zm7_r[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|reset                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_qsys_reset_controller_0:rst_controller_004|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|reset                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_qsys_reset_controller_0:rst_controller_004|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_data[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_ready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|SRC_READY~_wirecell                                                                                                                                     ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_ready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|SRC_READY~_wirecell                                                                                                                                     ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_valid                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|empty_dff                                   ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_valid                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|empty_dff                                   ; N/A                                                                                                                                                            ;
; HW_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0|src_valid                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HW_QSYS:u0|HW_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|empty_dff                                   ; N/A                                                                                                                                                            ;
; CLOCK_125_p~inputCLKENA0                                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_125_p                                                                                                                                                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 19556  ; 108              ; 5959                           ; 64                             ;
;                                             ;        ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 28008  ; 206              ; 2685                           ; 4                              ;
;     -- 7 input functions                    ; 785    ; 5                ; 8                              ; 0                              ;
;     -- 6 input functions                    ; 4120   ; 63               ; 1323                           ; 0                              ;
;     -- 5 input functions                    ; 3181   ; 19               ; 1153                           ; 2                              ;
;     -- 4 input functions                    ; 4319   ; 17               ; 50                             ; 1                              ;
;     -- <=3 input functions                  ; 15533  ; 102              ; 151                            ; 1                              ;
; Memory ALUT usage                           ; 70     ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0      ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 70     ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 30536  ; 128              ; 13211                          ; 146                            ;
;                                             ;        ;                  ;                                ;                                ;
;                                             ;        ;                  ;                                ;                                ;
; I/O pins                                    ; 138    ; 0                ; 0                              ; 65                             ;
; I/O registers                               ; 0      ; 0                ; 0                              ; 160                            ;
; Total block memory bits                     ; 779416 ; 0                ; 135936                         ; 24576                          ;
; Total block memory implementation bits      ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0      ; 0                ; 0                              ; 1                              ;
; DSP block                                   ; 21     ; 0                ; 0                              ; 0                              ;
; DLL                                         ; 0      ; 0                ; 0                              ; 1                              ;
; Impedance control block                     ; 0      ; 0                ; 0                              ; 1                              ;
; MLAB cell                                   ; 70     ; 0                ; 0                              ; 0                              ;
; Double data rate I/O input circuitry        ; 0      ; 0                ; 0                              ; 32                             ;
; Double data rate I/O output circuitry       ; 0      ; 0                ; 0                              ; 209                            ;
; Impedance logic block                       ; 0      ; 0                ; 0                              ; 1                              ;
; DQS pin delay chain                         ; 0      ; 0                ; 0                              ; 4                              ;
; DQS pin enable control                      ; 0      ; 0                ; 0                              ; 4                              ;
; Delay chain                                 ; 0      ; 0                ; 0                              ; 120                            ;
; Pin configuration                           ; 0      ; 0                ; 0                              ; 40                             ;
; DQS pin configuration                       ; 0      ; 0                ; 0                              ; 4                              ;
; Signal Splitter                             ; 0      ; 0                ; 0                              ; 5                              ;
; Leveling delay chain                        ; 0      ; 0                ; 0                              ; 27                             ;
; Clock Phase Select                          ; 0      ; 0                ; 0                              ; 33                             ;
; PHY Clock Buffer                            ; 0      ; 0                ; 0                              ; 18                             ;
; Read FIFO Read Clock Select Block           ; 0      ; 0                ; 0                              ; 32                             ;
; LFIFO                                       ; 0      ; 0                ; 0                              ; 4                              ;
; Hard Memory Controller                      ; 0      ; 0                ; 0                              ; 1                              ;
; IR FIFO USERDES Block                       ; 0      ; 0                ; 0                              ; 32                             ;
; Hard Memory PHY                             ; 0      ; 0                ; 0                              ; 1                              ;
; VFIFO                                       ; 0      ; 0                ; 0                              ; 4                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 32480  ; 232              ; 18782                          ; 1389                           ;
;     -- Registered Input Connections         ; 30331  ; 138              ; 15385                          ; 326                            ;
;     -- Output Connections                   ; 3549   ; 1836             ; 34                             ; 47464                          ;
;     -- Registered Output Connections        ; 785    ; 1835             ; 0                              ; 382                            ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 248279 ; 3108             ; 69897                          ; 53398                          ;
;     -- Registered Connections               ; 156402 ; 2681             ; 55775                          ; 829                            ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 44     ; 587              ; 2155                           ; 33243                          ;
;     -- sld_hub:auto_hub                     ; 587    ; 36               ; 1256                           ; 189                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 2155   ; 1256             ; 64                             ; 15341                          ;
;     -- hard_block:auto_generated_inst       ; 33243  ; 189              ; 15341                          ; 80                             ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 169    ; 242              ; 3315                           ; 1396                           ;
;     -- Output Ports                         ; 143    ; 260              ; 2169                           ; 189                            ;
;     -- Bidir Ports                          ; 62     ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 3                ; 2160                           ; 25                             ;
;     -- Registered Output Ports              ; 0      ; 145              ; 2155                           ; 97                             ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 6                ; 2152                           ; 32                             ;
;     -- Output Ports driven by GND           ; 0      ; 79               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 22                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 201              ; 1095                           ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 206              ; 1109                           ; 1019                           ;
;     -- Output Ports with no Fanout          ; 0      ; 170              ; 2157                           ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Partition ; Type          ; Location ; Status                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; CLOCK_125_p                                                                                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_125_p                                                                                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_125_p~input                                                                                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50_B5B                                                                                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50_B5B~input                                                                                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50_B6A                                                                                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50_B6A~input                                                                                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; CLOCK_50_B7A                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50_B7A                                                                                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50_B7A~input                                                                                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; CLOCK_50_B8A                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50_B8A                                                                                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50_B8A~input                                                                                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CPU_RESET_n                                                                                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CPU_RESET_n~input                                                                                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[0]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[0]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[0]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[1]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[1]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[1]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[2]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[2]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[2]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[3]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[3]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[3]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[4]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[4]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[4]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[5]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[5]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[5]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[6]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[6]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[6]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[7]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[7]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[7]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[8]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[8]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[8]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CA[9]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CA[9]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CA[9]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CKE[0]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CKE[0]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CKE[0]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CKE[1]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CKE[1]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CKE[1]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CK_n                                                                                                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CK_n                                                                                                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|HW_QSYS_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CK_p                                                                                                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CK_p                                                                                                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|HW_QSYS_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CS_n[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CS_n[0]                                                                                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CS_n[0]~output                                                                                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_CS_n[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_CS_n[1]                                                                                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_CS_n[1]~output                                                                                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DM[0]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_DM[0]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DM[1]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_DM[1]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DM[2]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_DM[2]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DM[3]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DDR2LP_DM[3]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_n[0]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_n[0]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_bar_0                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_n[1]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_n[1]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_bar_0                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_n[2]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_n[2]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_bar_0                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_n[3]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_n[3]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_bar_0                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_p[0]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_p[0]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_0                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_p[1]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_p[1]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_0                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_p[2]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_p[2]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_0                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQS_p[3]                                                                                                                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQS_p[3]                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|obuf_os_0                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[0]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[0]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[10]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[10]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[11]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[11]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[12]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[12]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[13]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[13]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[14]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[14]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[15]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[15]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[16]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[16]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[17]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[17]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[18]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[18]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[19]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[19]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[1]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[1]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[20]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[20]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[21]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[21]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[22]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[22]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[23]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[23]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[24]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[24]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[25]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[25]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[26]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[26]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[27]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[27]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[28]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[28]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[29]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[29]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[2]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[2]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[30]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[30]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[31]                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[31]                                                                                                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[3]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[3]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[4]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[4]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[5]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[5]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[6]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[6]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[7]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[7]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[8]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[8]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_DQ[9]                                                                                                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DDR2LP_DQ[9]                                                                                                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_p0:p0|HW_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|HW_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|HW_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].data_out            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; DDR2LP_OCT_RZQ                                                                                                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- DDR2LP_OCT_RZQ                                                                                                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- DDR2LP_OCT_RZQ~input                                                                                                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_CLK                                                                                                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_CLK                                                                                                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_CLK~output                                                                                                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_DE                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_DE                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_DE~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[0]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[0]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[0]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[10]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[10]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[10]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[11]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[11]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[11]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[12]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[12]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[12]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[13]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[13]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[13]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[14]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[14]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[14]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[15]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[15]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[15]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[16]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[16]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[16]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[17]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[17]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[17]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[18]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[18]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[18]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[19]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[19]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[19]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[1]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[1]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[1]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[20]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[20]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[20]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[21]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[21]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[21]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[22]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[22]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[22]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[23]                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[23]                                                                                                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[23]~output                                                                                                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[2]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[2]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[2]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[3]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[3]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[3]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[4]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[4]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[4]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[5]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[5]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[5]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[6]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[6]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[6]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[7]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[7]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[7]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[8]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[8]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[8]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_D[9]                                                                                                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[9]                                                                                                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[9]~output                                                                                                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_HS                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_HS                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_HS~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- HDMI_TX_INT                                                                                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_INT~input                                                                                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HDMI_TX_VS                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_VS                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_VS~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; I2C_SCL                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- I2C_SCL                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- I2C_SCL~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; I2C_SDA                                                                                                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- I2C_SDA                                                                                                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- I2C_SDA~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[0]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[0]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[1]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[2]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[2]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[3]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[3]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[4]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[4]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[5]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[5]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[6]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[6]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[7]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[7]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SD_CLK                                                                                                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SD_CLK                                                                                                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SD_CLK~output                                                                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SD_CMD                                                                                                                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SD_CMD                                                                                                                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SD_CMD~output                                                                                                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SD_DAT[0]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SD_DAT[0]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SD_DAT[0]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SD_DAT[1]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SD_DAT[1]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SD_DAT[1]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SD_DAT[2]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SD_DAT[2]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SD_DAT[2]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SD_DAT[3]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SD_DAT[3]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SD_DAT[3]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[0]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[0]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[0]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[10]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[10]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[10]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[11]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[11]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[11]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[12]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[12]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[12]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[13]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[13]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[13]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[14]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[14]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[14]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[15]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[15]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[15]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[16]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[16]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[16]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[17]                                                                                                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[17]                                                                                                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[17]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[1]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[1]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[1]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[2]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[2]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[2]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[3]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[3]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[3]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[4]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[4]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[4]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[5]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[5]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[5]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[6]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[6]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[6]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[7]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[7]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[7]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[8]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[8]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[8]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_A[9]                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_A[9]                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_A[9]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_CE_n                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_CE_n                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_CE_n~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[0]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[0]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[0]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[10]                                                                                                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[10]                                                                                                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[10]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[11]                                                                                                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[11]                                                                                                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[11]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[12]                                                                                                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[12]                                                                                                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[12]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[13]                                                                                                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[13]                                                                                                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[13]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[14]                                                                                                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[14]                                                                                                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[14]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[15]                                                                                                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[15]                                                                                                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[15]~output                                                                                                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[1]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[1]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[1]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[2]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[2]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[2]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[3]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[3]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[3]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[4]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[4]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[4]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[5]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[5]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[5]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[6]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[6]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[6]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[7]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[7]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[7]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[8]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[8]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[8]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_D[9]                                                                                                                                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_D[9]                                                                                                                                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_D[9]~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_LB_n                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_LB_n                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_LB_n~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_OE_n                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_OE_n                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_OE_n~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_UB_n                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_UB_n                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_UB_n~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SRAM_WE_n                                                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_WE_n                                                                                                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_WE_n~output                                                                                                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_0_cpu_the_HW_QSYS_cpu_0_cpu_nios2_oci_the_HW_QSYS_cpu_0_cpu_debug_slave_wrapper_HW_QSYS_cpu_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_1_cpu_the_HW_QSYS_cpu_1_cpu_nios2_oci_the_HW_QSYS_cpu_1_cpu_debug_slave_wrapper_HW_QSYS_cpu_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_cpu_2_cpu_the_HW_QSYS_cpu_2_cpu_nios2_oci_the_HW_QSYS_cpu_2_cpu_debug_slave_wrapper_HW_QSYS_cpu_2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_1_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_2_HW_QSYS_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_twod_idct_st_hw_0_DST_READY                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_twod_idct_st_hw_0_DST_VALID                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_twod_idct_st_hw_0_RESET                                                                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_twod_idct_st_hw_0_SRC_READY                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; pre_syn.bp.u0_twod_idct_st_hw_0_SRC_VALID                                                                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+-----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                          ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 25997             ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 30833             ;
;     -- 7 input functions                    ; 798               ;
;     -- 6 input functions                    ; 5506              ;
;     -- 5 input functions                    ; 4355              ;
;     -- 4 input functions                    ; 4387              ;
;     -- <=3 input functions                  ; 15787             ;
; Memory ALUT usage                           ; 70                ;
;     -- 64-address deep                      ; 0                 ;
;     -- 32-address deep                      ; 70                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 44021             ;
;                                             ;                   ;
; I/O pins                                    ; 203               ;
; I/O registers                               ; 160               ;
; Total MLAB memory bits                      ; 1728              ;
; Total block memory bits                     ; 939928            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 21                ;
;                                             ;                   ;
; Total PLLs                                  ; 7                 ;
;     -- PLLs                                 ; 7                 ;
;                                             ;                   ;
; Total DLLs                                  ; 1                 ;
; Maximum fan-out node                        ; CLOCK_125_p~input ;
; Maximum fan-out                             ; 37126             ;
; Total fan-out                               ; 316523            ;
; Average fan-out                             ; 4.04              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; HW_QSYS:u0|HW_QSYS_avalon_st_adapter:avalon_st_adapter|HW_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0|HW_QSYS_avalon_st_adapter_timing_adapter_0_fifo:HW_QSYS_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 8            ; 25           ; 8            ; 25           ; 200    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_bht_module:HW_QSYS_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_dc_data_module:HW_QSYS_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_eql1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_dc_tag_module:HW_QSYS_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_dc_victim_module:HW_QSYS_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_ic_data_module:HW_QSYS_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_ic_tag_module:HW_QSYS_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_nios2_oci:the_HW_QSYS_cpu_0_cpu_nios2_oci|HW_QSYS_cpu_0_cpu_nios2_ocimem:the_HW_QSYS_cpu_0_cpu_nios2_ocimem|HW_QSYS_cpu_0_cpu_ociram_sp_ram_module:HW_QSYS_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_register_bank_a_module:HW_QSYS_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_0:cpu_0|HW_QSYS_cpu_0_cpu:cpu|HW_QSYS_cpu_0_cpu_register_bank_b_module:HW_QSYS_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_bht_module:HW_QSYS_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_dc_data_module:HW_QSYS_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_eql1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_dc_tag_module:HW_QSYS_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_dc_victim_module:HW_QSYS_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_ic_data_module:HW_QSYS_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_ic_tag_module:HW_QSYS_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_nios2_oci:the_HW_QSYS_cpu_1_cpu_nios2_oci|HW_QSYS_cpu_1_cpu_nios2_ocimem:the_HW_QSYS_cpu_1_cpu_nios2_ocimem|HW_QSYS_cpu_1_cpu_ociram_sp_ram_module:HW_QSYS_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_register_bank_a_module:HW_QSYS_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_1:cpu_1|HW_QSYS_cpu_1_cpu:cpu|HW_QSYS_cpu_1_cpu_register_bank_b_module:HW_QSYS_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_bht_module:HW_QSYS_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_dc_data_module:HW_QSYS_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_eql1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_dc_tag_module:HW_QSYS_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_dc_victim_module:HW_QSYS_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_ic_data_module:HW_QSYS_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_ic_tag_module:HW_QSYS_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_nios2_oci:the_HW_QSYS_cpu_2_cpu_nios2_oci|HW_QSYS_cpu_2_cpu_nios2_ocimem:the_HW_QSYS_cpu_2_cpu_nios2_ocimem|HW_QSYS_cpu_2_cpu_ociram_sp_ram_module:HW_QSYS_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_register_bank_a_module:HW_QSYS_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_cpu_2:cpu_2|HW_QSYS_cpu_2_cpu:cpu|HW_QSYS_cpu_2_cpu_register_bank_b_module:HW_QSYS_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_jtag_uart_0:jtag_uart_0|HW_QSYS_jtag_uart_0_scfifo_r:the_HW_QSYS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_jtag_uart_0:jtag_uart_0|HW_QSYS_jtag_uart_0_scfifo_w:the_HW_QSYS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_jtag_uart_0:jtag_uart_1|HW_QSYS_jtag_uart_0_scfifo_r:the_HW_QSYS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_jtag_uart_0:jtag_uart_1|HW_QSYS_jtag_uart_0_scfifo_w:the_HW_QSYS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_jtag_uart_0:jtag_uart_2|HW_QSYS_jtag_uart_0_scfifo_r:the_HW_QSYS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_jtag_uart_0:jtag_uart_2|HW_QSYS_jtag_uart_0_scfifo_w:the_HW_QSYS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_p8k1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 3584         ; 32           ; --           ; --           ; 114688 ; HW_QSYS_lpddr2_s0_sequencer_mem.hex ;
; HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                     ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                    ;
; HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                             ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_c6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                    ;
; HW_QSYS:u0|HW_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 128          ; 16           ; 128          ; 2048   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 52           ; 1024         ; 52           ; 53248  ; None                                    ;
; HW_QSYS:u0|HW_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 52           ; 1024         ; 52           ; 53248  ; None                                    ;
; HW_QSYS:u0|HW_QSYS_video_fifo:video_fifo|HW_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|HW_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; 16           ; 128          ; 16           ; 128          ; 2048   ; None                                    ;
; HW_QSYS:u0|HW_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 44           ; 1024         ; 44           ; 45056  ; None                                    ;
; HW_QSYS:u0|sd_cont:sd_cont_0|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_k9j1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                    ;
; HW_QSYS:u0|sd_cont:sd_cont_0|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 4            ; 32           ; 4            ; 32           ; 128    ; None                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b84:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 1062         ; 128          ; 1062         ; 135936 ; None                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+---------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                 ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Independent 18x18                         ; 19          ;
; Independent 18x18 plus 36                 ; 2           ;
; Total number of DSP blocks                ; 21          ;
;                                           ;             ;
; Fixed Point Signed Multiplier             ; 5           ;
; Fixed Point Unsigned Multiplier           ; 9           ;
; Fixed Point Mixed Sign Multiplier         ; 7           ;
; Fixed Point Dedicated Pre-Adder           ; 6           ;
; Fixed Point Dedicated Coefficient Storage ; 6           ;
+-------------------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Mar 23 18:28:54 2017
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off HW_C5G -c HW_C5G --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 46 of its 2188 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2142 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 945 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL
Warning: RST port on the PLL is not properly connected on instance HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_pll0:pll0|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_pll0.sv Line: 178
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_pll0:pll0|pll6. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_pll0.sv Line: 362
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_pll0:pll0|pll7. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_pll0.sv Line: 404
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_pll0:pll0|pll2_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_pll0.sv Line: 265
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_pll0:pll0|pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_pll0.sv Line: 297
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HW_QSYS:u0|HW_QSYS_lpddr2:lpddr2|HW_QSYS_lpddr2_pll0:pll0|pll6_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_pll0.sv Line: 383
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 13
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 24
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_C5G.v Line: 37
Info (21057): Implemented 62080 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 62 bidirectional pins
    Info (21061): Implemented 58872 logic cells
    Info (21064): Implemented 2399 RAM segments
    Info (21065): Implemented 7 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 21 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 1184 megabytes
    Info: Processing ended: Thu Mar 23 18:29:41 2017
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:47


