--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FPGA_top.twx FPGA_top.ncd -o FPGA_top.twr FPGA_top.pcf
-ucf FPGA_top.ucf

Design file:              FPGA_top.ncd
Physical constraint file: FPGA_top.pcf
Device,package,speed:     xa6slx75,fgg484,I,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 
12 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 401 paths analyzed, 135 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.089ns.
--------------------------------------------------------------------------------

Paths for end point I_UART_top/I_BAUDGEN/baudRateReg_3 (SLICE_X31Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     245.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/RstUART (FF)
  Destination:          I_UART_top/I_BAUDGEN/baudRateReg_3 (FF)
  Requirement:          250.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.201ns (0.960 - 0.759)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/RstUART to I_UART_top/I_BAUDGEN/baudRateReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y149.AMUX   Tshcko                0.455   N3
                                                       I_FSM/RstUART
    SLICE_X29Y125.A3     net (fanout=7)        2.369   I_FSM/RstUART
    SLICE_X29Y125.A      Tilo                  0.259   I_UART_top/I_RX/Rst_n_inv
                                                       RstUART_inv1_INV_0
    SLICE_X31Y120.SR     net (fanout=4)        0.709   I_UART_top/I_RX/Rst_n_inv
    SLICE_X31Y120.CLK    Trck                  0.313   I_UART_top/I_BAUDGEN/baudRateReg<3>
                                                       I_UART_top/I_BAUDGEN/baudRateReg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.027ns logic, 3.078ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point I_UART_top/I_BAUDGEN/baudRateReg_0 (SLICE_X31Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     245.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/RstUART (FF)
  Destination:          I_UART_top/I_BAUDGEN/baudRateReg_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.201ns (0.960 - 0.759)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/RstUART to I_UART_top/I_BAUDGEN/baudRateReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y149.AMUX   Tshcko                0.455   N3
                                                       I_FSM/RstUART
    SLICE_X29Y125.A3     net (fanout=7)        2.369   I_FSM/RstUART
    SLICE_X29Y125.A      Tilo                  0.259   I_UART_top/I_RX/Rst_n_inv
                                                       RstUART_inv1_INV_0
    SLICE_X31Y120.SR     net (fanout=4)        0.709   I_UART_top/I_RX/Rst_n_inv
    SLICE_X31Y120.CLK    Trck                  0.302   I_UART_top/I_BAUDGEN/baudRateReg<3>
                                                       I_UART_top/I_BAUDGEN/baudRateReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.016ns logic, 3.078ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point I_UART_top/I_BAUDGEN/baudRateReg_2 (SLICE_X31Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     245.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/RstUART (FF)
  Destination:          I_UART_top/I_BAUDGEN/baudRateReg_2 (FF)
  Requirement:          250.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.201ns (0.960 - 0.759)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/RstUART to I_UART_top/I_BAUDGEN/baudRateReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y149.AMUX   Tshcko                0.455   N3
                                                       I_FSM/RstUART
    SLICE_X29Y125.A3     net (fanout=7)        2.369   I_FSM/RstUART
    SLICE_X29Y125.A      Tilo                  0.259   I_UART_top/I_RX/Rst_n_inv
                                                       RstUART_inv1_INV_0
    SLICE_X31Y120.SR     net (fanout=4)        0.709   I_UART_top/I_RX/Rst_n_inv
    SLICE_X31Y120.CLK    Trck                  0.289   I_UART_top/I_BAUDGEN/baudRateReg<3>
                                                       I_UART_top/I_BAUDGEN/baudRateReg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (1.003ns logic, 3.078ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 12 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_AND/counter_1 (SLICE_X14Y155.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_FSM/AndEnable (FF)
  Destination:          I_AND/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.042 - 0.033)
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_FSM/AndEnable to I_AND/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y152.CQ     Tcko                  0.198   I_FSM/AndEnable
                                                       I_FSM/AndEnable
    SLICE_X14Y155.CE     net (fanout=4)        0.249   I_FSM/AndEnable
    SLICE_X14Y155.CLK    Tckce       (-Th)     0.102   I_AND/counter<1>
                                                       I_AND/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.096ns logic, 0.249ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point I_AND/counter_0 (SLICE_X14Y155.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_FSM/AndEnable (FF)
  Destination:          I_AND/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.042 - 0.033)
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_FSM/AndEnable to I_AND/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y152.CQ     Tcko                  0.198   I_FSM/AndEnable
                                                       I_FSM/AndEnable
    SLICE_X14Y155.CE     net (fanout=4)        0.249   I_FSM/AndEnable
    SLICE_X14Y155.CLK    Tckce       (-Th)     0.092   I_AND/counter<1>
                                                       I_AND/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.106ns logic, 0.249ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/delay_0 (SLICE_X17Y152.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_FSM/delay_0 (FF)
  Destination:          I_FSM/delay_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_FSM/delay_0 to I_FSM/delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y152.AQ     Tcko                  0.198   I_FSM/delay<3>
                                                       I_FSM/delay_0
    SLICE_X17Y152.A6     net (fanout=3)        0.029   I_FSM/delay<0>
    SLICE_X17Y152.CLK    Tah         (-Th)    -0.215   I_FSM/delay<3>
                                                       I_FSM/Mcount_delay_xor<0>11_INV_0
                                                       I_FSM/delay_0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 12 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 248.270ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: newClk/clkout1_buf/I0
  Logical resource: newClk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: newClk/clkdv
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: I_FSM/cnt<3>/CLK
  Logical resource: I_FSM/cnt_0/CK
  Location pin: SLICE_X16Y150.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: I_FSM/cnt<3>/CLK
  Logical resource: I_FSM/cnt_1/CK
  Location pin: SLICE_X16Y150.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_OSC                     |     20.833ns|     16.000ns|      0.341ns|            0|            0|            0|          401|
| TS_newClk_clkdv               |    250.000ns|      4.089ns|          N/A|            0|            0|          401|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock M_CLK_OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLK_OSC      |    4.089|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 401 paths, 0 nets, and 157 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 10 23:48:40 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4635 MB



