/***********************************************************************************************************************
* Copyright (c) 2013 - 2025 Renesas Electronics Corporation and/or its affiliates
*
* SPDX-License-Identifier: BSD-3-Clause
***********************************************************************************************************************/
/***********************************************************************************************************************
* File Name    : r_rspi_rx.c
* Description  : Functions for using RSPI on RX devices.
************************************************************************************************************************
* History : DD.MM.YYYY Version Description           
*           25.10.2013 1.00     First Release
*           01.05.2014 1.20     Added support for RX62N. Minor bug fixes.
*           19.01.2014 1.30     Added support for RX113, RX64M, and RX71M
*                               Fixed bug in R_RSPI_Control(). Now allow ABORT command while locking is enabled.
*           30.09.2016 1.50     Added support for RX130, RX23T, RX24T and RX65N.
*                               Supported big endian.
*                               Added nop() to wait for the write completion.
*           31.03.2017 1.60     Added support for RX24U.
*           31.07.2017 1.70     Supported RX65N-2MB and RX130-512KB.
*                               Fixed to correspond to Renesas coding rule.
*           20.09.2018 1.80     Supported RX66T.
*           20.12.2018 2.00     Added double buffer and dmadtc transfer mode.
*                               Supported RX72T.
*           20.05.2019 2.01     Added support for GNUC and ICCRX.
*                               Fixed coding style. 
*           20.06.2019 2.02     Supported RX23W.
*           30.07.2019 2.03     Supported RX72M.
*           22.11.2019 2.04     Supported RX72N and RX66N.
*                               Modified comment of API function to Doxygen style.
*                               Added support for atomic control.
*           10.03.2020 2.05     Supported RX23E-A.
*           10.09.2020 3.00     Fixed bug, updated functions rspi_spriX_isr, rspi_sptiX_isr (X = 0, 1, 2) and added
*                               two functions R_RSPI_DisableSpti and R_RSPI_DisableRSPI.
*           30.06.2021 3.01     Supported RX671.
*                               Fixed bug. Set the RSPCK auto-stop function enable bit(SPCR2.SCKASE) and update
*                               functions rspi_sptiX_isr (X = 0, 1, 2) to ensure RSPI can communication normally when it
*                               is in high speed reception.
*                               Fixed two warning when the MCU is RX111 etc., the unused function(rspi_spei_grp_isr) 
*                               and variable(int_ctrl) will be valid.
*                               Added communication completion interrupt for rx671.
*           31.07.2021 3.02     Supported RX140.
*           31.10.2021 3.03     Added idle interrupt other than rx671.
*           31.12.2021 3.04     Supported RX660.
*           31.03.2023 3.10     Added support for RX26T.
*                               Fixed to comply with GSCE Coding Standards Rev.6.5.0.
*                               Added idle interrupt for RX671.
*           29.05.2023 3.20     Supported RX23E-B.
*                               Fixed to comply with GSCE Coding Standards Rev.6.5.0.
*           18.08.2023 3.30     Modified comments of the following API functions: R_RSPI_IntSptiIerClear, 
*                               R_RSPI_IntSpriIerClear, R_RSPI_DisableSpti, R_RSPI_DisableRSPI.
*           05.10.2023 3.40     Implemented code to clear the SPRF flag at the start of SPI communication.
*                               Modified the order of disabling the error interrupt and canceling the error 
*                               handler registration when disabling interrupts.
*                               Modified the order of disabling interrupts between SPTI and SPRI
*                               when disabling interrupts.
*         : 28.06.2024 3.50     Supported RX260, RX261.
*                               Fixed to comply with GSCE Coding Standards Rev.6.5.0.
*         : 15.03.2025 3.51     Updated disclaimer.
***********************************************************************************************************************/
/***********************************************************************************************************************
Includes   <System Includes> , "Project Includes"
***********************************************************************************************************************/
/* Defines for RSPI support */
#include "platform.h"
#include "r_rspi_rx_if.h"

#if RSPI_CFG_LONGQ_ENABLE == 1
/* Uses LONGQ driver header file. */
#include "r_longq_if.h"
#endif /* RSPI_CFG_LONGQ_ENABLE */

/***********************************************************************************************************************
Macro definitions
***********************************************************************************************************************/
#if RSPI_CFG_USE_CHAN2 == 1
    #define RSPI_NUM_CHANNELS (3)
#elif RSPI_CFG_USE_CHAN1 == 1
    #define RSPI_NUM_CHANNELS (2)
#elif RSPI_CFG_USE_CHAN0 == 1
    #define RSPI_NUM_CHANNELS (1)
#else
    #error "ERROR in r_rspi_rx configuration. Must enable at least 1 channel for use."
#endif

#define RSPI_POWER_ON  (0)
#define RSPI_POWER_OFF (1)

#define RSPI_DATA_ALIGN            (0x00000003u)

/***********************************************************************************************************************
Typedef definitions
***********************************************************************************************************************/
typedef enum
{
    /* Values will be used as bit flags.*/
    RSPI_DO_TX    = 0x1,
    RSPI_DO_RX    = 0x2,
    RSPI_DO_TX_RX = 0x3
} rspi_operation_t;

typedef struct rspi_tcb_s
{
    void              * psrc;
    void              * pdest;
    uint16_t            tx_count;
    uint16_t            rx_count;
    uint16_t            xfr_length;
    uint8_t             bytes_per_transfer;  // Source buffer bytes per transfer: 1, 2, or 4.
    bool                do_rx_now;           // State flag for valid read data available.
    bool                do_tx;               // State flag for transmit operation.
    rspi_operation_t    transfer_mode;       // Transmit only, receive only, or transmit-receive.
#if RSPI_CFG_MASK_UNUSED_BITS == (1)
    uint32_t            unused_bits_mask;    // For masking the unused upper bits of non power-of-2 data.
#endif
    rspi_str_tranmode_t data_tran_mode;      // Data transfer mode
} rspi_tcb_t;

/* Driver internal shadow copy of register settings. */
typedef struct rspi_ctrl_reg_values_s
{
    uint8_t spcr_val;   // RSPI Control Register (SPCR).
    uint8_t sslp_val;   // RSPI Slave Select Polarity Register (SSLP)
    uint8_t sppcr_val;  // RSPI Pin Control Register (SPPCR)
    uint8_t spscr_val;  // RSPI Sequence Control Register (SPSCR)
    uint8_t spbr_val;   // RSPI Bit Rate Register (SPBR).
    uint8_t spdcr_val;  // RSPI Data Control Register (SPDCR)
    uint8_t spckd_val;  // RSPI Clock Delay Register (SPCKD)
    uint8_t sslnd_val;  // RSPI Slave Select Negation Delay Register (SSLND)
    uint8_t spnd_val;   // RSPI Next-Access Delay Register (SPND)
    uint8_t spcr2_val;  // RSPI Control Register 2 (SPCR2)
    uint8_t spdcr2_val; // RSPI Data Control Register 2 (SPDCR2)
#if defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
    uint8_t spcr3_val;  // RSPI Control Register 3 (SPCR3)
#endif
} rspi_ctrl_reg_values_t;

/**********************************************************************************************************************
 Exported global variables
 *********************************************************************************************************************/
/* Used to prevent having duplicate code for each channel. This only works if the channels are identical (just at
   different locations in memory). This is easy to tell by looking in iodefine.h and seeing if the same structure
   was used for all channels. */
volatile struct st_rspi R_BSP_EVENACCESS_SFR * g_rspi_channels[RSPI_NUM_CHANNELS] =
{
/* Initialize the array for up to 3 channels. Add more as needed. */
#if   RSPI_NUM_CHANNELS == 1
    &RSPI0,
#elif RSPI_NUM_CHANNELS == 2
    &RSPI0, &RSPI1
#elif RSPI_NUM_CHANNELS == 3
    &RSPI0, &RSPI1, &RSPI2
#endif
};

/***********************************************************************************************************************
 Private (static) variables and functions
***********************************************************************************************************************/
#if  RSPI_CFG_LONGQ_ENABLE == 1
static longq_hdl_t       p_rspi_long_que;     // LONGQ handler
#endif  /* RSPI_CFG_LONGQ_ENABLE */

static void       r_rspi_get_buffregaddress (uint8_t channel, uint32_t * p_spdr_adr);
static rspi_err_t r_rspi_ch_check (uint8_t channel);

/* Array of channel handles. One for each physical RSPI channel on the device. */
static struct rspi_config_block_s g_rspi_handles[RSPI_NUM_CHANNELS];

/* Space for fast read of RSPI RX data register. */
static volatile uint32_t g_rxdata[RSPI_NUM_CHANNELS];

/* Allocate transfer control blocks for all channels. */
static struct rspi_tcb_s g_rspi_tcb[RSPI_NUM_CHANNELS] = {0};

/* Allocate transaction result code storage for all channels. */
static rspi_callback_data_t g_rspi_cb_data[RSPI_NUM_CHANNELS] = {0};

/* Allocate register settings structure for all channels and initialize to defaults. */
static rspi_ctrl_reg_values_t g_ctrl_reg_values[] =
{
    RSPI_SPCR_DEF,      // Control Register (SPCR)
    RSPI_SSLP_DEF,      // Slave Select Polarity Register (SSLP)
    RSPI_SPPCR_DEF,     // Pin Control Register (SPPCR)
    RSPI_SPSCR_DEF,     // Sequence Control Register (SPSCR)
    RSPI_SPBR_DEF,      // Bit Rate Register (SPBR)
    RSPI_SPDCR_DEF,     // Data Control Register (SPDCR)
    RSPI_SPCKD_DEF,     // Clock Delay Register (SPCKD)
    RSPI_SSLND_DEF,     // Slave Select Negation Delay Register (SSLND)
    RSPI_SPND_DEF,      // Next-Access Delay Register (SPND)
#if RSPI_CFG_HIGH_SPEED_READ == 1
    RSPI_SPCR2_HIGH_SPEED, // Control Register 2 (SPCR2) High-speed mode
#else
    RSPI_SPCR2_DEF,        // Control Register 2 (SPCR2) Default-speed mode
#endif
    RSPI_SPDCR2_DEF,       // Data Control Register 2 (SPDCR2)
#if defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
    RSPI_SPCR3_DEF,        // RSPI Control Register 3 (SPCR3)
#endif
#if  RSPI_NUM_CHANNELS > 1
    RSPI_SPCR_DEF,      // Control Register (SPCR)
    RSPI_SSLP_DEF,      // Slave Select Polarity Register (SSLP)
    RSPI_SPPCR_DEF,     // Pin Control Register (SPPCR)
    RSPI_SPSCR_DEF,     // Sequence Control Register (SPSCR)
    RSPI_SPBR_DEF,      // Bit Rate Register (SPBR)
    RSPI_SPDCR_DEF,     // Data Control Register (SPDCR)
    RSPI_SPCKD_DEF,     // Clock Delay Register (SPCKD)
    RSPI_SSLND_DEF,     // Slave Select Negation Delay Register (SSLND)
    RSPI_SPND_DEF,      // Next-Access Delay Register (SPND)
    #if RSPI_CFG_HIGH_SPEED_READ == 1
    RSPI_SPCR2_HIGH_SPEED, // Control Register 2 (SPCR2) High-speed mode
    #else
    RSPI_SPCR2_DEF,        // Control Register 2 (SPCR2) Default-speed mode
    #endif /* RSPI_CFG_HIGH_SPEED_READ == 1 */
    RSPI_SPDCR2_DEF,       // Data Control Register 2 (SPDCR2)
    #if defined(BSP_MCU_RX671)
    RSPI_SPCR3_DEF,        // RSPI Control Register 3 (SPCR3)
    #endif
#endif /* RSPI_NUM_CHANNELS > 1 */
#if   RSPI_NUM_CHANNELS >2
    RSPI_SPCR_DEF,      // Control Register (SPCR)
    RSPI_SSLP_DEF,      // Slave Select Polarity Register (SSLP)
    RSPI_SPPCR_DEF,     // Pin Control Register (SPPCR)
    RSPI_SPSCR_DEF,     // Sequence Control Register (SPSCR)
    RSPI_SPBR_DEF,      // Bit Rate Register (SPBR)
    RSPI_SPDCR_DEF,     // Data Control Register (SPDCR)
    RSPI_SPCKD_DEF,     // Clock Delay Register (SPCKD)
    RSPI_SSLND_DEF,     // Slave Select Negation Delay Register (SSLND)
    RSPI_SPND_DEF,      // Next-Access Delay Register (SPND)
    #if RSPI_CFG_HIGH_SPEED_READ == 1
    RSPI_SPCR2_HIGH_SPEED, // Control Register 2 (SPCR2) High-speed mode
    #else
    RSPI_SPCR2_DEF,     // Control Register 2 (SPCR2) Default-speed mode
    #endif /* RSPI_CFG_HIGH_SPEED_READ == 1 */
    RSPI_SPDCR2_DEF,    // Data Control Register 2 (SPDCR2)
    #if defined(BSP_MCU_RX671)
    RSPI_SPCR3_DEF,     // RSPI Control Register 3 (SPCR3)
    #endif
#endif /* RSPI_NUM_CHANNELS > 2 */
};

#if RSPI_CFG_MASK_UNUSED_BITS == (1)
/* This is a lookup table to hold bit masks for use when the
 * RSPI_CFG_MASK_UNUSED_BITS config option is enabled.
 * The bit-length specifier field in the SPCMD register is
 * used as the index to select the corresponding mask */
static const uint32_t g_unused_bits_masks[16] = {
    0x000FFFFF,     // 0x0 = 20 bits data length
    0x00FFFFFF,     // 0x1 = 24 bits data length
    0xFFFFFFFF,     // 0x2 = 32 bits data length
    0xFFFFFFFF,     // 0x3 = 32 bits data length
    0x000000FF,     // 0x4 = 8 bits data length
    0x000000FF,     // 0x5 = 8 bits data length
    0x000000FF,     // 0x6 = 8 bits data length
    0x000000FF,     // 0x7 = 8 bits data length
    0x000001FF,     // 0x8 = 9 bits data length
    0x000003FF,     // 0x9 = 10 bits data length
    0x000007FF,     // 0xA = 11 bits data length
    0x00000FFF,     // 0xB = 12 bits data length
    0x00001FFF,     // 0xC = 13 bits data length
    0x00003FFF,     // 0xD = 14 bits data length
    0x00007FFF,     // 0xE = 15 bits data length
    0x0000FFFF,     // 0xF = 16 bits data length
};
#endif

/***********************************************************************************************************************
Private function declarations
***********************************************************************************************************************/
/* Common routine used by RSPI API write or read functions. */
static rspi_err_t   rspi_write_read_common (rspi_handle_t handle,
                                            rspi_command_word_t command_word,
                                            void        * psrc,
                                            void        * pdest,
                                            uint16_t      length,
                                            rspi_operation_t   tx_rx_mode);

/* Sets the baud rate registers for a given frequency. */
static uint32_t rspi_baud_set (uint8_t channel, uint32_t baud_target);

/* Determines the primitive data type required for accessing a given RSPI data frame bit length. */
static uint8_t rspi_get_data_type (rspi_command_word_t frame_length_bits);

/* Common RSPI channel power-on utility. */
static void power_on_off (uint8_t channel, uint8_t on_or_off);

/* Set RSPI interrupt priorities. */
static void rspi_ir_priority_set (uint8_t channel, uint8_t rspi_priority);

/* Clear any pending RSPI interrupts. */
static void rspi_interrupts_clear (uint8_t channel);

/* Disable or enable RSPI interrupts. */
static void rspi_interrupts_enable (uint8_t channel, bool enabled);

#if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T \
||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
/* Interrupt service routine for SPEI group interrupt */
static void rspi_spei_grp_isr (void * pdata);

/* Interrupt service routine for SPII group interrupt */
static void rspi_spii_grp_isr (void * pdata);

#endif

/**********************************************************************************************************************
 * Function Name: R_RSPI_Open
 *****************************************************************************************************************/ /**
 * @brief     This function applies power to the RSPI channel, initializes the associated registers, enables interrupts,
 *            and provides the channel handle for use with other API functions.
 * @param[in] channel
 *            Number of the RSPI channel to be initialized.
 * @param[in] *pconfig
 *            Pointer to RSPI channel configuration data structure.
 * @param[in] spcmd_command_word
 *            SPCMD command data structure.
 * @param[in] (*pcallback)(void*pcbdat)
 *            Pointer to user defined function called from interrupt.
 * @param[in] *phandle
 *            Pointer to a handle for channel. Handle value will be set by this function.
 * @retval    RSPI_SUCCESS
 *             Successful; channel initialized
 * @retval    RSPI_ERR_BAD_CHAN
 *             Channel number is not available
 * @retval    RSPI_ERR_CH_NOT_CLOSED
 *             Channel currently in operation; Perform R_RSPI_Close() first
 * @retval    RSPI_ERR_NULL_PTR
 *             *pconfig pointer or *phandle pointer is NULL
 * @retval    RSPI_ERR_ARG_RANGE
 *             An element of the *pconfig structure contains an invalid value.
 * @retval    RSPI_ERR_LOCK
 *             The lock could not be acquired.
 * @details   The Open function is responsible for preparing an RSPI channel for operation. This function must be called
 *            once prior to calling any other RSPI API functions (except R_RSPI_GetVersion). Once successfully completed
 *            ,the status of the selected RSPI will be set to "open". After that, this function should not be called
 *            again for the same RSPI channel without first performing a "close" by calling R_RSPI_Close().
 * @note      Take note of the following points when specifying DMAC transfer or DTC transfer.\n
 *            \li The DMAC FIT module, DTC FIT module, and timer module (CMT FIT module, for example) must be obtained
 *            separately.
 *
 */
rspi_err_t  R_RSPI_Open(uint8_t                 channel, // @suppress("6.6a Source line ordering")
                        rspi_chnl_settings_t *  pconfig,
                        rspi_command_word_t     spcmd_command_word,
                        void (*pcallback)(void * pcbdat),
                        rspi_handle_t          * phandle)
{
    rspi_ctrl_reg_values_t * p_my_settings = &(g_ctrl_reg_values[channel]);

#if RSPI_CFG_REQUIRE_LOCK == 1
    bool        lock_result = false;
#endif

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    /* Check channel number. */
    if (channel >= RSPI_NUM_CHANNELS)
    {
        /* Invalid channel. */
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_BAD_CHAN;
    }

    if ((NULL == pconfig) || (NULL == phandle))
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }

    /* Check to see if the peripheral has already been initialized. */
    if (true == g_rspi_handles[channel].rspi_chnl_opened)
    {
        /* This channel has already been initialized. */
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_CH_NOT_CLOSED;
    }
#endif

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Attempt to acquire lock for this RSPI channel. Prevents reentrancy conflict. */
    lock_result = R_BSP_HardwareLock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
    if (false == lock_result)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_LOCK; /* The open function is currently locked. */
    }
#endif

    power_on_off(channel, RSPI_POWER_ON);

    if (0 == channel)
    {
        rspi_ir_priority_set(channel, RSPI_CFG_IR_PRIORITY_CHAN0);
    }
#if RSPI_NUM_CHANNELS > 1
    else if (1 == channel)
    {
        rspi_ir_priority_set(channel, RSPI_CFG_IR_PRIORITY_CHAN1);
    }
#endif
#if RSPI_NUM_CHANNELS > 2
    else if (2 == channel)
    {
        rspi_ir_priority_set(channel, RSPI_CFG_IR_PRIORITY_CHAN2);
    }
#endif
    else
    {
        /* Nothing else. */
        R_BSP_NOP();
    }

    /* Disable interrupts in ICU. */
    rspi_interrupts_enable(channel, false);

    /* Set the base bit rate. Modifies the SPBR register setting with requested baud rate.*/
    if (0 == rspi_baud_set(channel, pconfig->bps_target))
    {
        /* Failed */
#if RSPI_CFG_REQUIRE_LOCK == 1
        R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel)); /* Cast to mcu_lock_t is valid */
#endif
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_ARG_RANGE; /* Could not calculate settings for the requested baud rate. */
    }

    /* Set pin control register (SPPCR) */
    (*g_rspi_channels[channel]).SPPCR.BYTE = (uint8_t)(p_my_settings->sppcr_val & RSPI_SPPCR_MASK);

    /* Set slave select polarity register (SSLP). */
    (*g_rspi_channels[channel]).SSLP.BYTE = (uint8_t)(p_my_settings->sslp_val & RSPI_SSLP_MASK);

    /* Apply the SPBR setting. */
    (*g_rspi_channels[channel]).SPBR = p_my_settings->spbr_val;

    /* Set RSPI data control register (SPDCR). Only SPLW bit supported in this ver. */
    /* Force to long word data access here regardless of user defined setting. */
    (*g_rspi_channels[channel]).SPDCR.BYTE = RSPI_SPDCR_SPLW;

    /* Set RSPI clock delay registers (SPCKD) */
    (*g_rspi_channels[channel]).SPCKD.BYTE = (uint8_t)(p_my_settings->spckd_val & RSPI_SPCKD_MASK);

    /* Set RSPI slave select negation delay register (SSLND) */
    (*g_rspi_channels[channel]).SSLND.BYTE = (uint8_t)(p_my_settings->sslnd_val & RSPI_SSLND_MASK);

    /* Set RSPI next-access delay register (SPND) */
    (*g_rspi_channels[channel]).SPND.BYTE = (uint8_t)(p_my_settings->spnd_val & RSPI_SPND_MASK);

    /* Set RSPI control register 2 (SPCR2) */
    (*g_rspi_channels[channel]).SPCR2.BYTE = (uint8_t)(p_my_settings->spcr2_val & RSPI_SPCR2_MASK);

    /* Update the SPCMD0 command register with the settings for this transfer. */
    (*g_rspi_channels[channel]).SPCMD0.BIT.CPOL = spcmd_command_word.cpol;

#if defined BSP_MCU_RX65N || defined BSP_MCU_RX66T || defined BSP_MCU_RX72T || defined BSP_MCU_RX72M \
||  defined BSP_MCU_RX72N || defined BSP_MCU_RX66N || defined BSP_MCU_RX140 || defined BSP_MCU_RX23E_B \
||  defined BSP_MCU_RX260 || defined BSP_MCU_RX261
    /* Set RSPI data control register 2 (SPDCR2) */
    (*g_rspi_channels[channel]).SPDCR2.BYTE = (uint8_t)(p_my_settings->spdcr2_val & RSPI_SPDCR2_MASK);
#elif defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
    /* Set RSPI data control register 2 (SPDCR2) */
    (*g_rspi_channels[channel]).SPDCR2.BYTE = (uint8_t)(p_my_settings->spdcr2_val & RSPI_SPDCR2_MASK);

    /* Set RSPI control register 3 (SPCR3) */
    (*g_rspi_channels[channel]).SPCR3.BYTE = (uint8_t)(p_my_settings->spcr3_val & RSPI_SPCR3_MASK);
#endif

    /* Determine master/slave mode setting based on channel settings argument.
     * Overrides prior state for this bit . */
    if (RSPI_MS_MODE_MASTER == pconfig->master_slave_mode)
    {
        p_my_settings->spcr_val |= RSPI_MS_MODE_MASTER;   // Set the master mode bit
    }
    else
    {
        p_my_settings->spcr_val &= RSPI_MS_MODE_SLAVE;    // Clear the master mode bit
    }

    /* Determine RSPI slave select mode setting based on channel settings argument.
     * Overrides prior state for this bit . */
    if (RSPI_IF_MODE_4WIRE == pconfig->gpio_ssl)
    {
        p_my_settings->spcr_val &= RSPI_IF_MODE_4WIRE; // Clear the SPMS bit
    }
    else
    {
        p_my_settings->spcr_val |= RSPI_IF_MODE_3WIRE; // Set the SPMS bit
    }

    /* Set RSPI control register (SPCR) */
    (*g_rspi_channels[channel]).SPCR.BYTE = p_my_settings->spcr_val;
    if (0 == (*g_rspi_channels[channel]).SPCR.BYTE)
    {
        R_BSP_NOP();
    }
    
    /* Peripheral Initialized */
    g_rspi_handles[channel].rspi_chnl_opened = true;
    g_rspi_handles[channel].pcallback        = pcallback;
    g_rspi_handles[channel].channel          = channel;

    *phandle = &(g_rspi_handles[channel]);  // Return a pointer to the channel handle structure.

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Release lock for this channel. */
    R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
#endif

    g_rspi_tcb[channel].data_tran_mode = pconfig->tran_mode;

    return RSPI_SUCCESS;
} /* End of function R_RSPI_Open(). */

/**********************************************************************************************************************
 * Function Name: R_RSPI_Control()
 *****************************************************************************************************************/ /**
 * @brief     The Control function is responsible for handling special hardware or software operations for the RSPI
 *            channel.
 * @param[in] handle
 *            Handle for the channel
 * @param[in] cmd
 *            Enumerated command code.\n
 *            Available command codes:\n
 *             RSPI_CMD_SET_BAUD : Change the base bit rate setting without reinitializing the RSPI channel.\n
 *             RSPI_CMD_ABORT : Stop the current read or write operation immediately.\n
 *             RSPI_CMD_SETREGS : Set all supported RSPI regs in one operation. (Expert use only)\n
 *             RSPI_CMD_SET_TRANS_MODE : Set the data transfer mode.
 * @param[in] *pcmd_data
 *            Pointer to the command-data structure parameter of type void that is used to reference the location of
 *            any data specific to the command needed for its completion. Commands that do not require supporting
 *            data must use the FIT_NO_PTR.
 * @retval    RSPI_SUCCESS
 *             Command successfully completed.
 * @retval    RSPI_ERR_CH_NOT_OPENED
 *             The channel has not been opened. Perform R_RSPI_Open() first
 * @retval    RSPI_ERR_UNKNOWN_CMD
 *             Control command is not recognized.
 * @retval    RSPI_ERR_NULL_PTR
 *             *pcmd_data pointer or *phandle pointer is NULL.
 * @retval    RSPI_ERR_ARG_RANGE
 *             An element of the *pcmd_data structure contains an invalid value.
 * @retval    RSPI_ERR_LOCK
 *             The lock could not be acquired.
 * @details   This function is responsible for handling special hardware or software operations for the RSPI channel.
 *            It takes an RSPI handle to identify the selected RSPI. An enumerated command value is used to select the
 *            operation to be performed. A void pointer to a location that contains information or data required
 *            to complete the operation. This pointer must point to storage that has been type-cast by the caller for
 *            the particular command using the appropriate type provided in "r_rspi_rx_if.h".
 * @note      See Section R_RSPI_Control() in the application note for details.
 */
rspi_err_t   R_RSPI_Control(rspi_handle_t  handle,
                            rspi_cmd_t     cmd,
                            void         * pcmd_data)
{
    /* Command function data structure definitions. One for each command in rspi_cmd_t. */
    rspi_cmd_baud_t       * p_baud_struct;
    rspi_cmd_setregs_t    * p_setregs_struct;
    uint8_t                 reg_temp = 0;
    uint8_t                 channel  = handle->channel;
    rspi_cmd_trans_mode_t * p_tran_smode_struct;

#if RSPI_CFG_REQUIRE_LOCK == 1
    bool        lock_result = false;
#endif

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    /* Casting to void* is valid */
    if ((NULL == handle) || ((NULL == pcmd_data) && ((void *)FIT_NO_PTR != pcmd_data)))
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
    if (!g_rspi_handles[channel].rspi_chnl_opened)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_CH_NOT_OPENED;
    }
#endif

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Attempt to acquire lock for this RSPI channel. Prevents reentrancy conflict. */
    lock_result = R_BSP_HardwareLock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));

    if ((false == lock_result) && (RSPI_CMD_ABORT != cmd)) // Only abort cmd is allowed while transfer in progress.
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_LOCK; // The control function is currently locked.
    }
#endif

    switch (cmd)
    {
        case RSPI_CMD_SET_BAUD:
        {
            /* Casting to rspi_cmd_baud_t* is valid */
            p_baud_struct = (rspi_cmd_baud_t *)pcmd_data;

            reg_temp = (*g_rspi_channels[channel]).SPCR.BYTE; // Temporarily save state of the SPCR register.

            /* Temporarily disable the RSPI operation. */
            /* SPE and SPTIE should be cleared simultaneously. */
            (*g_rspi_channels[channel]).SPCR.BYTE = (uint8_t)(reg_temp & (~(RSPI_SPCR_SPTIE | RSPI_SPCR_SPE)));
            if (0 == (*g_rspi_channels[channel]).SPCR.BYTE)
            {
                R_BSP_NOP();
            }

            /* Update the baud rate. */
            /* Get the register settings for requested baud rate. */
            if (0 == rspi_baud_set(channel, p_baud_struct->bps_target))
            {
#if RSPI_CFG_REQUIRE_LOCK == 1
                /* Release lock for this channel. */
                R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
#endif
                R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
                return RSPI_ERR_ARG_RANGE; // Could not calculate settings for the requested baud rate.
            }

            (*g_rspi_channels[channel]).SPCR.BYTE = reg_temp; // Re-enable the RSPI operation.
            if (0 == (*g_rspi_channels[channel]).SPCR.BYTE)
            {
                R_BSP_NOP();
            }
            break;
        }

        case RSPI_CMD_ABORT:
        {
            /* Perform immediate abort of the active RSPI transfer on this channel.*/
            /* Does not close the channel. */
            rspi_interrupts_enable(channel, false); // Disable interrupts in ICU.
            (*g_rspi_channels[channel]).SPCR.BIT.SPE = 0;  // Disable RSPI. Forces soft reset.
            if (0 == (*g_rspi_channels[channel]).SPCR.BIT.SPE)
            {
                R_BSP_NOP();
            }

            /* Transfer aborted. Call the user callback function passing pointer to the result structure. */
            if ((FIT_NO_FUNC != g_rspi_handles[channel].pcallback) && (NULL != g_rspi_handles[channel].pcallback))
            {
                g_rspi_cb_data[channel].handle     = &(g_rspi_handles[channel]);
                g_rspi_cb_data[channel].event_code = RSPI_EVT_TRANSFER_ABORTED;
                g_rspi_handles[channel].pcallback((void*)&(g_rspi_cb_data[channel])); // Casting to void* is valid.
            }
            break;
        }

        case RSPI_CMD_SETREGS:   /* Expert use only! Set all user supported RSPI regs in one operation. */
        {
            /* Overrides driver default settings.*/
            /* Copies user-specified register settings into driver's shadow copy.*/
            /* Settings do not take effect until the channel is closed and then reopened.*/
            p_setregs_struct = (rspi_cmd_setregs_t *)pcmd_data;

            /* Set RSPI clock delay registers (SPCKD) */
            (*g_rspi_channels[channel]).SPCKD.BYTE = (uint8_t)(p_setregs_struct->spckd_val & RSPI_SPCKD_MASK);

            /* Set RSPI control register 2 (SPCR2) */
            (*g_rspi_channels[channel]).SPCR2.BYTE = (uint8_t)(p_setregs_struct->spcr2_val & RSPI_SPCR2_MASK);

            /* Set RSPI next-access delay register (SPND) */
            (*g_rspi_channels[channel]).SPND.BYTE = (uint8_t)(p_setregs_struct->spnd_val & RSPI_SPND_MASK);

            /* Set pin control register (SPPCR) */
            (*g_rspi_channels[channel]).SPPCR.BYTE = (uint8_t)(p_setregs_struct->sppcr_val & RSPI_SPPCR_MASK);

            /* Set RSPI slave select negation delay register (SSLND) */
            (*g_rspi_channels[channel]).SSLND.BYTE = (uint8_t)(p_setregs_struct->sslnd_val & RSPI_SSLND_MASK);

            /* Set slave select polarity register (SSLP). */
            (*g_rspi_channels[channel]).SSLP.BYTE = (uint8_t)(p_setregs_struct->sslp_val & RSPI_SSLP_MASK);

#if defined BSP_MCU_RX65N || defined BSP_MCU_RX66T || defined BSP_MCU_RX72T || defined BSP_MCU_RX72M \
||  defined BSP_MCU_RX72N || defined BSP_MCU_RX66N || defined BSP_MCU_RX140 || defined BSP_MCU_RX23E_B \
||  defined BSP_MCU_RX260 || defined BSP_MCU_RX261
            /* Set RSPI data control register 2 (SPDCR2) */
            (*g_rspi_channels[channel]).SPDCR2.BYTE = (uint8_t)(p_setregs_struct->spdcr2_val & RSPI_SPDCR2_MASK);
#elif defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
            /* Set RSPI data control register 2 (SPDCR2) */
            (*g_rspi_channels[channel]).SPDCR2.BYTE = (uint8_t)(p_setregs_struct->spdcr2_val & RSPI_SPDCR2_MASK);
            /* Set RSPI control register 3 (SPCR3) */
            (*g_rspi_channels[channel]).SPCR3.BYTE = (uint8_t)(p_setregs_struct->spcr3_val & RSPI_SPCR3_MASK);
#endif
            break;
        }

        case RSPI_CMD_SET_TRANS_MODE:
        {
            /* Cast to rspi_cmd_trans_mode_t* is valid */
            p_tran_smode_struct                = (rspi_cmd_trans_mode_t*)pcmd_data;
            g_rspi_tcb[channel].data_tran_mode = p_tran_smode_struct->transfer_mode;
            break;
        }

        default:
        {
#if RSPI_CFG_REQUIRE_LOCK == 1
            /* Release lock for this channel. */
            R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
#endif
            /* Error, command not recognized. */
            R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
            return RSPI_ERR_UNKNOWN_CMD;
        }
    }

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Release lock for this channel. */
    R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
#endif

    return RSPI_SUCCESS;
} /* End of function R_RSPI_Control(). */

/**********************************************************************************************************************
 * Function Name: R_RSPI_Read()
 *****************************************************************************************************************/ /**
 * @brief     The Read function receives data from the selected SPI device.
 * @param[in] handle
 *            Handle for the channel
 * @param[in] spcmd_command_word
 *            Bit field data consisting of all the RSPI command register settings for SPCMD for this operation.\n
 *            See 2.14  in application note.
 * @param[out] *pdest
 *            Void type pointer to a destination buffer into which data will be copied that has been received from a SPI
 *            device. It is the responsibility of the caller to ensure that adequate space is available to hold the
 *            requested data count. The argument must not be NULL. Based on the data frame bit-length specified in the
 *            spcmd_command_word.bit_length, the *pdest pointer will be type cast to the corresponding data type during
 *            the transfer. So, for example, if the bit-length is set to 16-bits, then the data will be stored in the
 *            destination buffer as a 16-bit value, and so on for each bit-length setting. Bit-length settings that are
 *            not 8, 16 or 32 will use the smallest data type that they can be contained within. For example, 24-bit
 *            frames will be stored in 32-bit storage, 11-bit frames will be stored in 16-bit storage, etc.
 * @param[in] length
 *            Transfer length variable to indicate the number of data frames to be transferred. The size of the data
 *            word is determined from settings in the spcmd_command_word.bit_length argument. Be sure that the length
 *            argument matches the storage type of the source data; this is a count of the number of frames, not the
 *            number of bytes.
 * @retval    RSPI_SUCCESS
 *             Read operation successfully completed.
 * @retval    RSPI_ERR_CH_NOT_OPENED
 *             The channel has not been opened. Perform R_RSPI_Open() first.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL.
 * @retval    RSPI_ERR_LOCK
 *             The lock could not be acquired. The channel is busy.
 * @retval    RSPI_ERR_INVALID_ARG
 *             Argument is not valid for parameter.
 * @details   Starts reception of data from a SPI device. The function returns immediately after the operation begins,
 *            and data will continue to be received in the background under interrupt control until the requested length
 *            has been received. Received data is stored in the destination buffer. When the transfer is complete the
 *            user-defined callback function is called.\n
 *            Operation differs slightly depending on whether the RSPI is operating as Master or Slave. If the RSPI is
 *            configured as slave, then data will only transfer when clocks are received from the Master. While
 *            receiving data, the RSPI will also transmit the user definable Dummy data pattern defined in the
 *            configuration file.
 * @note      When using as a master reception, select normal mode or high speed mode in advance. For details of the
 *            setting method, see 2.7 in application note.\n
 *            Add the following processing when specifying DMAC transfer or DTC transfer.\n
 *            \li For the callback function that occurs when communication ends, see 1.6 in application note.\n
 *            \li Make the necessary settings to make the DMAC or DTC ready to start before calling this function.
 */
rspi_err_t  R_RSPI_Read(rspi_handle_t        handle,
                        rspi_command_word_t  spcmd_command_word,
                        void               * pdest,
                        uint16_t             length)
{
    rspi_err_t  result;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if ((NULL == handle) || (NULL == pdest))
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    result = rspi_write_read_common(handle, spcmd_command_word, NULL, pdest, length, RSPI_DO_RX);

    return result;
} /* End of function R_RSPI_Read(). */

/**********************************************************************************************************************
 * Function Name: R_RSPI_Write()
 *****************************************************************************************************************/ /**
 * @brief     The Write function transmits data to the selected SPI device
 * @param[in] handle
 *            Handle for the channel
 * @param[in] spcmd_command_word
 *            Bit field data consisting of all the RSPI command register settings for SPCMD for this operation.\n
 *            See 2.14 in application note.
 * @param[in] *psrc
 *            Void type pointer to a source data buffer from which data will be transmitted to a SPI device. Based on
 *            the data frame bit-length specified in the spcmd_command_word.bit_length, the *psrc pointer will be type
 *            cast to the corresponding data type during the transfer. So, for example, if the bit-length is set to
 *            16-bits, then the source buffer data will be accessed as a block of 16-bit data, and so on for each
 *            bit-length setting. Bit-length settings that are not 8, 16 or 32 will use the data type that they can be
 *            contained within.  For example, 24-bit frames will be stored in 32-bit storage, 11-bit frames will be
 *            stored in 16-bit storage, etc.
 * @param[in] length
 *            Transfer length variable to indicate the number of data frames to be transferred. The size of the data
 *            word is determined from settings in the spcmd_command_word.bit_length argument. Be sure that the length
 *            argument matches the storage type of the source data; this is a count of the number of frames, not the
 *            number of bytes.
 * @retval    RSPI_SUCCESS
 *             Write operation successfully completed.
 * @retval    RSPI_ERR_CH_NOT_OPENED
 *             The channel has not been opened. Perform R_RSPI_Open() first.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL.
 * @retval    RSPI_ERR_LOCK
 *             The lock could not be acquired. The channel is busy.
 * @retval    RSPI_ERR_INVALID_ARG
 *             Argument is not valid for parameter.
 * @details   Starts transmission of data to a SPI device. The function returns immediately after the transmit operation
 *            begins, and data will continue to be transmitted in the background under interrupt control until the
 *            requested length has been transmitted. When the transmission is complete the user-defined callback
 *            function is called. The callback function should be used to notify the user application that the transfer
 *            has completed.\n
 *            Operation differs slightly depending on whether the RSPI is operating as Master or Slave. If the RSPI is
 *            configured as slave, then data will only transfer when clocks are received from the Master. Data received
 *            by the RSPI peripheral will be discarded.
 * @note      Take note of the following points when specifying DMAC transfer or DTC transfer.\n
 *            \li For the callback function that occurs when communication ends, see 1.6 in application note.\n
 *            \li Make the necessary settings to make the DMAC or DTC ready to start before calling this function.
 */
rspi_err_t R_RSPI_Write(rspi_handle_t        handle,
                        rspi_command_word_t  spcmd_command_word,
                        void               * psrc,
                        uint16_t             length)
{
    rspi_err_t  result;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if ((NULL == handle) || (NULL == psrc))
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    result = rspi_write_read_common(handle, spcmd_command_word, psrc, NULL, length, RSPI_DO_TX);

    return result;
} /* End of function R_RSPI_Write(). */

/**********************************************************************************************************************
 * Function Name: R_RSPI_WriteRead()
 *****************************************************************************************************************/ /**
 * @brief     The Write Read function simultaneously transmits data to a SPI device while receiving data from a SPI
 *            device.
 * @param[in] handle
 *            Handle for the channel
 * @param[in] spcmd_command_word
 *            Bit field data consisting of all the RSPI settings for the command register (SPCMD) for this operation.\n
 *            See 2.14 in application note.
 * @param[in] *psrc
 *            Void type pointer to a source data buffer from which data will be transmitted to a SPI device. Based on
 *            the data frame bit-length specified in the spcmd_command_word.bit_length, the *psrc pointer will be type
 *            cast to the corresponding data type during the transfer. So, for example, if the bit-length is set to
 *            16-bits, then the source buffer data will be accessed as a block of 16-bit data, and so on for each
 *            bit-length setting. Bit-length settings that are not 8, 16 or 32 will use the data type that they can be
 *            contained within. For example, 24-bit frames will be stored in 32-bit storage, 11-bit frames will be
 *            stored in 16-bit storage, etc.
 * @param[out] *pdest
 *            Void type pointer to a destination buffer into which data will be copied that has been received from a SPI
 *            device. It is the responsibility of the caller to ensure that adequate space is available to hold the
 *            requested data count. The argument must not be NULL. Based on the data frame bit-length specified in the
 *            spcmd_command_word.bit_length, the *pdest pointer will be type cast to the corresponding data type during
 *            the transfer. So, for example, if the bit-length is set to 16-bits, then the data will be stored in the
 *            destination buffer as a 16-bit value, and so on for each bit-length setting. Bit-length settings that are
 *            not 8, 16 or 32 will use the smallest data type that they can be contained within. For example, 24-bit
 *            frames will be stored in 32-bit storage, 11-bit frames will be stored in 16-bit storage, etc.
 * @param[in] length
 *            Transfer length variable to indicate the number of data frames to be transferred. The size of the data
 *            word is determined from settings in the spcmd_command_word.bit_length argument. Be sure that the length
 *            argument matches the storage type of the source data; this is a count of the number of frames, not the
 *            number of bytes. The same number of frames will be both written and read.
 * @retval    RSPI_SUCCESS
 *             Read operation successfully completed.
 * @retval    RSPI_ERR_CH_NOT_OPENED
 *             The channel has not been opened. Perform R_RSPI_Open() first.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL.
 * @retval    RSPI_ERR_LOCK
 *             The lock could not be acquired. The channel is busy.
 * @retval    RSPI_ERR_INVALID_ARG
 *             Argument is not valid for parameter.
 * @details   Starts full-duplex transmission and reception of data to and from a SPI device. The function returns
 *            immediately after the transfer operation begins, and data transfer will continue in the background under
 *            interrupt control until the requested length has been transferred. When the operation is complete the
 *            user-defined callback function is called. The callback function should be used to notify the user
 *            application that the transfer has completed.\n
 *            Operation differs slightly depending on whether the RSPI is operating as Master or Slave. If the RSPI is
 *            configured as slave, then data will only transfer when clocks are received from the Master. Data to be
 *            transmitted is obtained from the source buffer, while received data is stored in the destination buffer.
 * @note      When using as a master transmission and reception, select normal mode or high speed mode in advance. For
 *            details of the setting method, see 2.7 in application note.\n
 *            Add the following processing when specifying DMAC transfer or DTC transfer.\n
 *            \li For the callback function that occurs when communication ends, see 1.6 in application note.\n
 *            \li Make the necessary settings to make the DMAC or DTC ready to start before calling this function.
 */
rspi_err_t R_RSPI_WriteRead(rspi_handle_t        handle,
                            rspi_command_word_t  spcmd_command_word,
                            void                *psrc,
                            void                *pdest,
                            uint16_t             length)
{
    rspi_err_t  result;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (((NULL == handle) || (NULL == psrc)) || (NULL == pdest))
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    result = rspi_write_read_common(handle, spcmd_command_word, psrc, pdest, length, RSPI_DO_TX_RX);

    return result;
} /* End of function R_RSPI_WriteRead(). */

/***********************************************************************************************************************
* Function Name: rspi_write_read_common
* Description  : Initiates write or read process. Common routine used by RSPI API write or read functions.
* Arguments    : handle-
*                   Handle for the channel
*                command_word-
*                   bitfield data consisting of all the RSPI command register settings for SPCMD for this operation.
*                   This value will be placed directly into the SPCMD0 register by the function. Caller is required to
*                   provide correctly formatted data.
*                psrc-
*                   For write operations, pointer to the source buffer of the data to be sent.
*                pdest-
*                   For read operations, pointer to destination buffer into which received data will be copied.
*                length-
*                   The number of data words to be transferred.
* Return Value : RSPI_SUCCESS
*                RSPI_ERR_CH_NOT_OPENED-
*                   The channel has not been opened.  Perform R_RSPI_Open() first
*                RSPI_ERR_LOCK-
*                      The lock could not be acquired. The channel is busy.
***********************************************************************************************************************/
static rspi_err_t rspi_write_read_common(rspi_handle_t handle,
                                        rspi_command_word_t command_word,
                                        void          *psrc,
                                        void          *pdest,
                                        uint16_t      length,
                                        rspi_operation_t   tx_rx_mode)
{
    uint8_t  channel = handle->channel;

#if RSPI_CFG_REQUIRE_LOCK == 1
    bool     lock_result = false;
#endif

    if (!g_rspi_handles[channel].rspi_chnl_opened)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_CH_NOT_OPENED;
    }

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Attempt to acquire lock for this RSPI channel. Prevents re-entrancy conflict. */
    lock_result = R_BSP_HardwareLock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));

    if (false == lock_result)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_LOCK; // The control function is currently locked.
    }
#endif

    rspi_interrupts_enable(channel, false);     // Disable interrupts in ICU.

    g_rspi_tcb[channel].xfr_length         = length;
    g_rspi_tcb[channel].tx_count           = 0;
    g_rspi_tcb[channel].rx_count           = 0;
    g_rspi_tcb[channel].bytes_per_transfer = rspi_get_data_type(command_word);
    g_rspi_tcb[channel].psrc               = psrc;
    g_rspi_tcb[channel].pdest              = pdest;
    g_rspi_tcb[channel].transfer_mode      = tx_rx_mode;

#if defined BSP_MCU_RX65N || defined BSP_MCU_RX66T || defined BSP_MCU_RX72T || defined BSP_MCU_RX72M \
||  defined BSP_MCU_RX72N || defined BSP_MCU_RX66N || defined BSP_MCU_RX671 || defined BSP_MCU_RX140 \
||  defined BSP_MCU_RX660 || defined BSP_MCU_RX26T || defined BSP_MCU_RX23E_B || defined BSP_MCU_RX260 \
||  defined BSP_MCU_RX261
    if ((RSPI_TRANS_MODE_DMAC == g_rspi_tcb[channel].data_tran_mode)
    ||  (RSPI_TRANS_MODE_DTC  == g_rspi_tcb[channel].data_tran_mode))
    {
        if (RSPI_BYTE_DATA == g_rspi_tcb[channel].bytes_per_transfer)
        {
            (*g_rspi_channels[channel]).SPDCR.BIT.SPBYT = 1;
        }
        else if (RSPI_WORD_DATA == g_rspi_tcb[channel].bytes_per_transfer)
        {
            (*g_rspi_channels[channel]).SPDCR.BIT.SPLW = 0;
        }
        else
        {
            /*Do nothing*/
            R_BSP_NOP();
        }
    }
    else
    {
        (*g_rspi_channels[channel]).SPDCR.BIT.SPBYT = 0;
        (*g_rspi_channels[channel]).SPDCR.BIT.SPLW  = 1;
    }
#endif

#if defined BSP_MCU_RX23T || defined BSP_MCU_RX23W || defined BSP_MCU_RX24T || defined BSP_MCU_RX24U \
||  defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX110 || defined BSP_MCU_RX111 \
||  defined BSP_MCU_RX113 || defined BSP_MCU_RX130 || defined BSP_MCU_RX230 || defined BSP_MCU_RX231 \
||  defined BSP_MCU_RX23E_A
    if ((RSPI_TRANS_MODE_DMAC == g_rspi_tcb [channel] .data_tran_mode) ||
    (RSPI_TRANS_MODE_DTC == g_rspi_tcb [channel] .data_tran_mode))
    {
        if (RSPI_LONG_DATA == g_rspi_tcb[channel].bytes_per_transfer)
        {
            (*g_rspi_channels[channel]).SPDCR.BIT.SPLW = 1;
        }
        else
        {
            (*g_rspi_channels[channel]).SPDCR.BIT.SPLW = 0;
        }
    }
    else
    {
        (*g_rspi_channels[channel]).SPDCR.BIT.SPLW = 1;
    }
#endif

    if (tx_rx_mode & RSPI_DO_TX)
    {
        g_rspi_tcb[channel].do_tx = true;
    }
    else
    {
        g_rspi_tcb[channel].do_tx = false;
    }

    g_rspi_tcb[channel].do_rx_now = false;  // Initialize receive state flag.

#if RSPI_CFG_MASK_UNUSED_BITS == (1)
    /* Get the data frame bit mask. */
    g_rspi_tcb[channel].unused_bits_mask = g_unused_bits_masks[command_word.bit_length];
#endif

    /* WAIT_LOOP */
    /* Wait for channel to be idle before making changes to registers. */
    while ((*g_rspi_channels[channel]).SPSR.BIT.IDLNF)
    {
        /* Wait for channel to be idle before making changes to registers. */
        R_BSP_NOP();
    }

    /* Update the SPCMD0 command register with the settings for this transfer. */
#if RSPI_LITTLE_ENDIAN == 1
    (*g_rspi_channels[channel]).SPCMD0.WORD = command_word.word[0];
#else
    #if defined (__ICCRX__)
    uint16_t temp;
    temp = (command_word.word[0] >> 8);
    temp |= (command_word.word[0] << 8);
    (*g_rspi_channels[channel]).SPCMD0.WORD = temp;
    #else
    (*g_rspi_channels[channel]).SPCMD0.WORD = command_word.word[1];
    #endif /* (__ICCRX__) */
#endif /* RSPI_LITTLE_ENDIAN == 1 */

    /* If slave mode, force CPHA bit in command register to 1 to properly support 'burst' operation. */
    if (0 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
    {
        (*g_rspi_channels[channel]).SPCMD0.BIT.CPHA = 1;
    }

    /* Clear SPRF flag. */
    while (1 == (*g_rspi_channels[channel]).SPSR.BIT.SPRF)
    {
        g_rxdata[channel] = (*g_rspi_channels[channel]).SPDR.LONG;
    }

    /* WAIT_LOOP */
    /* Clear error sources: the SPSR.MODF, OVRF, PERF and UDRF flags. */
    while ((*g_rspi_channels[channel]).SPSR.BYTE\
        & (((RSPI_SPSR_OVRF | RSPI_SPSR_MODF) | RSPI_SPSR_PERF) | RSPI_SPSR_UDRF))
    {
        (*g_rspi_channels[channel]).SPSR.BYTE = RSPI_SPSR_MASK;
    }

    /* Disable IDLE interrupt. */
    (*g_rspi_channels[channel]).SPCR2.BIT.SPIIE = 0;
    if (0 == (*g_rspi_channels[channel]).SPCR2.BIT.SPIIE)
    {
        R_BSP_NOP();
    }

#if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
    /* Disable Communication End Interrupt. */
    (*g_rspi_channels[channel]).SPCR3.BIT.SPCIE = 0;
    if (0 == (*g_rspi_channels[channel]).SPCR3.BIT.SPCIE)
    {
        R_BSP_NOP();
    }
#endif

    rspi_interrupts_clear(channel);
    rspi_interrupts_enable(channel, true);    // Enable interrupts in ICU.

    /* Enable transmit buffer empty interrupt, Receive buffer full interrupt,
     * and enable RSPI simultaneously. This will generate an SPTI interrupt,
     * and data transfer will proceed in the ISRs. */
    (*g_rspi_channels[channel]).SPCR.BYTE |= (((RSPI_SPCR_SPTIE | RSPI_SPCR_SPRIE) | RSPI_SPCR_SPEIE) | RSPI_SPCR_SPE);
    if (0 == (*g_rspi_channels[channel]).SPCR.BYTE)
    {
        R_BSP_NOP();
    }

    return RSPI_SUCCESS;
} /* End of function rspi_write_read_common(). */

/**********************************************************************************************************************
 * Function Name: R_RSPI_IntSptiIerClear()
 *****************************************************************************************************************/ /**
 * @brief     This function is used to clear the ICU.IERm.IENj bit of the transmit buffer-empty interrupt (SPTI).
 * @param[in] handle
 *            RSPI handle number
 * @retval    RSPI_SUCCESS
 *             Successful operation.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL
 * @details   Use this function when disabling interrupt from within the callback function generated at DMAC
 *            transfer-end or an intentional cancellation of transmission.\n 
 *            Please call this function after calling R_RSPI_DisableSpti().
 * @note      Do not use this function during transmission other than an intentional cancellation of transmission.\n
 *            Doing so could disrupt the transfer.
 */
rspi_err_t R_RSPI_IntSptiIerClear(rspi_handle_t handle)
{
    uint8_t channel = handle->channel;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (NULL == handle)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    switch (channel)
    {
        case 0:
#if RSPI_CFG_USE_CHAN0 == 1
            R_BSP_InterruptRequestDisable(VECT(RSPI0, SPTI0)); // Disable RSPI0.SPTI0 interrupt request.
            IR(RSPI0,SPTI0)     = 0;    // Clear RSPI0.SPTI0 interrupt status flag.
            if (0 == IR(RSPI0, SPTI0))
            {
                /* Wait for the write completion. */
                R_BSP_NOP();
            }
#endif
            break;

        case 1:
#if RSPI_CFG_USE_CHAN1 == 1
            R_BSP_InterruptRequestDisable(VECT(RSPI1, SPTI1));    // Disable RSPI1.SPTI1 interrupt request.
            IR(RSPI1,SPTI1)     = 0;     // Clear RSPI1.SPTI1 interrupt status flag.
            if (0 == IR(RSPI1, SPTI1))
            {
                /* Wait for the write completion. */
                R_BSP_NOP();
            }
#endif
            break;

        case 2:
#if RSPI_CFG_USE_CHAN2 == 1
            R_BSP_InterruptRequestDisable(VECT(RSPI2, SPTI2));    // Disable RSPI2.SPTI2 interrupt request.
            IR(RSPI2,SPTI2)     = 0;     // Clear RSPI2.SPTI2 interrupt status flag.
            if (0 == IR(RSPI2, SPTI2))
            {
                /* Wait for the write completion. */
                R_BSP_NOP();
            }
#endif
            break;

        default:
            break; // Should never get here. Valid channel number is checked above.
    }

    return RSPI_SUCCESS;
} /* End of function R_RSPI_IntSptiIerClear */

/**********************************************************************************************************************
 * Function Name: R_RSPI_IntSpriIerClear()
 *****************************************************************************************************************/ /**
 * @brief     This function is used to clear the ICU.IERm.IENj bit of the receive buffer-full interrupt (SPRI).
 * @param[in] handle
 *            RSPI handle number
 * @retval    RSPI_SUCCESS
 *             Successful operation.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL
 * @details   Use this function when disabling interrupt from within the callback function generated at DMAC
 *            transfer-end or an intentional cancellation of transmission.\n 
 *            Please call this function before calling R_RSPI_DisableRSPI().
 * @note      Do not use this function during transmission other than an intentional cancellation of transmission.\n
 *            Doing so could disrupt the transfer.
 */
rspi_err_t R_RSPI_IntSpriIerClear(rspi_handle_t handle)
{
    uint8_t channel = handle->channel;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (NULL == handle)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    switch (channel)
    {
        case 0:
#if RSPI_CFG_USE_CHAN0 == 1
            R_BSP_InterruptRequestDisable(VECT(RSPI0, SPRI0));  // Disable RSPI0.SPRI0 interrupt request.
            IR(RSPI0, SPRI0)     = 0;        // Clear RSPI0.SPRI0 interrupt status flag.
            if (0 == IR(RSPI0, SPRI0))
            {
                /* Wait for the write completion. */
                R_BSP_NOP();
            }
#endif
            break;

        case 1:
#if RSPI_CFG_USE_CHAN1 == 1
            R_BSP_InterruptRequestDisable(VECT(RSPI1, SPRI1));   // Disable RSPI1.SPRI1 interrupt request.
            IR(RSPI1,SPRI1)     = 0;        // Clear RSPI1.SPRI1 interrupt status flag.
            if (0 == IR(RSPI1, SPRI1))
            {
                /* Wait for the write completion. */
                R_BSP_NOP();
            }
#endif
            break;

        case 2:
#if RSPI_CFG_USE_CHAN2 == 1
            R_BSP_InterruptRequestDisable(VECT(RSPI2, SPRI2));    // Disable RSPI2.SPRI2 interrupt request.
            IR(RSPI2,SPRI2)     = 0;        // Clear RSPI2.SPRI2 interrupt status flag.
            if (0 == IR(RSPI2, SPRI2))
            {
                /* Wait for the write completion. */
                R_BSP_NOP();
            }
#endif
            break;

        default:
            break; // Should never get here. Valid channel number is checked above.
    }

    return RSPI_SUCCESS;
} /* End of function R_RSPI_IntSpriIerClear */

/**********************************************************************************************************************
 * Function Name: R_RSPI_DisableSpti()
 *****************************************************************************************************************/ /**
 * @brief     This function disables the generation of transmit buffer empty interrupt request.
 * @param[in] handle
 *            RSPI handle number
 * @retval    RSPI_SUCCESS
 *             Successful operation.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL
 * @details   Use this function when disabling interrupt from within the callback function generated at DMAC
 *            transfer-end or an intentional cancellation of transmission.\n 
 *            Please call this function before calling R_RSPI_IntSptiIerClear().
 * @note      Do not use this function during transmission other than an intentional cancellation of transmission.\n
 *            Doing so could disrupt the transfer.
 */
rspi_err_t R_RSPI_DisableSpti(rspi_handle_t handle)
{
    uint8_t channel = handle->channel;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (NULL == handle)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    /* Write SPTIE bit to 0. Casting to uint8_t is valid */
    (*g_rspi_channels[channel]).SPCR.BYTE &= (uint8_t)(~RSPI_SPCR_SPTIE);

    return RSPI_SUCCESS;
} /* End of function R_RSPI_DisableSpti */

/**********************************************************************************************************************
 * Function Name: R_RSPI_DisableRSPI()
 *****************************************************************************************************************/ /**
 * @brief     This function is set to disable the RSPI function.
 * @param[in] handle
 *            RSPI handle number
 * @retval    RSPI_SUCCESS
 *             Successful operation.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL
 * @details   Use this function when disabling the RSPI function from within the callback function generated at DMAC
 *            transfer-end or an intentional cancellation of transmission.\n 
 *            Please call this function after calling R_RSPI_IntSpriIerClear().
 * @note      Do not use this function during transmission other than an intentional cancellation of transmission.\n
 *            Doing so could disrupt the transfer.
 */
rspi_err_t R_RSPI_DisableRSPI(rspi_handle_t handle)
{
    uint8_t channel = handle->channel;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (NULL == handle)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    /*Write SPE bit to 0. Casting to uint8_t is valid */
    (*g_rspi_channels[channel]).SPCR.BYTE &= (uint8_t)(~RSPI_SPCR_SPE);

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Release lock for this channel. */
    R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
#endif

    return RSPI_SUCCESS;
} /* End of function R_RSPI_DisableRSPI */

/*******************************************************************************
* Function Name: r_rspi_get_buffregaddress
* Description  : Gets address of RSPI data register (SPDR).
* Arguments    : channel -
*                    Which channel to use
*                p_spdr_adr -
*                    Address of RSPI data register (SPDR)
* Return Value : none
*******************************************************************************/
static void r_rspi_get_buffregaddress(uint8_t channel, uint32_t * p_spdr_adr)
{
    /* Casting to uint32_t is valid */
    *p_spdr_adr = (uint32_t)(&(*g_rspi_channels[channel]).SPDR.LONG);
} /* End of function r_rspi_get_buffregaddress */

/*******************************************************************************
* Function Name: r_rspi_ch_check
* Description  : Checks whether channel is valid or not.
* Arguments    : channel -
*                    Which channel to use
* Return Value : RSPI_SUCCESS -
*                    The channel is valid.
*                RSPI_ERR_INVALID_ARG -
*                    Parameter error
*******************************************************************************/
static rspi_err_t r_rspi_ch_check(uint8_t channel)
{
    rspi_err_t ret = RSPI_SUCCESS;

    switch (channel)
    {
        case 0:
#if RSPI_CFG_USE_CHAN0 == 1
            /* Do nothing */
#else
            /* RSPI channel 0 is invalid. */
            ret = RSPI_ERR_INVALID_ARG;
#endif
            break;

        case 1:
#if RSPI_CFG_USE_CHAN1 == 1
            /* Do nothing */
#else
            /* RSPI channel 1 is invalid. */
            ret = RSPI_ERR_INVALID_ARG;
#endif
            break;

        case 2:
#if RSPI_CFG_USE_CHAN2 == 1
            /* Do nothing */
#else
            /* RSPI channel 2 is invalid. */
            ret = RSPI_ERR_INVALID_ARG;
#endif
            break;

        default:

            /* The channel number is invalid. */
            ret = RSPI_ERR_INVALID_ARG;
            break;
    }

    return ret;
} /* End of function r_rspi_ch_check */

/**********************************************************************************************************************
 * Function Name: R_RSPI_GetBuffRegAddress()
 *****************************************************************************************************************/ /**
 * @brief     This function is used to fetch the address of the RSPI data register (SPDR).
 * @param[in] handle
 *            RSPI handle number
 * @param[out] *p_spdr_adr
 *            The pointer for storing the address of SPDR. Set this to the address of the storage destination.
 * @retval    RSPI_SUCCESS
 *             Successful operation.
 * @retval    RSPI_ERR_INVALID_ARG
 *             Argument is not valid for parameter.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL
 * @details   Use this function when setting the DMAC/DTC transfer destination/transfer source address, etc.
 * @note      None.
 */
rspi_err_t R_RSPI_GetBuffRegAddress(rspi_handle_t handle, uint32_t *p_spdr_adr)
{
    rspi_err_t ret     = RSPI_SUCCESS;
    uint8_t    channel = handle->channel;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (NULL == handle)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    /* Check argument */
    ret = r_rspi_ch_check(channel);
    if (RSPI_SUCCESS != ret)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_INVALID_ARG;
    }

    if (NULL == p_spdr_adr)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_INVALID_ARG;
    }

    r_rspi_get_buffregaddress(channel, p_spdr_adr);

    return RSPI_SUCCESS;
} /* End of function R_RSPI_GetBuffRegAddress */

/**********************************************************************************************************************
 * Function Name: R_RSPI_Close()
 *****************************************************************************************************************/ /**
 * @brief     Fully disables the RSPI channel designated by the handle.
 * @param[in] handle
 *            RSPI handle number
 * @retval    RSPI_SUCCESS
 *             Successful : channel closed
 * @retval    RSPI_ERR_CH_NOT_OPENED
 *             The channel has not been opened so closing has no effect.
 * @retval    RSPI_ERR_NULL_PTR
 *             A required pointer argument is NULL
 * @details   This disables the RSPI channel designated by the handle. The RSPI handle is modified to indicate that it
 *            is no longer in the 'open' state. The RSPI channel cannot be used again until it has been reopened with
 *            the R_RSPI_Open function. If this function is called for an RSPI that is not in the open state then an
 *            error code is returned.
 * @note      None.
 */
rspi_err_t  R_RSPI_Close(rspi_handle_t handle)
{
    uint8_t channel;

#if RSPI_CFG_PARAM_CHECKING_ENABLE == 1
    if (NULL == handle)
    {
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_NULL_PTR;
    }
#endif

    channel = handle->channel;

    /* Check to see if the channel is currently initialized. */
    if (false == g_rspi_handles[channel].rspi_chnl_opened)
    {
        /* This channel is not open so need not be closed. */
        R_RSPI_LOG_FUNC(RSPI_DEBUG_ERR_ID, (uint32_t)RSPI_STR, __LINE__);
        return RSPI_ERR_CH_NOT_OPENED;
    }

    /* Disable the RSPI operation. */
    /* SPE and SPTIE should be cleared simultaneously. */
    (*g_rspi_channels[channel]).SPCR.BYTE &= (uint8_t)(~(RSPI_SPCR_SPTIE | RSPI_SPCR_SPE));
    if (0 == (*g_rspi_channels[channel]).SPCR.BYTE)
    {
        R_BSP_NOP();
    }

    power_on_off(channel, RSPI_POWER_OFF);

    rspi_interrupts_enable(channel, false); // Disable interrupts.

    g_rspi_handles[channel].rspi_chnl_opened = false;

    return RSPI_SUCCESS;
} /* End of function R_RSPI_Close(). */

/***********************************************************************************************************************
* Function Name: rspi_baud_set
* Description  : Determines the RSPI channel SPBR register setting for the requested baud rate.
*                Returns the actual bit rate that the setting will achieve which may differ from requested.
*                If the requested bit rate cannot be exactly achieved, the next lower bit rate setting will be applied.
*                If successful, applies the calculated setting to the SPBR register.
* Arguments    :
* Return Value :
* Note: Target baud must be >= PCLK/4 to get anything out.
* Limitations   : Does not track dynamically changing PCLK. Relies on constant BSP_PCLKB_HZ
***********************************************************************************************************************/
static uint32_t rspi_baud_set(uint8_t channel, uint32_t bps_target)
{
    uint8_t     spbr_result = 0;
    uint32_t    bps_calc    = 0;
    int32_t     f;  // Frequency
    int32_t     n;  // n term in equation
    int32_t     N;  // N term in equation

    /* Starting with RX63x MCUs and later, there are 2 peripheral clocks: PCLKA and PCLKB.
     * PCLKB matches the functionality of PCLK in RX62x devices as far as the RSPI is concerned. */
#if defined BSP_MCU_RX64M  || defined BSP_MCU_RX71M  || defined  BSP_MCU_RX65N || defined  BSP_MCU_RX66T \
||  defined BSP_MCU_RX72T  || defined  BSP_MCU_RX72M || defined BSP_MCU_RX72N  || defined  BSP_MCU_RX66N \
||  defined BSP_MCU_RX671  || defined  BSP_MCU_RX660 || defined BSP_MCU_RX26T
    f = BSP_PCLKA_HZ;
#else
    f = BSP_PCLKB_HZ;
#endif

    /* Get the register settings for requested baud rate. */
    if ((f / bps_target) < 2)
    {
        return 0;   // baud_bps_target too high for the PCLK.
    }

    /*
     * From Hardware manual: Bit rate = f / (2(n + 1)(2^N))
     * where:
     *      f = PCLK, n = SPBR setting, N = BRDV bits
     * Solving for n:
     *      n = (((f/(2^N))/2) / bps) - 1
     *
     */

    /* Only calculate for BRDV value of 0 (div/1) to get SPBR setting for the board PCLK.
     * BRDV setting will be done during write/read operations. */
    N = 0;

    /* Solve for SPBR setting. Casting to int32_t is valid */
    n = ((f >> (N + 1)) / (int32_t)bps_target) - 1;

    /* Must be <= SPBR register max value. Must not be negative */
    if ((n >= 0) && (n <= 0xff))
    {
        /* Now plug n back into the formula for BPS and check it. */
        bps_calc = (uint32_t)(f / (2 *((n + 1) << N)));

        if (bps_calc > bps_target)
        {
            n += 1;
            if (n > 0xff) // Result out of range for the PCLK.
            {
                return 0;
            }
        }
        spbr_result = n;

        (*g_rspi_channels[channel]).SPBR = spbr_result;   // Apply the SPBR register value.
        if (0 == (*g_rspi_channels[channel]).SPBR)
        {
            R_BSP_NOP();
        }
        g_ctrl_reg_values[channel].spbr_val = spbr_result; // Update the channel settings record.
    }
    else
    {
        bps_calc = 0;  // Result out of range for the PCLK.
    }

    return bps_calc;    // Return the actual BPS rate achieved.
} /* End of function rspi_baud_set(). */

/***********************************************************************************************************************
* Function Name: rspi_get_data_type
* Description  : Identifies whether the data must be type-cast as 8-bit, 16-bit, or 32-bit for purposes of accessing the
*                source or destination buffers with the right type and index.
* Arguments    : frame_length_bits-
*                   16-bit word containing the bits that define the bits per frame in the SPCMD register.
*                   Only the bits corresponding to "SPB[3:0] RSPI Data Length Setting" of the SPCMDn register are
*                   checked in this argument.
* Return Value : RSPI_BYTE_DATA-
*                   Data is 8-bit.
*                RSPI_WORD_DATA-
*                   Data is > 8-bit and <= 16-bit.
*                RSPI_LONG_DATA-
*                   Data is > 16-bit.
***********************************************************************************************************************/
static uint8_t rspi_get_data_type(rspi_command_word_t command_word)
{
    uint8_t data_type;
    uint8_t frame_length_bits;

#if RSPI_LITTLE_ENDIAN == 1
    frame_length_bits = (uint8_t)((command_word.word[0] & RSPI_SPCMD_SPB) >> 8); // Casting to uint8_t is valid.
#else
    #if defined (__ICCRX__)
    uint16_t temp;
    temp = (command_word.word[0] >> 8);
    temp |= (command_word.word[0] << 8);
    frame_length_bits = (uint8_t)((temp & RSPI_SPCMD_SPB) >> 8);
    #else
    frame_length_bits = (uint8_t)((command_word.word[1] & RSPI_SPCMD_SPB) >> 8);
    #endif /* (__ICCRX__) */
#endif /* RSPI_LITTLE_ENDIAN == 1 */

    switch (frame_length_bits)
    {
        case RSPI_SPCMD_BIT_LENGTH_8:   // (0x07) 0100 to 0111 = 8 bits data length
        {
            data_type = RSPI_BYTE_DATA;
            break;
        }

        case RSPI_SPCMD_BIT_LENGTH_9:   // (0x08)  1000 = 9 bits data length
        case RSPI_SPCMD_BIT_LENGTH_10:  // (0x09)  1001 = 10 bits data length
        case RSPI_SPCMD_BIT_LENGTH_11:  // (0x0A)  1010 = 11 bits data length
        case RSPI_SPCMD_BIT_LENGTH_12:  // (0x0B)  1011 = 12 bits data length
        case RSPI_SPCMD_BIT_LENGTH_13:  // (0x0C)  1100 = 13 bits data length
        case RSPI_SPCMD_BIT_LENGTH_14:  // (0x0D)  1101 = 14 bits data length
        case RSPI_SPCMD_BIT_LENGTH_15:  // (0x0E)  1110 = 15 bits data length
        case RSPI_SPCMD_BIT_LENGTH_16:  // (0x0F)  1111 = 16 bits data length
        {
            data_type = RSPI_WORD_DATA;
            break;
        }

        case RSPI_SPCMD_BIT_LENGTH_20:  // (0x00)  0000 = 20 bits data length
        case RSPI_SPCMD_BIT_LENGTH_24:  // (0x01)  0001 = 24 bits data length
        case RSPI_SPCMD_BIT_LENGTH_32:  // (0x03)  0011 = 32 bits data length
        case 0x0002:                    //  Alternate setting for 32 bit.
        {
            data_type = RSPI_LONG_DATA;
            break;
        }

        default:
        {
            data_type = 0;
        }
    }

    return data_type;
} /* End of function rspi_get_data_type */

/***********************************************************************************************************************
* Function Name: power_on_off
* Description : Switches power to an RSPI channel. Required by FIT spec.
* Arguments : channel -
*                   Which channel to use.
*             on_or_off -
*                   What it says.
* Return Value : none
***********************************************************************************************************************/
static void power_on_off(uint8_t channel, uint8_t on_or_off)
{
#if (RSPI_CFG_USE_CHAN0 == 1) || (RSPI_CFG_USE_CHAN1 == 1) || (RSPI_CFG_USE_CHAN2 == 1)
    #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
    bsp_int_ctrl_t int_ctrl;
    #endif
#endif

    R_BSP_RegisterProtectDisable(BSP_REG_PROTECT_LPC_CGC_SWR);

    switch (channel)
    {
#if RSPI_CFG_USE_CHAN0 == 1
        case 0:
            #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
            R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
            #endif

            MSTP(RSPI0) = on_or_off;

            #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
            R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
            #endif

            if (0 == MSTP(RSPI0))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN0 == 1 */

#if RSPI_CFG_USE_CHAN1 == 1
        case 1:
            #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
            R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
            #endif

            MSTP(RSPI1) = on_or_off;

            #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
            R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
            #endif

            if (0 == MSTP(RSPI1))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN1 == 1 */

#if RSPI_CFG_USE_CHAN2 == 1
        case 2:
            #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
            R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
            #endif

            MSTP(RSPI2) = on_or_off;

            #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
            R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
            #endif

            if (0 == MSTP(RSPI2))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN2 == 1 */
        default:
            break;
    }

    R_BSP_RegisterProtectEnable(BSP_REG_PROTECT_LPC_CGC_SWR);
} /* End of function power_on_off(). */

/***********************************************************************************************************************
* Function Name: rspi_ir_priority_set
* Description  : sets the shared interrupt priority level for a channel.
* Arguments : channel -
*                 Which channel to use.
*             rspi_priority-
*                 0-15 priority value. 15 = highest priority.
* Return Value : none
***********************************************************************************************************************/
static void rspi_ir_priority_set(uint8_t channel, uint8_t rspi_priority)
{
#if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T \
||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
    bsp_int_ctrl_t int_ctrl_data;
    int_ctrl_data.ipl = (uint32_t)rspi_priority; // Casting to uint32_t is valid.
#endif

    switch (channel)
    {
#if RSPI_CFG_USE_CHAN0 == 1
        case 0:
            IPR(RSPI0, SPRI0) = rspi_priority; // One priority register for all RSPI interrupts (exc RX64M).

            /* Devices have individual RSPI interrupt priority registers. Set the rest of them */
            #if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T\
            ||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
            ||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
            IPR(RSPI0, SPTI0) = rspi_priority;
            #if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
            IPR(RSPI0, SPCI0) = rspi_priority;
            #endif /* defined BSP_MCU_RX671 || defined BSP_MCU_RX26T */
            /* Enable the group interrupt for the SPEI0 interrupt. (sets priority also). */
            R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI0_SPEI0, BSP_INT_CMD_GROUP_INTERRUPT_ENABLE, &int_ctrl_data);
            #endif

            if (0 == IPR(RSPI0, SPRI0))
            {
                R_BSP_NOP();
            }
            break;
#endif /*RSPI_CFG_USE_CHAN0 == 1*/

#if RSPI_CFG_USE_CHAN1 == 1
        case 1:
            IPR(RSPI1, SPRI1) = rspi_priority;

            /* Devices have individual RSPI interrupt priority registers. Set the rest of them */
            #if defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N\
            ||  defined BSP_MCU_RX66N || defined BSP_MCU_RX671
            IPR(RSPI1, SPTI1) = rspi_priority;
            #ifdef  BSP_MCU_RX671
            IPR(RSPI1, SPCI1) = rspi_priority;
            #endif /* BSP_MCU_RX671 */
            /* Enable the group interrupt for the SPEI1 interrupt. (sets priority also). */
            R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI1_SPEI1, BSP_INT_CMD_GROUP_INTERRUPT_ENABLE, &int_ctrl_data);
            #endif

            if (0 == IPR(RSPI1, SPRI1))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN1 == 1 */

#if RSPI_CFG_USE_CHAN2 == 1
        case 2:
            IPR(RSPI2, SPRI2) = rspi_priority;

            /* Devices have individual RSPI interrupt priority registers. Set the rest of them */
            #if defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
            ||  defined BSP_MCU_RX671
            IPR(RSPI2, SPTI2) = rspi_priority;
            #ifdef  BSP_MCU_RX671
            IPR(RSPI2, SPCI2) = rspi_priority;
            #endif /* BSP_MCU_RX671 */
            /* Enable the group interrupt for the SPEI2 interrupt. (sets priority also). */
            R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI2_SPEI2, BSP_INT_CMD_GROUP_INTERRUPT_ENABLE, &int_ctrl_data);
            #endif

            if (0 == IPR(RSPI2, SPRI2))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN2 == 1 */

        default:
            break;
    }
} /* End of function rspi_ir_priority_set(). */

/***********************************************************************************************************************
* Function Name: rspi_interrupts_clear
* Description  : Clear RSPI interrupts.
* Arguments : channel -
*                 Which channel to use.
* Return Value : none
***********************************************************************************************************************/
static void rspi_interrupts_clear(uint8_t channel)
{
    switch (channel)
    {
#if RSPI_CFG_USE_CHAN0 == 1
        case 0:

            /* Clear any pending receive buffer full interrupts */
            IR(RSPI0, SPRI0) = 0;

            /* Clear any pending transmit buffer empty interrupts */
            IR(RSPI0, SPTI0) = 0;
            #if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
            /* Clear any pending communication end interrupts */
            IR(RSPI0, SPCI0) = 0;
            #endif 
            #if !(defined(BSP_MCU_RX64M)  || defined(BSP_MCU_RX71M) || defined(BSP_MCU_RX65N)\
                || defined(BSP_MCU_RX66T) || defined(BSP_MCU_RX72T) || defined(BSP_MCU_RX72M)\
                || defined(BSP_MCU_RX72N) || defined(BSP_MCU_RX66N) || defined(BSP_MCU_RX671)\
                || defined(BSP_MCU_RX660) || defined(BSP_MCU_RX26T))
            /* Clear any pending error interrupt */
            IR(RSPI0, SPEI0) = 0;
            #endif
            if (0 == IR(RSPI0, SPTI0))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN0 == 1 */

#if RSPI_CFG_USE_CHAN1 == 1
        case 1:
            /* Clear any pending receive buffer full interrupts */
            IR(RSPI1, SPRI1) = 0 ;
            /* Clear any pending transmit buffer empty interrupts */
            IR(RSPI1, SPTI1) = 0 ;
            #ifdef BSP_MCU_RX671
            /* Clear any pending communication end interrupts */
            IR(RSPI1, SPCI1) = 0 ;
            #endif
            #if !(defined(BSP_MCU_RX64M)  || defined(BSP_MCU_RX71M) || defined(BSP_MCU_RX65N)\
                || defined(BSP_MCU_RX72M) || defined(BSP_MCU_RX72N) || defined(BSP_MCU_RX66N)\
                || defined(BSP_MCU_RX671))
            /* Clear any pending error interrupt */
            IR(RSPI1, SPEI1) = 0;
            #endif 
            if (0 == IR(RSPI1, SPTI1))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN1 == 1 */

#if RSPI_CFG_USE_CHAN2 == 1
        case 2:
            /* Clear any pending receive buffer full interrupts */
            IR(RSPI2, SPRI2) = 0;
            /* Clear any pending transmit buffer empty interrupts */
            IR(RSPI2, SPTI2) = 0;
            #ifdef BSP_MCU_RX671
            /* Clear any pending communication end interrupts */
            IR(RSPI2, SPCI2) = 0;
            #endif
            #if !(defined(BSP_MCU_RX65N)  || defined(BSP_MCU_RX72M) || defined(BSP_MCU_RX72N)\
                || defined(BSP_MCU_RX66N) || defined(BSP_MCU_RX671))
            /* Clear any pending error interrupt */
            IR(RSPI2, SPEI2) = 0;
            #endif
            if (0 == IR(RSPI2, SPTI2))
            {
                R_BSP_NOP();
            }
            break;
#endif /* RSPI_CFG_USE_CHAN2 == 1 */

        default:
            break;
    }
} /* End of function rspi_interrupts_clear(). */

/***********************************************************************************************************************
* Function Name: rspi_interrupts_enable
* Description  : Disable or enable RSPI interrupts.
* Arguments : channel -
*                 Which channel to use.
*             enabled-
*                 true = enable, false = disable.
* Return Value : none
***********************************************************************************************************************/
static void rspi_interrupts_enable(uint8_t channel, bool enabled)
{
#if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T \
||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
    #if (RSPI_CFG_USE_CHAN0 == 1) || (RSPI_CFG_USE_CHAN1 == 1) || (RSPI_CFG_USE_CHAN2 == 1)
        #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
        bsp_int_ctrl_t int_ctrl;
        #endif
    #endif
#endif

    switch (channel)
    {
#if RSPI_CFG_USE_CHAN0 == 1
        case 0:

            /* Disable or enable receive buffer full interrupt */
            if (enabled)
            {
                R_BSP_InterruptRequestEnable(VECT(RSPI0, SPRI0));
                R_BSP_InterruptRequestEnable(VECT(RSPI0, SPTI0));
                #if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
                R_BSP_InterruptRequestEnable(VECT(RSPI0, SPCI0));
                #endif
            }
            else
            {
                R_BSP_InterruptRequestDisable(VECT(RSPI0, SPTI0));
                R_BSP_InterruptRequestDisable(VECT(RSPI0, SPRI0));
                #if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
                R_BSP_InterruptRequestDisable(VECT(RSPI0, SPCI0));
                #endif
            }
            #if !(  defined(BSP_MCU_RX64M) || defined(BSP_MCU_RX71M) || defined(BSP_MCU_RX65N)\
                ||  defined(BSP_MCU_RX66T) || defined(BSP_MCU_RX72T) || defined(BSP_MCU_RX72M)\
                ||  defined(BSP_MCU_RX72N) || defined(BSP_MCU_RX66N) || defined(BSP_MCU_RX671)\
                ||  defined(BSP_MCU_RX660) || defined(BSP_MCU_RX26T))
            /* Disable or enable error interrupt and idle interrupt */
            if (enabled)
            {
                R_BSP_InterruptRequestEnable(VECT(RSPI0, SPEI0));

                /* if RSPI mode is master,enable SPII interrupt. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptRequestEnable(VECT(RSPI0, SPII0));
                }
            }
            else
            {
                R_BSP_InterruptRequestDisable(VECT(RSPI0, SPEI0));

                /* if RSPI mode is master,enable SPII interrupt. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptRequestDisable(VECT(RSPI0, SPII0));
                }
            }
            #endif
            if (0 == IEN(RSPI0, SPTI0))
            {
                R_BSP_NOP();
            }
            
            #if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T\
            ||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
            ||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
            if (enabled)
            {
                /* Register the error callback function with the BSP group interrupt handler. */
                R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI0_SPEI0, (bsp_int_cb_t)rspi_spei_grp_isr);

                /* Register the idle callback function with the BSP group interrupt handler. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI0_SPII0, (bsp_int_cb_t)rspi_spii_grp_isr);
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
                #endif
                /* Enable error interrupt source bit */
                ICU.GENAL0.BIT.EN17 = 1;

                /* Enable idle interrupt source bit */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    ICU.GENAL0.BIT.EN16 = 1;
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
                #endif
                if (0 == ICU.GENAL0.BIT.EN17)
                {
                    R_BSP_NOP();
                }

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    if (0 == ICU.GENAL0.BIT.EN16)
                    {
                        R_BSP_NOP();
                    }
                }
            }
            else
            {
                /* De-register the idle callback function with the BSP group interrupt handler. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI0_SPII0, FIT_NO_FUNC);
                }

                /* Disable error interrupt source bit */
                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
                #endif
                /* Enable error interrupt source bit */
                ICU.GENAL0.BIT.EN17 = 0;

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    ICU.GENAL0.BIT.EN16 = 0;
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
                #endif
                if (0 == ICU.GENAL0.BIT.EN17)
                {
                    R_BSP_NOP();
                }

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    if (0 == ICU.GENAL0.BIT.EN16)
                    {
                        R_BSP_NOP();
                    }
                }

                /* De-register the error callback function with the BSP group interrupt handler. */
                R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI0_SPEI0, FIT_NO_FUNC);
            }
            #endif /* defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T\
            ||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
            ||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T */
            break;
#endif /* RSPI_CFG_USE_CHAN0 == 1 */

#if RSPI_CFG_USE_CHAN1 == 1
        case 1:
            if (enabled)
            {
                R_BSP_InterruptRequestEnable(VECT(RSPI1,SPRI1));
                R_BSP_InterruptRequestEnable(VECT(RSPI1,SPTI1));
                #ifdef BSP_MCU_RX671   
                R_BSP_InterruptRequestEnable(VECT(RSPI1,SPCI1));
                #endif
            }
            else
            {
                R_BSP_InterruptRequestDisable(VECT(RSPI1,SPTI1));
                R_BSP_InterruptRequestDisable(VECT(RSPI1,SPRI1));
                #ifdef BSP_MCU_RX671
                R_BSP_InterruptRequestDisable(VECT(RSPI1,SPCI1));
                #endif
            }
            #if !(defined(BSP_MCU_RX64M) || defined(BSP_MCU_RX71M) || defined(BSP_MCU_RX65N)\
            || defined(BSP_MCU_RX72M) || defined(BSP_MCU_RX72N) || defined(BSP_MCU_RX66N)\
            || defined(BSP_MCU_RX671))
            /* Disable or enable error interrupt and idle interrupt */
            if (enabled)
            {
                R_BSP_InterruptRequestEnable(VECT(RSPI1,SPEI1));
                /* if RSPI mode is master,enable SPII interrupt. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptRequestEnable(VECT(RSPI1,SPII1));
                }
            }
            else
            {
                R_BSP_InterruptRequestDisable(VECT(RSPI1,SPEI1));
                /* if RSPI mode is master,enable SPII interrupt. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptRequestDisable(VECT(RSPI1,SPII1));
                }
            }
            #endif
            if (0 == IEN(RSPI1, SPTI1))
            {
                R_BSP_NOP();
            }

            #if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N\
            ||  defined BSP_MCU_RX72M ||  defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
            ||  defined BSP_MCU_RX671
            if (enabled)
            {
                /* Register the error callback function with the BSP group interrupt handler. */
                R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI1_SPEI1, (bsp_int_cb_t)rspi_spei_grp_isr);
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    /* Register the idle callback function with the BSP group interrupt handler. */
                    R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI1_SPII1, (bsp_int_cb_t)rspi_spii_grp_isr);
                }

                /* Enable error and idle interrupt source bit */
                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
                #endif

                ICU.GENAL0.BIT.EN19 = 1;

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    ICU.GENAL0.BIT.EN18 = 1;
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
                #endif
                if (0 == ICU.GENAL0.BIT.EN19)
                {
                    R_BSP_NOP();
                }

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    if (0 == ICU.GENAL0.BIT.EN18)
                    {
                        R_BSP_NOP();
                    }
                }
            }
            else
            {
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    /* De-register the idle callback function with the BSP group interrupt handler. */
                    R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI1_SPII1, FIT_NO_FUNC);
                }

                /* Disable error interrupt source bit */
                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
                #endif

                ICU.GENAL0.BIT.EN19 = 0;

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    ICU.GENAL0.BIT.EN18 = 0;
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
                #endif
                if (0 == ICU.GENAL0.BIT.EN19)
                {
                    R_BSP_NOP();
                }

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    if (0 == ICU.GENAL0.BIT.EN18)
                    {
                        R_BSP_NOP();
                    }
                }

                /* De-register the error callback function with the BSP group interrupt handler. */
                R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI1_SPEI1, FIT_NO_FUNC);
            }
            #endif /* defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N\
            ||  defined BSP_MCU_RX72M ||  defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
            ||  defined BSP_MCU_RX671 */
            break;
#endif /* RSPI_CFG_USE_CHAN1 == 1 */

#if RSPI_CFG_USE_CHAN2 == 1
        case 2:
            if (enabled)
            {
                R_BSP_InterruptRequestEnable(VECT(RSPI2,SPRI2));
                R_BSP_InterruptRequestEnable(VECT(RSPI2,SPTI2));
                #ifdef BSP_MCU_RX671
                R_BSP_InterruptRequestEnable(VECT(RSPI2,SPCI2));
                #endif
            }
            else
            {
                R_BSP_InterruptRequestDisable(VECT(RSPI2,SPTI2));
                R_BSP_InterruptRequestDisable(VECT(RSPI2,SPRI2));
                #ifdef BSP_MCU_RX671
                R_BSP_InterruptRequestDisable(VECT(RSPI2,SPCI2));
                #endif
            }

            #if !(defined(BSP_MCU_RX65N) || defined(BSP_MCU_RX72M) || defined(BSP_MCU_RX72N)\
            || defined(BSP_MCU_RX66N) || defined(BSP_MCU_RX671))
            if (enabled)
            {
                R_BSP_InterruptRequestEnable(VECT(RSPI2,SPEI2));
                /* if RSPI mode is master,enable SPII interrupt. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptRequestEnable(VECT(RSPI2,SPII2));
                }
            }
            else
            {
                R_BSP_InterruptRequestDisable(VECT(RSPI2,SPEI2));
                /* if RSPI mode is master,enable SPII interrupt. */
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    R_BSP_InterruptRequestDisable(VECT(RSPI2,SPII2));
                }
            }
            #endif
            if (0 == IEN(RSPI2, SPTI2))
            {
                R_BSP_NOP();
            }

            #if defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N\
            ||  defined BSP_MCU_RX66N || defined BSP_MCU_RX671
            if (enabled)
            {
                /* Register the error callback function with the BSP group interrupt handler. */
                R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI2_SPEI2, (bsp_int_cb_t)rspi_spei_grp_isr);

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    /* Register the idle callback function with the BSP group interrupt handler. */
                    R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI2_SPII2, (bsp_int_cb_t)rspi_spii_grp_isr);
                }

                /* Enable error interrupt source bit */
                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
                #endif

                ICU.GENAL0.BIT.EN21 = 1;

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    ICU.GENAL0.BIT.EN20 = 1;
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
                #endif
                if (0 == ICU.GENAL0.BIT.EN21)
                {
                    R_BSP_NOP();
                }

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    if (0 == ICU.GENAL0.BIT.EN20)
                    {
                        R_BSP_NOP();
                    }
                }
            }
            else
            {
                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    /* De-register the idle callback function with the BSP group interrupt handler. */
                    R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI2_SPII2, FIT_NO_FUNC);
                }

                /* Disable error interrupt source bit */
                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
                #endif

                ICU.GENAL0.BIT.EN21 = 0;

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    ICU.GENAL0.BIT.EN20 = 0;
                }

                #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
                R_BSP_InterruptControl(BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
                #endif
                if (0 == ICU.GENAL0.BIT.EN21)
                {
                    R_BSP_NOP();
                }

                if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
                {
                    if (0 == ICU.GENAL0.BIT.EN20)
                    {
                        R_BSP_NOP();
                    }
                }

                /* De-register the error callback function with the BSP group interrupt handler. */
                R_BSP_InterruptWrite(BSP_INT_SRC_AL0_RSPI2_SPEI2, FIT_NO_FUNC);
            }
            #endif /* defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N\
            ||  defined BSP_MCU_RX66N || defined BSP_MCU_RX671 */
            break;
#endif /* RSPI_CFG_USE_CHAN2 == 1 */

        default:
            break;
    }
} /* End of function rspi_interrupts_enable(). */

/**********************************************************************************************************************
 * Function Name: R_RSPI_GetVersion()
 *****************************************************************************************************************/ /**
 * @brief     This function returns the driver version number at runtime.
 * @return    Version number with major and minor version digits packed into a single 32-bit value.
 * @details   The function returns the version of this module. The version number is encoded such that the top two bytes
 *            are the major version number and the bottom two bytes are the minor version number.
 * @note      None.
 */
/**********************************************************************************************************************
 * Function Name: R_RSPI_GetVersion
 * Description  : .
 * Return Value : .
 *********************************************************************************************************************/
uint32_t R_RSPI_GetVersion(void)
{
    uint32_t version_number = 0;

    /* Bring in major version number. */
    version_number = ((uint16_t)RSPI_RX_VERSION_MAJOR) << 16;

    /* Bring in minor version number. */
    version_number |= (uint16_t)RSPI_RX_VERSION_MINOR;
    return version_number;
} /* End of function R_RSPI_GetVersion */

/**********************************************************************************************************************
 * Function Name: R_RSPI_SetLogHdlAddress()
 *****************************************************************************************************************/ /**
 * @brief     This function specifies the handler address for the LONGQ FIT module. Call this function when using error
 *            log acquisition processing.
 * @param[in] user_long_que
 *            Specify the handler address of the LONGQ FIT module.
 * @retval    RSPI_SUCCESS
 *             Successful operation
 * @details   The handler address of the LONGQ FIT module is set in the RSPI FIT module.\n
 *            It uses the LONGQ FIT module to perform preparatory processing for fetching the error log.\n
 *            Run this processing before calling R_RSPI_Open().
 * @note      Incorporate the LONGQ FIT module separately. Also, enable the macro RSPI_CFG_LONGQ_ENABLE in
 *            r_rspi_rx_config.h.\n
 *            If RSPI_CFG_LONGQ_ENABLE == 0 and this function is called, this function does nothing.
 */
/**********************************************************************************************************************
 * Function Name: R_RSPI_SetLogHdlAddress
 * Description  : .
 * Argument     : user_long_que
 * Return Value : .
 *********************************************************************************************************************/
rspi_err_t R_RSPI_SetLogHdlAddress(uint32_t user_long_que)
{
#if RSPI_CFG_LONGQ_ENABLE == 1
    p_rspi_long_que = (longq_hdl_t)user_long_que;
#endif
    return RSPI_SUCCESS;
} /* End of function R_RSPI_SetLogHdlAddress */

#if RSPI_CFG_LONGQ_ENABLE == 1
/*******************************************************************************
* Function Name: r_rspi_log
* Description  : Stores error information to LONGQ buffer.
* Arguments    : flg -
*                    Breakpoint processing
*                fid -
*                    RSPI driver file No.
*                line -
*                    RSPI driver line number
* Return Value : 0 -
*                    Successful operation
*                1 -
*                    Error
*******************************************************************************/
uint32_t r_rspi_log(uint32_t flg, uint32_t fid, uint32_t line)
{
    longq_err_t err;
    uint32_t    ul_tmp;

    /* Long to Byte */
    ul_tmp = 0;                                  // log     Reserved
    ul_tmp = (ul_tmp | (line << 8));             // log     LINE
    ul_tmp = (ul_tmp | (fid  << 21));            // log     FID FILE No.
    ul_tmp = (ul_tmp | (RSPI_DRIVER_ID << 27));  // log     FID DRIVER No.
    ul_tmp = (ul_tmp | (flg  << 31));            // log     Breakpoint processing

    err = R_LONGQ_Put(p_rspi_long_que, ul_tmp);
    if (err != LONGQ_SUCCESS)
    {
        return 1;
    }

    /* Breakpoint processing */
    if (0x80000000 == (ul_tmp & 0x80000000))
    {
        return 1;
    }
    return 0;
} /* End of function r_rspi_log */
#endif /* RSPI_CFG_LONGQ_ENABLE == 1 */

/******************************************************************************
* Function Name:    rspi_tx_common
* Description  :    common ISR handler for SPTI
* Arguments    :    channel - RSPI channel
* Return Value :    N/A
******************************************************************************/
static void rspi_tx_common(uint8_t channel)
{
    void *      psrc      = g_rspi_tcb[channel].psrc;
    uint16_t    tx_count  = g_rspi_tcb[channel].tx_count;
    uint8_t     data_size = g_rspi_tcb[channel].bytes_per_transfer;

    /* Service the hardware first to keep it busy. */
    /* Feed the TX. */
    if (tx_count < g_rspi_tcb[channel].xfr_length)   // Don't write transmit buffer more than length.
    {
        if (g_rspi_tcb[channel].do_tx)
        {
            /* Transmit the data. TX data register accessed in long words. */
            if (RSPI_BYTE_DATA == data_size)
            {
                /*Casting to uint8_t is valid*/
                (*g_rspi_channels[channel]).SPDR.LONG = ((uint8_t *)psrc)[tx_count];
            }
            else if (RSPI_WORD_DATA == data_size)
            {
                /*Casting to uint16_t is valid*/
                (*g_rspi_channels[channel]).SPDR.LONG = ((uint16_t *)psrc)[tx_count];
            }
            else /* Must be long data. if (RSPI_LONG_DATA == data_size) */
            {
                /*Casting to uint32_t is valid*/
                (*g_rspi_channels[channel]).SPDR.LONG = ((uint32_t *)psrc)[tx_count];
            }
        }
        else /* Must be RX only mode, so transmit dummy data for clocking.*/
        {
            /* TX data register accessed in long words. */
            (*g_rspi_channels[channel]).SPDR.LONG = RSPI_CFG_DUMMY_TXDATA;
        }
        g_rspi_tcb[channel].tx_count++;
    }

    else
    {
        /* Last data was transferred. */
        (*g_rspi_channels[channel]).SPCR.BIT.SPTIE = 0;  // Disable SPTI interrupt.
        #if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
        (*g_rspi_channels[channel]).SPCR3.BIT.SPCIE = 1; // Enable SPCI interrupt.
        #endif
        /* If RSPI MODE are master mode, execute the following code. */
        if (1 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
        {
            (*g_rspi_channels[channel]).SPCR2.BIT.SPIIE = 1; // Enable SPII interrupt.
        }
    }
} /* End of function rspi_tx_common */

/******************************************************************************
* Function Name:    rspi_rx_common
* Description  :    common ISR handler for  SPRI
* Arguments    :    channel - RSPI channel
* Return Value :    N/A
******************************************************************************/
static void rspi_rx_common(uint8_t channel)
{

    void *      pdest     = g_rspi_tcb[channel].pdest;
    uint16_t    rx_count  = g_rspi_tcb[channel].rx_count;
    uint8_t     data_size = g_rspi_tcb[channel].bytes_per_transfer;
    uint32_t    rx_data   = g_rxdata[channel];

    if (g_rspi_tcb[channel].do_rx_now)
    {
        if (RSPI_BYTE_DATA == data_size)
        {
            /*Casting to uint8_t is valid*/
            ((uint8_t *)pdest)[rx_count-1] = (uint8_t)rx_data;
        }
        else if (RSPI_WORD_DATA == data_size)
        {
#if RSPI_CFG_MASK_UNUSED_BITS == (1)
            /* Clear unused upper bits of non-standard bit length data transfers. */
            rx_data = (rx_data & g_rspi_tcb[channel].unused_bits_mask);
#endif
            /*Cast to uint16_t valid*/
            ((uint16_t *)pdest)[rx_count-1] = (uint16_t)rx_data;
        }
        else  /* Must be long data. if (RSPI_LONG_DATA == data_size) */
        {
#if RSPI_CFG_MASK_UNUSED_BITS == (1)
            /* Clear unused upper bits of non-standard bit length data transfers. */
            rx_data &= g_rspi_tcb[channel].unused_bits_mask;
#endif

            /*Casting to uint32_t is valid*/
            ((uint32_t *)pdest)[rx_count-1] = rx_data;
        }
    }

    /* Check for last data.  */
    if (rx_count == g_rspi_tcb[channel].xfr_length)
    {
        /* Last data was transferred. */
#if RSPI_CFG_HIGH_SPEED_READ == 1
        (*g_rspi_channels[channel]).SPCR.BIT.SPTIE = 0;  // Disable SPTI interrupt.
#endif
        (*g_rspi_channels[channel]).SPCR.BIT.SPRIE = 0;  // Disable SPRI interrupt.

        /* In IDLE interrupt enabled, if RSPI MODE are slave mode, execute the following code. */
        if (0 == ((*g_rspi_channels[channel]).SPCR.BIT.MSTR))
        {
            (*g_rspi_channels[channel]).SPCR.BIT.SPE   = 0;  // Disable RSPI.
            if (0 == (*g_rspi_channels[channel]).SPCR.BIT.SPE)
            {
                R_BSP_NOP();
            }

            #if RSPI_CFG_REQUIRE_LOCK == 1
            /* Release lock for this channel. */
            R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
            #endif

            /* Transfer complete. Call the user callback function passing pointer to the result structure. */
            if ((FIT_NO_FUNC != g_rspi_handles[channel].pcallback) && (NULL != g_rspi_handles[channel].pcallback))
            {
                g_rspi_cb_data[channel].handle     = &(g_rspi_handles[channel]);
                g_rspi_cb_data[channel].event_code = RSPI_EVT_TRANSFER_COMPLETE;
                g_rspi_handles[channel].pcallback((void*)&(g_rspi_cb_data[channel]));
            }
        }
    }
} /* End of function rspi_rx_common */

#if RSPI_CFG_USE_CHAN0 == 1
R_BSP_PRAGMA_STATIC_INTERRUPT (rspi_spri0_isr, VECT(RSPI0, SPRI0))

/******************************************************************************
* Function Name:    rspi_spri0_isr
* Description  :    RSPI SPRI receive buffer full ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spri0_isr(void)
{
    if (RSPI_TRANS_MODE_SW == g_rspi_tcb[0].data_tran_mode)
    {
        g_rxdata[0] = (*g_rspi_channels[0]).SPDR.LONG; // Need to read RX data reg ASAP.
        g_rspi_tcb[0].rx_count++;
        #if RSPI_CFG_HIGH_SPEED_READ == 0
        rspi_tx_common(0);
        #endif
        rspi_rx_common(0);
    }
    else
    {
        R_RSPI_IntSpriIerClear(&g_rspi_handles[0]);
        R_RSPI_DisableRSPI(&g_rspi_handles[0]);

        /* Transfer complete. Call the user callback function passing pointer to the result structure. */
        if ((FIT_NO_FUNC != g_rspi_handles[0].pcallback) && (NULL != g_rspi_handles[0].pcallback))
        {
            g_rspi_cb_data[0].handle     = &(g_rspi_handles[0]);
            g_rspi_cb_data[0].event_code = RSPI_EVT_TRANSFER_COMPLETE;

            /* Casting to void* is valid */
            g_rspi_handles[0].pcallback((void*)&(g_rspi_cb_data[0]));
        }
    }
} /* End of function rspi_spri0_isr */
#endif /* RSPI_CFG_USE_CHAN0 == 1 */

#if RSPI_CFG_USE_CHAN1 == 1
R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spri1_isr, VECT(RSPI1, SPRI1))
/******************************************************************************
* Function Name:    rspi_spri1_isr
* Description  :    RSPI SPRI receive buffer full ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spri1_isr(void)
{
    if (RSPI_TRANS_MODE_SW == g_rspi_tcb[1].data_tran_mode)
    {
        g_rxdata[1] = (*g_rspi_channels[1]).SPDR.LONG; // Need to read RX data reg ASAP.
        g_rspi_tcb[1].rx_count++;
        #if RSPI_CFG_HIGH_SPEED_READ == 0
        rspi_tx_common(1);
        #endif
        rspi_rx_common(1);
    }
    else
    {
        R_RSPI_IntSpriIerClear(&g_rspi_handles[1]);
        R_RSPI_DisableRSPI(&g_rspi_handles[1]);
        /* Transfer complete. Call the user callback function passing pointer to the result structure. */
        if ((FIT_NO_FUNC != g_rspi_handles[1].pcallback) && (NULL != g_rspi_handles[1].pcallback))
        {
            g_rspi_cb_data[1].handle = &(g_rspi_handles[1]);
            g_rspi_cb_data[1].event_code = RSPI_EVT_TRANSFER_COMPLETE;
            g_rspi_handles[1].pcallback((void*)&(g_rspi_cb_data[1]));
        }
    }
} /* End of function rspi_spri1_isr */
#endif /* RSPI_CFG_USE_CHAN1 == 1 */

#if RSPI_CFG_USE_CHAN2 == 1
R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spri2_isr, VECT(RSPI2, SPRI2))
/******************************************************************************
* Function Name:    rspi_spri2_isr
* Description  :    RSPI SPRI receive buffer full ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spri2_isr(void)
{
    if (RSPI_TRANS_MODE_SW == g_rspi_tcb[2].data_tran_mode)
    {
        g_rxdata[2] = (*g_rspi_channels[2]).SPDR.LONG; // Need to read RX data reg ASAP.
        g_rspi_tcb[2].rx_count++;
        #if RSPI_CFG_HIGH_SPEED_READ == 0
        rspi_tx_common(2);
        #endif
        rspi_rx_common(2);
    }
    else
    {
        R_RSPI_IntSpriIerClear(&g_rspi_handles[2]);
        R_RSPI_DisableRSPI(&g_rspi_handles[2]);
        /* Transfer complete. Call the user callback function passing pointer to the result structure. */
        if ((FIT_NO_FUNC != g_rspi_handles[2].pcallback) && (NULL != g_rspi_handles[2].pcallback))
        {
            g_rspi_cb_data[2].handle = &(g_rspi_handles[2]);
            g_rspi_cb_data[2].event_code = RSPI_EVT_TRANSFER_COMPLETE;
            g_rspi_handles[2].pcallback((void*)&(g_rspi_cb_data[2]));
        }
    }
} /* End of function rspi_spri2_isr */
#endif /* RSPI_CFG_USE_CHAN2 == 1 */

#if RSPI_CFG_USE_CHAN0 == 1
R_BSP_PRAGMA_STATIC_INTERRUPT (rspi_spti0_isr, VECT(RSPI0, SPTI0))

/******************************************************************************
* Function Name:    rspi_spti0_isr
* Description  :    RSPI SPTI transmit buffer empty ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spti0_isr(void)
{
    if (RSPI_TRANS_MODE_SW == g_rspi_tcb[0].data_tran_mode)
    {
        if (0 == g_rspi_tcb[0].tx_count)
        {
            g_rxdata[0] = RSPI0.SPDR.LONG; // Read rx-data register into temp buffer.
        }

        /* If master mode then disable further SPTI interrupts on first transmit.
         * If slave mode then we do two transmits to fill the double buffer,
         * then disable SPTI interrupts.
         * The receive interrupt will handle any remaining data. */
        #if RSPI_CFG_HIGH_SPEED_READ == 0
        if ((RSPI0.SPCR.BIT.MSTR) || (g_rspi_tcb[0].tx_count > 0))
        {
            RSPI0.SPCR.BIT.SPTIE = 0;  // Disable SPTI interrupt.
            if (0 == RSPI0.SPCR.BIT.SPTIE)
            {
                R_BSP_NOP();
            }
        }
        #endif
        rspi_tx_common(0);

        if (g_rspi_tcb[0].transfer_mode & RSPI_DO_RX)
        {
            /* Count was incremented in the call to rspi_tx_rx_common. */
            if ((RSPI0.SPCR.BIT.MSTR) || (g_rspi_tcb[0].tx_count > 1))
            {
                g_rspi_tcb[0].do_rx_now = true; // Enables saving of receive data on next receive interrupt.
            }
        }
    }
    else
    {
        R_RSPI_DisableSpti(&g_rspi_handles[0]);
        R_RSPI_IntSptiIerClear(&g_rspi_handles[0]);
    }
} /* End of function rspi_spti0_isr */
#endif /* RSPI_CFG_USE_CHAN0 == 1 */

#if RSPI_CFG_USE_CHAN1 == 1
R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spti1_isr, VECT(RSPI1, SPTI1))
/******************************************************************************
* Function Name:    rspi_spti1_isr
* Description  :    RSPI SPTI transmit buffer empty ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spti1_isr(void)
{
    if (RSPI_TRANS_MODE_SW == g_rspi_tcb[1].data_tran_mode)
    {
        if (0 == g_rspi_tcb[1].tx_count)
        {
            g_rxdata[1] = RSPI1.SPDR.LONG; // Read rx-data register into temp buffer.
        }

        /* If master mode then disable further SPTI interrupts on first transmit.
         * If slave mode then we do two transmits to fill the double buffer,
         * then disable SPTI interrupts.
         * The receive interrupt will handle any remaining data. */
        #if RSPI_CFG_HIGH_SPEED_READ == 0
        if ((RSPI1.SPCR.BIT.MSTR) || (g_rspi_tcb[1].tx_count > 0))
        {
            RSPI1.SPCR.BIT.SPTIE = 0;  // Disable SPTI interrupt.
            if (0 == RSPI1.SPCR.BIT.SPTIE)
            {
                R_BSP_NOP();
            }
        }
        #endif
        rspi_tx_common(1);

        if (g_rspi_tcb[1].transfer_mode & RSPI_DO_RX)
        {
            /* Count was incremented in the call to rspi_tx_rx_common. */
            if ((RSPI1.SPCR.BIT.MSTR) || (g_rspi_tcb[1].tx_count > 1))
            {
                g_rspi_tcb[1].do_rx_now = true; // Enables saving of receive data on next receive interrupt.
            }
        }
    }
    else
    {
        R_RSPI_DisableSpti(&g_rspi_handles[1]);
        R_RSPI_IntSptiIerClear(&g_rspi_handles[1]);
    }
} /* End of function rspi_spti1_isr */
#endif /* RSPI_CFG_USE_CHAN1 == 1 */

#if RSPI_CFG_USE_CHAN2 == 1
R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spti2_isr, VECT(RSPI2, SPTI2))
/******************************************************************************
* Function Name:    rspi_spti2_isr
* Description  :    RSPI SPTI transmit buffer empty ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spti2_isr(void)
{
    if (RSPI_TRANS_MODE_SW == g_rspi_tcb[2].data_tran_mode)
    {
        if (0 == g_rspi_tcb[2].tx_count)
        {
            g_rxdata[2] = RSPI2.SPDR.LONG; // Read rx-data register into temp buffer.
        }

        /* If master mode then disable further SPTI interrupts on first transmit.
         * If slave mode then we do two transmits to fill the double buffer,
         * then disable SPTI interrupts.
         * The receive interrupt will handle any remaining data. */
        #if RSPI_CFG_HIGH_SPEED_READ == 0
        if ((RSPI2.SPCR.BIT.MSTR) || (g_rspi_tcb[2].tx_count > 0))
        {
            RSPI2.SPCR.BIT.SPTIE = 0;  // Disable SPTI interrupt.
            if (0 == RSPI2.SPCR.BIT.SPTIE)
            {
                R_BSP_NOP();
            }
        }
        #endif
        rspi_tx_common(2);

        if (g_rspi_tcb[2].transfer_mode & RSPI_DO_RX)
        {
            /* Count was incremented in the call to rspi_tx_rx_common. */
            if ((RSPI2.SPCR.BIT.MSTR) || (g_rspi_tcb[2].tx_count > 1))
            {
                g_rspi_tcb[2].do_rx_now = true; // Enables saving of receive data on next receive interrupt.
            }
        }
    }
    else
    {
        R_RSPI_DisableSpti(&g_rspi_handles[2]);
        R_RSPI_IntSptiIerClear(&g_rspi_handles[2]);
    }
} /* End of function rspi_spti2_isr */
#endif /* RSPI_CFG_USE_CHAN2 == 1 */

/******************************************************************************
* Function Name:    rspi_spei_isr_common
* Description  :    common ISR handler for SPEI RSPI-error
* Arguments    :    RSPI channel
* Return Value :    N/A
******************************************************************************/
static void rspi_spei_isr_common(uint8_t channel)
{
    uint8_t    status_flags = (*g_rspi_channels[channel]).SPSR.BYTE;
    rspi_evt_t event        = RSPI_EVT_ERR_UNDEF;

    /* Identify and clear error condition. */
    if (status_flags & RSPI_SPSR_OVRF) // Overrun error.
    {
        if (RSPI_EVT_ERR_UNDEF == event)
        {
            event = RSPI_EVT_ERR_READ_OVF;
        }

        /* Clear error source: OVRF flag. */
        (*g_rspi_channels[channel]).SPSR.BIT.OVRF = 0;
    }
    
    if (status_flags & RSPI_SPSR_MODF)
    {
        if (status_flags & RSPI_SPSR_UDRF)
        {
            if (RSPI_EVT_ERR_UNDEF == event)
            {
                event = RSPI_EVT_ERR_UNDER_RUN;
            }

            /* Clear error source: MODF flag and UDRF. */
            (*g_rspi_channels[channel]).SPSR.BYTE &= RSPI_SPSR_MODF_UDRF_MASK;
        }
        else
        {
            if (RSPI_EVT_ERR_UNDEF == event)
            {
                event = RSPI_EVT_ERR_MODE_FAULT;
            }

            /* Clear error source: MODF flag. */
            (*g_rspi_channels[channel]).SPSR.BIT.MODF = 0;
        }
    }
    
    if (status_flags & RSPI_SPSR_PERF)
    {
        if (RSPI_EVT_ERR_UNDEF == event)
        {
            event = RSPI_EVT_ERR_PARITY;
        }

        /* Clear error source: PERF flag. */
        (*g_rspi_channels[channel]).SPSR.BIT.PERF = 0;
    }

    g_rspi_cb_data[channel].event_code = event;

    /* Disable the RSPI operation. */
    (*g_rspi_channels[channel]).SPCR.BYTE &= (uint8_t)(~((RSPI_SPCR_SPTIE | RSPI_SPCR_SPRIE) | RSPI_SPCR_SPE));
    if (0 == (*g_rspi_channels[channel]).SPCR.BYTE)
    {
        R_BSP_NOP();
    }
#if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
    /* Disable communication end interrupt requests of the RSPI. */
    (*g_rspi_channels[channel]).SPCR3.BIT.SPCIE = 0;
#endif
    /* Disable idle interrupt requests of the RSPI. */
    (*g_rspi_channels[channel]).SPCR2.BIT.SPIIE = 0;

#if RSPI_CFG_REQUIRE_LOCK == 1
    /* Release lock for this channel. */
    R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
#endif

    /* Call the user callback function passing pointer to the result structure. */
    if ((FIT_NO_FUNC != g_rspi_handles[channel].pcallback) && (NULL != g_rspi_handles[channel].pcallback))
    {
        g_rspi_cb_data[channel].handle = &(g_rspi_handles[channel]);
        g_rspi_handles[channel].pcallback((void*)&(g_rspi_cb_data[channel])); // Casting to void* is valid.
    }
} /* End of function rspi_spei_isr_common */

/******************************************************************************
* Function Name:    rspi_spei0_isr, rspi_spei1_isr, rspi_spei2_isr
* Description  :    RSPI SPEI RSPI-error ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
#if !(defined(BSP_MCU_RX64M) || defined(BSP_MCU_RX65N) || defined(BSP_MCU_RX66T) || defined(BSP_MCU_RX71M) \
||  defined(BSP_MCU_RX72T) || defined(BSP_MCU_RX72M) || defined(BSP_MCU_RX72N) || defined(BSP_MCU_RX66N)\
||  defined(BSP_MCU_RX671) || defined(BSP_MCU_RX660) || defined(BSP_MCU_RX26T))

    #if RSPI_CFG_USE_CHAN0 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT (rspi_spei0_isr, VECT(RSPI0, SPEI0))

/**********************************************************************************************************************
 * Function Name: rspi_spei0_isr
 * Description  : .
 * Return Value : .
 *********************************************************************************************************************/
R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spei0_isr(void)
    {
        rspi_spei_isr_common(0);
    } /* End of function rspi_spei0_isr */
    #endif

    #if RSPI_CFG_USE_CHAN1 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spei1_isr, VECT(RSPI1, SPEI1))
    R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spei1_isr(void)
    {
        rspi_spei_isr_common(1);
    } /* End of function rspi_spei1_isr */
    #endif

    #if RSPI_CFG_USE_CHAN2 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spei2_isr, VECT(RSPI2, SPEI2))
    R_BSP_ATTRIB_STATIC_INTERRUPT void rspi_spei2_isr(void)
    {
        rspi_spei_isr_common(2);
    } /* End of function rspi_spei2_isr */
    #endif
#endif


#if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T \
||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
/******************************************************************************
* Function Name:    rspi_spei_grp_isr
* Description  :    BSP group interrupt handler for register the error callback function
* Arguments    :    pdata
* Return Value :    N/A
******************************************************************************/
static void rspi_spei_grp_isr(void *pdata)
{
    /* Called from BSP group interrupt handler. */
    #if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T \
    ||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
    ||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
        #if RSPI_CFG_USE_CHAN0 == 1
        if (IS(RSPI0, SPEI0))
        {
            rspi_spei_isr_common(0);
        }
        #endif
    #endif

    #if defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N \
    ||  defined BSP_MCU_RX66N || defined BSP_MCU_RX671
        #if RSPI_CFG_USE_CHAN1 == 1
        if (IS(RSPI1, SPEI1))
        {
            rspi_spei_isr_common(1);
        }
        #endif
    #endif
    
    #if defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
    ||  defined BSP_MCU_RX671
        #if RSPI_CFG_USE_CHAN2 == 1
        if (IS(RSPI2, SPEI2))
        {
            rspi_spei_isr_common(2);
        }
        #endif
    #endif

} /* End of function rspi_spei_grp_isr */
#endif


#if defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
/******************************************************************************
* Function Name:    rspi_spci_isr_common
* Description  :    common ISR handler for SPCI RSPI Communication End
* Arguments    :    RSPI channel
* Return Value :    N/A
******************************************************************************/
static void rspi_spci_isr_common(uint8_t channel)
{
    uint8_t    status_flags = (*g_rspi_channels[channel]).SPSR.BYTE;
    rspi_evt_t event        = RSPI_EVT_ERR_UNDEF;

    g_rspi_cb_data[channel].event_code = event;
    if (status_flags & RSPI_SPSR_SPCF)
    {
        /* Clear Communication End Flag: SPCF flag. */
        (*g_rspi_channels[channel]).SPSR.BIT.SPCF = 0;

        /* Disable communication end interrupt requests of the RSPI. */
        (*g_rspi_channels[channel]).SPCR3.BIT.SPCIE = 0;

        /* Disable RSPI. */
        (*g_rspi_channels[channel]).SPCR.BIT.SPE = 0;
        if (0 == (*g_rspi_channels[channel]).SPCR.BIT.SPE)
        {
            R_BSP_NOP();
        }

        #if RSPI_CFG_REQUIRE_LOCK == 1
        /* Release lock for this channel. */
        R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
        #endif
        /* Transfer complete. Call the user callback function passing pointer to the result structure. */
        if ((FIT_NO_FUNC != g_rspi_handles[channel].pcallback) && (NULL != g_rspi_handles[channel].pcallback))
        {
            g_rspi_cb_data[channel].handle = &(g_rspi_handles[channel]);
            g_rspi_cb_data[channel].event_code = RSPI_EVT_TRANSFER_COMPLETE;
            g_rspi_handles[channel].pcallback((void*)&(g_rspi_cb_data[channel])); // Casting to void* is valid.
        }
    }
} /* End of function rspi_spci_isr_common() */

/******************************************************************************
* Function Name:    rspi_spci0_isr, rspi_spci1_isr, rspi_spci2_isr
* Description  :    RSPI SPCI Communication End ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
    #if RSPI_CFG_USE_CHAN0 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spci0_isr, VECT(RSPI0, SPCI0))
    R_BSP_ATTRIB_INTERRUPT void rspi_spci0_isr(void)
    {
        rspi_spci_isr_common(0);
    } /* End of function rspi_spci0_isr */
    #endif

    #if RSPI_CFG_USE_CHAN1 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spci1_isr, VECT(RSPI1, SPCI1))
    R_BSP_ATTRIB_INTERRUPT void rspi_spci1_isr(void)
    {
        rspi_spci_isr_common(1);
    } /* End of function rspi_spci1_isr */
    #endif

    #if RSPI_CFG_USE_CHAN2 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spci2_isr, VECT(RSPI2, SPCI2))
    R_BSP_ATTRIB_INTERRUPT void rspi_spci2_isr(void)
    {
        rspi_spci_isr_common(2);
    } /* End of function rspi_spci2_isr */
    #endif
#endif /* defined BSP_MCU_RX671 || defined BSP_MCU_RX26T */


/******************************************************************************
* Function Name:    rspi_spii_isr_common
* Description  :    common ISR handler for IDLE RSPI Communication
* Arguments    :    RSPI channel
* Return Value :    N/A
******************************************************************************/
static void rspi_spii_isr_common(uint8_t channel)
{
    uint8_t    status_flags = (*g_rspi_channels[channel]).SPSR.BYTE;
    rspi_evt_t event        = RSPI_EVT_ERR_UNDEF;

    g_rspi_cb_data[channel].event_code = event;
    if ((status_flags & RSPI_SPSR_IDLNF) == 0x00)
    {
        /* Disable idle interrupt requests of the RSPI. */
        (*g_rspi_channels[channel]).SPCR2.BIT.SPIIE = 0;

        /* Disable RSPI. */
        (*g_rspi_channels[channel]).SPCR.BIT.SPE = 0;
        if (0 == (*g_rspi_channels[channel]).SPCR.BIT.SPE)
        {
            R_BSP_NOP();
        }

        #if RSPI_CFG_REQUIRE_LOCK == 1
        /* Release lock for this channel. */
        R_BSP_HardwareUnlock((mcu_lock_t)(BSP_LOCK_RSPI0 + channel));
        #endif

        /* Transfer complete. Call the user callback function passing pointer to the result structure. */
        if ((FIT_NO_FUNC != g_rspi_handles[channel].pcallback) && (NULL != g_rspi_handles[channel].pcallback))
        {
            g_rspi_cb_data[channel].handle     = &(g_rspi_handles[channel]);
            g_rspi_cb_data[channel].event_code = RSPI_EVT_TRANSFER_COMPLETE;
            g_rspi_handles[channel].pcallback((void*)&(g_rspi_cb_data[channel])); // Casting to void* is valid.
        }
    }
} /* End of function rspi_spii_isr_common() */


#if !(defined(BSP_MCU_RX64M) || defined(BSP_MCU_RX65N) || defined(BSP_MCU_RX66T)\
|| defined(BSP_MCU_RX71M) || defined(BSP_MCU_RX72T) || defined(BSP_MCU_RX72M)\
|| defined(BSP_MCU_RX72N) || defined(BSP_MCU_RX66N) || defined(BSP_MCU_RX671)\
|| defined(BSP_MCU_RX660) || defined(BSP_MCU_RX26T))
/******************************************************************************
* Function Name:    rspi_spii0_isr, rspi_spii1_isr, rspi_spii2_isr
* Description  :    RSPI SPEI IDLE ISR.
*                   Each ISR calls a common function but passes its channel number.
* Arguments    :    N/A
* Return Value :    N/A
******************************************************************************/
    #if RSPI_CFG_USE_CHAN0 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT (rspi_spii0_isr, VECT(RSPI0, SPII0))

/**********************************************************************************************************************
 * Function Name: rspi_spii0_isr
 * Description  : .
 * Return Value : .
 *********************************************************************************************************************/
R_BSP_ATTRIB_INTERRUPT void rspi_spii0_isr(void)
    {
        rspi_spii_isr_common(0);
    } /* End of function rspi_spii0_isr */
    #endif

    #if RSPI_CFG_USE_CHAN1 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spii1_isr, VECT(RSPI1, SPII1))
    R_BSP_ATTRIB_INTERRUPT void rspi_spii1_isr(void)
    {
        rspi_spii_isr_common(1);
    } /* End of function rspi_spii1_isr */
    #endif

    #if RSPI_CFG_USE_CHAN2 == 1
    R_BSP_PRAGMA_STATIC_INTERRUPT(rspi_spii2_isr, VECT(RSPI2, SPII2))
    R_BSP_ATTRIB_INTERRUPT void rspi_spii2_isr(void)
    {
        rspi_spii_isr_common(2);
    } /* End of function rspi_spii2_isr */
    #endif
#endif


#if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T\
||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N\
||  defined BSP_MCU_RX671 || defined BSP_MCU_RX660 || defined BSP_MCU_RX26T
/******************************************************************************
* Function Name:    rspi_spii_grp_isr
* Description  :    BSP group interrupt handler for register the idle callback function
* Arguments    :    pdata
* Return Value :    N/A
******************************************************************************/
static void rspi_spii_grp_isr(void *pdata)
{
    /* Called from BSP group interrupt handler. */
    #if defined BSP_MCU_RX64M || defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX66T \
    ||  defined BSP_MCU_RX72T || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
    ||  defined BSP_MCU_RX660 || defined BSP_MCU_RX671 || defined BSP_MCU_RX26T
        #if RSPI_CFG_USE_CHAN0 == 1
        if (IS(RSPI0, SPII0))
        {
            rspi_spii_isr_common(0);
        }
        #endif
    #endif

    #if defined BSP_MCU_RX71M || defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N \
    ||  defined BSP_MCU_RX66N || defined BSP_MCU_RX671
        #if RSPI_CFG_USE_CHAN1 == 1
        if (IS(RSPI1, SPII1))
        {
            rspi_spii_isr_common(1);
        }
        #endif
    #endif
    
    #if defined BSP_MCU_RX65N || defined BSP_MCU_RX72M || defined BSP_MCU_RX72N || defined BSP_MCU_RX66N \
    || defined BSP_MCU_RX671
        #if RSPI_CFG_USE_CHAN2 == 1
        if (IS(RSPI2, SPII2))
        {
            rspi_spii_isr_common(2);
        }
        #endif
    #endif
} /* End of function rspi_spii_grp_isr  */
#endif
