Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 17:10:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.833        0.000                      0                  153        0.263        0.000                      0                  153        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.833        0.000                      0                  153        0.263        0.000                      0                  153        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 U_Btn_Debounce_RUN_STOP/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_RUN_STOP/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.090ns (26.347%)  route 3.047ns (73.653%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    U_Btn_Debounce_RUN_STOP/CLK
    SLICE_X48Y11         FDCE                                         r  U_Btn_Debounce_RUN_STOP/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_Btn_Debounce_RUN_STOP/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.381    U_Btn_Debounce_RUN_STOP/counter[12]
    SLICE_X48Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.680 r  U_Btn_Debounce_RUN_STOP/counter[16]_i_5/O
                         net (fo=1, routed)           0.579     7.259    U_Btn_Debounce_RUN_STOP/counter[16]_i_5_n_0
    SLICE_X48Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  U_Btn_Debounce_RUN_STOP/counter[16]_i_4/O
                         net (fo=1, routed)           0.425     7.808    U_Btn_Debounce_RUN_STOP/counter[16]_i_4_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.932 f  U_Btn_Debounce_RUN_STOP/counter[16]_i_2/O
                         net (fo=17, routed)          1.169     9.101    U_Btn_Debounce_RUN_STOP/r_1khz_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.225 r  U_Btn_Debounce_RUN_STOP/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.225    U_Btn_Debounce_RUN_STOP/counter_1[13]
    SLICE_X48Y12         FDCE                                         r  U_Btn_Debounce_RUN_STOP/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.447    14.788    U_Btn_Debounce_RUN_STOP/CLK
    SLICE_X48Y12         FDCE                                         r  U_Btn_Debounce_RUN_STOP/counter_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y12         FDCE (Setup_fdce_C_D)        0.031    15.058    U_Btn_Debounce_RUN_STOP/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 U_Btn_Debounce_RUN_STOP/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_RUN_STOP/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 1.118ns (26.842%)  route 3.047ns (73.158%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    U_Btn_Debounce_RUN_STOP/CLK
    SLICE_X48Y11         FDCE                                         r  U_Btn_Debounce_RUN_STOP/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  U_Btn_Debounce_RUN_STOP/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.381    U_Btn_Debounce_RUN_STOP/counter[12]
    SLICE_X48Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.680 r  U_Btn_Debounce_RUN_STOP/counter[16]_i_5/O
                         net (fo=1, routed)           0.579     7.259    U_Btn_Debounce_RUN_STOP/counter[16]_i_5_n_0
    SLICE_X48Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  U_Btn_Debounce_RUN_STOP/counter[16]_i_4/O
                         net (fo=1, routed)           0.425     7.808    U_Btn_Debounce_RUN_STOP/counter[16]_i_4_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.932 f  U_Btn_Debounce_RUN_STOP/counter[16]_i_2/O
                         net (fo=17, routed)          1.169     9.101    U_Btn_Debounce_RUN_STOP/r_1khz_0
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.152     9.253 r  U_Btn_Debounce_RUN_STOP/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.253    U_Btn_Debounce_RUN_STOP/counter_1[15]
    SLICE_X48Y12         FDCE                                         r  U_Btn_Debounce_RUN_STOP/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.447    14.788    U_Btn_Debounce_RUN_STOP/CLK
    SLICE_X48Y12         FDCE                                         r  U_Btn_Debounce_RUN_STOP/counter_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y12         FDCE (Setup_fdce_C_D)        0.075    15.102    U_Btn_Debounce_RUN_STOP/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.021ns (25.390%)  route 3.000ns (74.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    U_Tick_100hz/CLK
    SLICE_X54Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  U_Tick_100hz/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.829     6.398    U_Tick_100hz/r_counter[19]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.295     6.693 f  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.282     6.975    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.099 f  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.748     7.847    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.971 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=20, routed)          1.141     9.111    U_Tick_100hz/r_tick_100hz
    SLICE_X52Y10         FDCE                                         r  U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.450    14.791    U_Tick_100hz/CLK
    SLICE_X52Y10         FDCE                                         r  U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y10         FDCE (Setup_fdce_C_D)       -0.031    14.985    U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.199ns (29.466%)  route 2.870ns (70.534%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.559     5.080    U_Counter_Tick/CLK
    SLICE_X48Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=9, routed)           0.867     6.367    U_Counter_Tick/counter_reg[12]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.324     6.691 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.989     7.680    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.332     8.012 r  U_Counter_Tick/counter_reg[13]_i_2/O
                         net (fo=14, routed)          1.013     9.025    U_Counter_Tick/counter_reg[13]_i_2_n_0
    SLICE_X48Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  U_Counter_Tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.149    U_Counter_Tick/counter_next[2]
    SLICE_X48Y16         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.444    14.785    U_Counter_Tick/CLK
    SLICE_X48Y16         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDCE (Setup_fdce_C_D)        0.029    15.053    U_Counter_Tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 U_60_Tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_60_Tick/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.249ns (30.408%)  route 2.859ns (69.592%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.566     5.087    U_60_Tick/CLK
    SLICE_X50Y14         FDCE                                         r  U_60_Tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_60_Tick/counter_reg_reg[7]/Q
                         net (fo=16, routed)          1.115     6.680    U_60_Tick/Q[5]
    SLICE_X53Y13         LUT5 (Prop_lut5_I3_O)        0.321     7.001 r  U_60_Tick/counter_reg[12]_i_4/O
                         net (fo=1, routed)           0.736     7.737    U_60_Tick/counter_reg[12]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.326     8.063 r  U_60_Tick/counter_reg[12]_i_3/O
                         net (fo=13, routed)          1.008     9.071    U_60_Tick/counter_reg[12]_i_3_n_0
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.195 r  U_60_Tick/counter_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.195    U_60_Tick/counter_reg[10]_i_1__0_n_0
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446    14.787    U_60_Tick/CLK
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[10]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDCE (Setup_fdce_C_D)        0.077    15.103    U_60_Tick/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.227ns (29.948%)  route 2.870ns (70.052%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.559     5.080    U_Counter_Tick/CLK
    SLICE_X48Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=9, routed)           0.867     6.367    U_Counter_Tick/counter_reg[12]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.324     6.691 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=1, routed)           0.989     7.680    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.332     8.012 r  U_Counter_Tick/counter_reg[13]_i_2/O
                         net (fo=14, routed)          1.013     9.025    U_Counter_Tick/counter_reg[13]_i_2_n_0
    SLICE_X48Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.177 r  U_Counter_Tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.177    U_Counter_Tick/counter_next[3]
    SLICE_X48Y16         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.444    14.785    U_Counter_Tick/CLK
    SLICE_X48Y16         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDCE (Setup_fdce_C_D)        0.075    15.099    U_Counter_Tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 U_60_Tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_60_Tick/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.249ns (30.482%)  route 2.849ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.566     5.087    U_60_Tick/CLK
    SLICE_X50Y14         FDCE                                         r  U_60_Tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_60_Tick/counter_reg_reg[7]/Q
                         net (fo=16, routed)          1.115     6.680    U_60_Tick/Q[5]
    SLICE_X53Y13         LUT5 (Prop_lut5_I3_O)        0.321     7.001 r  U_60_Tick/counter_reg[12]_i_4/O
                         net (fo=1, routed)           0.736     7.737    U_60_Tick/counter_reg[12]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.326     8.063 r  U_60_Tick/counter_reg[12]_i_3/O
                         net (fo=13, routed)          0.998     9.061    U_60_Tick/counter_reg[12]_i_3_n_0
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.185 r  U_60_Tick/counter_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.185    U_60_Tick/counter_reg[11]_i_1__0_n_0
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446    14.787    U_60_Tick/CLK
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[11]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDCE (Setup_fdce_C_D)        0.081    15.107    U_60_Tick/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_60_Tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_60_Tick/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.275ns (30.845%)  route 2.859ns (69.155%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.566     5.087    U_60_Tick/CLK
    SLICE_X50Y14         FDCE                                         r  U_60_Tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_60_Tick/counter_reg_reg[7]/Q
                         net (fo=16, routed)          1.115     6.680    U_60_Tick/Q[5]
    SLICE_X53Y13         LUT5 (Prop_lut5_I3_O)        0.321     7.001 r  U_60_Tick/counter_reg[12]_i_4/O
                         net (fo=1, routed)           0.736     7.737    U_60_Tick/counter_reg[12]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.326     8.063 r  U_60_Tick/counter_reg[12]_i_3/O
                         net (fo=13, routed)          1.008     9.071    U_60_Tick/counter_reg[12]_i_3_n_0
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.150     9.221 r  U_60_Tick/counter_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     9.221    U_60_Tick/counter_reg[12]_i_2_n_0
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446    14.787    U_60_Tick/CLK
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[12]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDCE (Setup_fdce_C_D)        0.118    15.144    U_60_Tick/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.145ns (27.805%)  route 2.973ns (72.195%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    U_Tick_100hz/CLK
    SLICE_X54Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  U_Tick_100hz/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.829     6.398    U_Tick_100hz/r_counter[19]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.295     6.693 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.282     6.975    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.748     7.847    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.971 f  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=20, routed)          1.114     9.084    U_Tick_100hz/r_tick_100hz
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.208 r  U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.208    U_Tick_100hz/r_counter_0[18]
    SLICE_X54Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.450    14.791    U_Tick_100hz/CLK
    SLICE_X54Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y10         FDCE (Setup_fdce_C_D)        0.077    15.132    U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 U_60_Tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_60_Tick/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.277ns (30.954%)  route 2.849ns (69.046%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.566     5.087    U_60_Tick/CLK
    SLICE_X50Y14         FDCE                                         r  U_60_Tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_60_Tick/counter_reg_reg[7]/Q
                         net (fo=16, routed)          1.115     6.680    U_60_Tick/Q[5]
    SLICE_X53Y13         LUT5 (Prop_lut5_I3_O)        0.321     7.001 r  U_60_Tick/counter_reg[12]_i_4/O
                         net (fo=1, routed)           0.736     7.737    U_60_Tick/counter_reg[12]_i_4_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.326     8.063 r  U_60_Tick/counter_reg[12]_i_3/O
                         net (fo=13, routed)          0.998     9.061    U_60_Tick/counter_reg[12]_i_3_n_0
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.213 r  U_60_Tick/counter_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.213    U_60_Tick/counter_reg[9]_i_1__0_n_0
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446    14.787    U_60_Tick/CLK
    SLICE_X50Y15         FDCE                                         r  U_60_Tick/counter_reg_reg[9]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDCE (Setup_fdce_C_D)        0.118    15.144    U_60_Tick/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X59Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.783    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X59Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X59Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     1.987    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X59Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDCE (Hold_fdce_C_D)         0.091     1.565    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.568     1.451    U_Tick_100hz/CLK
    SLICE_X56Y6          FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.164     1.615 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.790    U_Tick_100hz/r_counter[0]
    SLICE_X56Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    U_Tick_100hz/r_counter_0[0]
    SLICE_X56Y6          FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.837     1.964    U_Tick_100hz/CLK
    SLICE_X56Y6          FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y6          FDCE (Hold_fdce_C_D)         0.120     1.571    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.312%)  route 0.231ns (55.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.564     1.447    U_ConTrol_unit/CLK
    SLICE_X51Y10         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_ConTrol_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.231     1.819    U_ConTrol_unit/state[0]
    SLICE_X51Y10         LUT4 (Prop_lut4_I2_O)        0.043     1.862 r  U_ConTrol_unit/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    U_ConTrol_unit/FSM_sequential_state[1]_i_1_n_0
    SLICE_X51Y10         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.835     1.962    U_ConTrol_unit/CLK
    SLICE_X51Y10         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.107     1.554    U_ConTrol_unit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U_Btn_Debounce_CLEAR/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_CLEAR/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.133%)  route 0.233ns (52.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    U_Btn_Debounce_CLEAR/CLK
    SLICE_X50Y8          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_Btn_Debounce_CLEAR/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.845    U_Btn_Debounce_CLEAR/counter_reg_n_0_[0]
    SLICE_X50Y8          LUT1 (Prop_lut1_I0_O)        0.044     1.889 r  U_Btn_Debounce_CLEAR/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    U_Btn_Debounce_CLEAR/counter[0]
    SLICE_X50Y8          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.836     1.963    U_Btn_Debounce_CLEAR/CLK
    SLICE_X50Y8          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X50Y8          FDCE (Hold_fdce_C_D)         0.133     1.581    U_Btn_Debounce_CLEAR/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.564     1.447    U_ConTrol_unit/CLK
    SLICE_X51Y10         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_ConTrol_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.231     1.819    U_ConTrol_unit/state[0]
    SLICE_X51Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.864 r  U_ConTrol_unit/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_ConTrol_unit/FSM_sequential_state[0]_i_1_n_0
    SLICE_X51Y10         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.835     1.962    U_ConTrol_unit/CLK
    SLICE_X51Y10         FDCE                                         r  U_ConTrol_unit/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.092     1.539    U_ConTrol_unit/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U_60_Tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_60_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    U_60_Tick/CLK
    SLICE_X50Y13         FDCE                                         r  U_60_Tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_60_Tick/counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.245     1.855    U_60_Tick/counter_reg_reg_n_0_[0]
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  U_60_Tick/counter_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    U_60_Tick/counter_reg[0]_i_1__0_n_0
    SLICE_X50Y13         FDCE                                         r  U_60_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.832     1.959    U_60_Tick/CLK
    SLICE_X50Y13         FDCE                                         r  U_60_Tick/counter_reg_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y13         FDCE (Hold_fdce_C_D)         0.121     1.566    U_60_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U_Btn_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_CLEAR/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.235ns (46.243%)  route 0.273ns (53.757%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    U_Btn_Debounce_CLEAR/CLK
    SLICE_X49Y7          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_Btn_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.715    U_Btn_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.760 f  U_Btn_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.147     1.907    U_Btn_Debounce_CLEAR/r_1khz
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.049     1.956 r  U_Btn_Debounce_CLEAR/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.956    U_Btn_Debounce_CLEAR/counter[8]
    SLICE_X50Y7          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.836     1.963    U_Btn_Debounce_CLEAR/CLK
    SLICE_X50Y7          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[8]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.131     1.616    U_Btn_Debounce_CLEAR/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_Btn_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce_CLEAR/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.817%)  route 0.273ns (54.183%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    U_Btn_Debounce_CLEAR/CLK
    SLICE_X49Y7          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_Btn_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.715    U_Btn_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X50Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.760 f  U_Btn_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.147     1.907    U_Btn_Debounce_CLEAR/r_1khz
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  U_Btn_Debounce_CLEAR/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.952    U_Btn_Debounce_CLEAR/counter[6]
    SLICE_X50Y7          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.836     1.963    U_Btn_Debounce_CLEAR/CLK
    SLICE_X50Y7          FDCE                                         r  U_Btn_Debounce_CLEAR/counter_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.121     1.606    U_Btn_Debounce_CLEAR/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.254ns (50.701%)  route 0.247ns (49.299%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.449    U_Tick_100hz/CLK
    SLICE_X54Y6          FDCE                                         r  U_Tick_100hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_Tick_100hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.737    U_Tick_100hz/r_counter[1]
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.782 f  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=20, routed)          0.123     1.905    U_Tick_100hz/r_tick_100hz
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  U_Tick_100hz/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.950    U_Tick_100hz/r_counter_0[1]
    SLICE_X54Y6          FDCE                                         r  U_Tick_100hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.837     1.964    U_Tick_100hz/CLK
    SLICE_X54Y6          FDCE                                         r  U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y6          FDCE (Hold_fdce_C_D)         0.121     1.570    U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.258ns (46.147%)  route 0.301ns (53.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X60Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.178     1.816    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[2]
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.861 f  U_fnd_cntl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.123     1.984    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.049     2.033 r  U_fnd_cntl/U_Clk_Divider/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    U_fnd_cntl/U_Clk_Divider/r_counter[5]
    SLICE_X60Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     1.987    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X60Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.131     1.605    U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_60_Tick/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_60_Tick/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_60_Tick/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_60_Tick/counter_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   U_60_Tick/counter_reg_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y8    U_Btn_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y8    U_Btn_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y8    U_Btn_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y8    U_Btn_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_60_Tick/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_60_Tick/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_60_Tick/counter_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_60_Tick/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U_60_Tick/counter_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   U_Btn_Debounce_RUN_STOP/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   U_Btn_Debounce_RUN_STOP/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   U_Btn_Debounce_RUN_STOP/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   U_Btn_Debounce_RUN_STOP/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   U_Btn_Debounce_RUN_STOP/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y8    U_Btn_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    U_Btn_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    U_Btn_Debounce_CLEAR/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y9    U_Btn_Debounce_CLEAR/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    U_Btn_Debounce_RUN_STOP/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   U_Counter_Tick/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   U_Counter_Tick/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   U_Counter_Tick/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   U_Counter_Tick/counter_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   U_Counter_Tick/counter_reg_reg[2]/C



