// Seed: 3583527677
module module_0 #(
    parameter id_1 = 32'd81,
    parameter id_5 = 32'd75,
    parameter id_7 = 32'd9,
    parameter id_8 = 32'd27
) (
    input logic _id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    output _id_5,
    output id_6,
    input _id_7,
    output _id_8,
    output logic id_9
);
  logic id_10;
  assign id_1 = 1;
  assign id_5 = id_10;
  assign id_6 = id_2;
  logic id_11, id_12;
  defparam id_13 = 1;
  assign id_5[id_5][id_8] = id_4[1 : id_1];
  logic id_14;
  logic id_15;
  defparam id_16 = id_11[id_8[1]];
  assign id_2 = id_15;
  assign id_7 = {id_7, id_4 - (id_5[1!==id_8 : id_7]), 1, 1, id_1, id_11[1&&1-1], id_15, 'b0, id_5};
endmodule
module module_1 (
    output id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6
);
  type_13 id_7 (
      .id_0(id_2),
      .id_1(id_6),
      .id_2(id_6),
      .id_3(1)
  );
  logic id_8;
endmodule
