// new_component.v

// This file was auto-generated as a prototype implementation of a module
// created in component editor.  It ties off all outputs to ground and
// ignores all inputs.  It needs to be edited to make it do something
// useful.
// 
// This file will not be automatically regenerated.  You should check it in
// to your version control system if you want to keep it.

`timescale 1 ps / 1 ps
module new_component (
		input  wire        clk,                //    clock_sink.clk
		input  wire        reset,              //    reset_sink.reset
		input  wire        SPI_clk,            // SPI_interface.SPI_clk
		input  wire        SPI_CS,             //              .SPI_CS
		input  wire        SPI_SDI,            //              .SPI_SDI
		output wire        SPI_SDO,            //              .SPI_SDO
		output wire [7:0]  data_out,           //              .data_out
		output wire        data_out_enable,    //              .data_out_enable
		input  wire [7:0]  avs_s0_address,     //        avs_s0.address
		input  wire        avs_s0_read,        //              .read
		output wire [31:0] avs_s0_readdata,    //              .readdata
		input  wire        avs_s0_write,       //              .write
		input  wire [31:0] avs_s0_writedata,   //              .writedata
		output wire        avs_s0_waitrequest, //              .waitrequest
		output wire        ins_irq0_irq        //      ins_irq0.irq
	);

	// TODO: Auto-generated HDL template

	assign SPI_SDO = 1'b0;

	assign data_out_enable = 1'b0;

	assign data_out = 8'b00000000;

	assign avs_s0_readdata = 32'b00000000000000000000000000000000;

	assign avs_s0_waitrequest = 1'b0;

	assign ins_irq0_irq = 1'b0;

endmodule
