
ubuntu-preinstalled/wdctl:     file format elf32-littlearm


Disassembly of section .init:

00000f88 <.init>:
 f88:	push	{r3, lr}
 f8c:	bl	21e0 <__assert_fail@plt+0xf14>
 f90:	pop	{r3, pc}

Disassembly of section .plt:

00000f94 <raise@plt-0x14>:
     f94:	push	{lr}		; (str lr, [sp, #-4]!)
     f98:	ldr	lr, [pc, #4]	; fa4 <raise@plt-0x4>
     f9c:	add	lr, pc, lr
     fa0:	ldr	pc, [lr, #8]!
     fa4:	andeq	r3, r1, ip, lsl #30

00000fa8 <raise@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #77824	; 0x13000
     fb0:	ldr	pc, [ip, #3852]!	; 0xf0c

00000fb4 <scols_line_set_data@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #77824	; 0x13000
     fbc:	ldr	pc, [ip, #3844]!	; 0xf04

00000fc0 <strcmp@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #77824	; 0x13000
     fc8:	ldr	pc, [ip, #3836]!	; 0xefc

00000fcc <__cxa_finalize@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #77824	; 0x13000
     fd4:	ldr	pc, [ip, #3828]!	; 0xef4

00000fd8 <strtol@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #77824	; 0x13000
     fe0:	ldr	pc, [ip, #3820]!	; 0xeec

00000fe4 <strcspn@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #77824	; 0x13000
     fec:	ldr	pc, [ip, #3812]!	; 0xee4

00000ff0 <scols_table_enable_noheadings@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #77824	; 0x13000
     ff8:	ldr	pc, [ip, #3804]!	; 0xedc

00000ffc <scols_table_new_column@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #77824	; 0x13000
    1004:	ldr	pc, [ip, #3796]!	; 0xed4

00001008 <sigprocmask@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #77824	; 0x13000
    1010:	ldr	pc, [ip, #3788]!	; 0xecc

00001014 <free@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #77824	; 0x13000
    101c:	ldr	pc, [ip, #3780]!	; 0xec4

00001020 <scols_table_enable_raw@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #77824	; 0x13000
    1028:	ldr	pc, [ip, #3772]!	; 0xebc

0000102c <ferror@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #77824	; 0x13000
    1034:	ldr	pc, [ip, #3764]!	; 0xeb4

00001038 <strndup@plt>:
    1038:			; <UNDEFINED> instruction: 0xe7fd4778
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #77824	; 0x13000
    1044:	ldr	pc, [ip, #3752]!	; 0xea8

00001048 <_exit@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #77824	; 0x13000
    1050:	ldr	pc, [ip, #3744]!	; 0xea0

00001054 <memcpy@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3736]!	; 0xe98

00001060 <__strtoull_internal@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #77824	; 0x13000
    1068:	ldr	pc, [ip, #3728]!	; 0xe90

0000106c <dcgettext@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #77824	; 0x13000
    1074:	ldr	pc, [ip, #3720]!	; 0xe88

00001078 <strdup@plt>:
    1078:			; <UNDEFINED> instruction: 0xe7fd4778
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #77824	; 0x13000
    1084:	ldr	pc, [ip, #3708]!	; 0xe7c

00001088 <__stack_chk_fail@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #77824	; 0x13000
    1090:	ldr	pc, [ip, #3700]!	; 0xe74

00001094 <textdomain@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #77824	; 0x13000
    109c:	ldr	pc, [ip, #3692]!	; 0xe6c

000010a0 <err@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #77824	; 0x13000
    10a8:	ldr	pc, [ip, #3684]!	; 0xe64

000010ac <ioctl@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #77824	; 0x13000
    10b4:	ldr	pc, [ip, #3676]!	; 0xe5c

000010b8 <scols_new_table@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #77824	; 0x13000
    10c0:	ldr	pc, [ip, #3668]!	; 0xe54

000010c4 <__fpending@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #77824	; 0x13000
    10cc:	ldr	pc, [ip, #3660]!	; 0xe4c

000010d0 <open64@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #77824	; 0x13000
    10d8:	ldr	pc, [ip, #3652]!	; 0xe44

000010dc <malloc@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #77824	; 0x13000
    10e4:	ldr	pc, [ip, #3644]!	; 0xe3c

000010e8 <__libc_start_main@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #77824	; 0x13000
    10f0:	ldr	pc, [ip, #3636]!	; 0xe34

000010f4 <scols_table_new_line@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #77824	; 0x13000
    10fc:	ldr	pc, [ip, #3628]!	; 0xe2c

00001100 <scols_unref_table@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #77824	; 0x13000
    1108:	ldr	pc, [ip, #3620]!	; 0xe24

0000110c <__gmon_start__@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #77824	; 0x13000
    1114:	ldr	pc, [ip, #3612]!	; 0xe1c

00001118 <getopt_long@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #77824	; 0x13000
    1120:	ldr	pc, [ip, #3604]!	; 0xe14

00001124 <__ctype_b_loc@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #77824	; 0x13000
    112c:	ldr	pc, [ip, #3596]!	; 0xe0c

00001130 <exit@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #77824	; 0x13000
    1138:	ldr	pc, [ip, #3588]!	; 0xe04

0000113c <strtoul@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #77824	; 0x13000
    1144:	ldr	pc, [ip, #3580]!	; 0xdfc

00001148 <strlen@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #77824	; 0x13000
    1150:	ldr	pc, [ip, #3572]!	; 0xdf4

00001154 <strchr@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #77824	; 0x13000
    115c:	ldr	pc, [ip, #3564]!	; 0xdec

00001160 <warnx@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #77824	; 0x13000
    1168:	ldr	pc, [ip, #3556]!	; 0xde4

0000116c <sigfillset@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #77824	; 0x13000
    1174:	ldr	pc, [ip, #3548]!	; 0xddc

00001178 <__errno_location@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #77824	; 0x13000
    1180:	ldr	pc, [ip, #3540]!	; 0xdd4

00001184 <strncasecmp@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #77824	; 0x13000
    118c:	ldr	pc, [ip, #3532]!	; 0xdcc

00001190 <__cxa_atexit@plt>:
    1190:			; <UNDEFINED> instruction: 0xe7fd4778
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #77824	; 0x13000
    119c:	ldr	pc, [ip, #3520]!	; 0xdc0

000011a0 <__vasprintf_chk@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #77824	; 0x13000
    11a8:	ldr	pc, [ip, #3512]!	; 0xdb8

000011ac <memset@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #77824	; 0x13000
    11b4:	ldr	pc, [ip, #3504]!	; 0xdb0

000011b8 <fgetc@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #77824	; 0x13000
    11c0:	ldr	pc, [ip, #3496]!	; 0xda8

000011c4 <__printf_chk@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #77824	; 0x13000
    11cc:	ldr	pc, [ip, #3488]!	; 0xda0

000011d0 <strtod@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #77824	; 0x13000
    11d8:	ldr	pc, [ip, #3480]!	; 0xd98

000011dc <write@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #77824	; 0x13000
    11e4:	ldr	pc, [ip, #3472]!	; 0xd90

000011e8 <__fprintf_chk@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #77824	; 0x13000
    11f0:	ldr	pc, [ip, #3464]!	; 0xd88

000011f4 <fclose@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #77824	; 0x13000
    11fc:	ldr	pc, [ip, #3456]!	; 0xd80

00001200 <setlocale@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #77824	; 0x13000
    1208:	ldr	pc, [ip, #3448]!	; 0xd78

0000120c <sigemptyset@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #77824	; 0x13000
    1214:	ldr	pc, [ip, #3440]!	; 0xd70

00001218 <errx@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #77824	; 0x13000
    1220:	ldr	pc, [ip, #3432]!	; 0xd68

00001224 <warn@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #77824	; 0x13000
    122c:	ldr	pc, [ip, #3424]!	; 0xd60

00001230 <scols_print_table@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #77824	; 0x13000
    1238:	ldr	pc, [ip, #3416]!	; 0xd58

0000123c <fputc@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #77824	; 0x13000
    1244:	ldr	pc, [ip, #3408]!	; 0xd50

00001248 <localeconv@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #77824	; 0x13000
    1250:	ldr	pc, [ip, #3400]!	; 0xd48

00001254 <__strtoll_internal@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #77824	; 0x13000
    125c:	ldr	pc, [ip, #3392]!	; 0xd40

00001260 <bindtextdomain@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #77824	; 0x13000
    1268:	ldr	pc, [ip, #3384]!	; 0xd38

0000126c <fputs@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #77824	; 0x13000
    1274:	ldr	pc, [ip, #3376]!	; 0xd30

00001278 <strncmp@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #77824	; 0x13000
    1280:	ldr	pc, [ip, #3368]!	; 0xd28

00001284 <abort@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #77824	; 0x13000
    128c:	ldr	pc, [ip, #3360]!	; 0xd20

00001290 <close@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #77824	; 0x13000
    1298:	ldr	pc, [ip, #3352]!	; 0xd18

0000129c <dcngettext@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #77824	; 0x13000
    12a4:	ldr	pc, [ip, #3344]!	; 0xd10

000012a8 <__snprintf_chk@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #77824	; 0x13000
    12b0:	ldr	pc, [ip, #3336]!	; 0xd08

000012b4 <scols_init_debug@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #77824	; 0x13000
    12bc:	ldr	pc, [ip, #3328]!	; 0xd00

000012c0 <strspn@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #77824	; 0x13000
    12c8:	ldr	pc, [ip, #3320]!	; 0xcf8

000012cc <__assert_fail@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #77824	; 0x13000
    12d4:	ldr	pc, [ip, #3312]!	; 0xcf0

Disassembly of section .text:

000012d8 <.text>:
    12d8:	svcmi	0x00f0e92d
    12dc:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    12e0:	strmi	r8, [r2], r6, lsl #22
    12e4:	stcvs	8, cr15, [r0], #892	; 0x37c
    12e8:			; <UNDEFINED> instruction: 0xf8df2006
    12ec:	ldrbtmi	r3, [lr], #-3232	; 0xfffff360
    12f0:	ldcne	8, cr15, [ip], {223}	; 0xdf
    12f4:			; <UNDEFINED> instruction: 0xf8dfb0e9
    12f8:	bge	498570 <__assert_fail@plt+0x4972a4>
    12fc:	andls	sl, sl, #20, 24	; 0x1400
    1300:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    1304:			; <UNDEFINED> instruction: 0xf8df447d
    1308:	ldmdavs	fp, {r4, r7, sl, fp, sp, lr}
    130c:			; <UNDEFINED> instruction: 0xf04f9367
    1310:	movwcs	r0, #768	; 0x300
    1314:	tstls	r2, #32505856	; 0x1f00000
    1318:	ldrbtmi	r6, [lr], #-35	; 0xffffffdd
    131c:	rsbvs	r9, r3, r3, lsl #6
    1320:	svc	0x006ef7ff
    1324:	ldclne	8, cr15, [r4], #-892	; 0xfffffc84
    1328:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    132c:	svc	0x0098f7ff
    1330:			; <UNDEFINED> instruction: 0xf7ff4628
    1334:			; <UNDEFINED> instruction: 0xf8dfeeb0
    1338:			; <UNDEFINED> instruction: 0xf8df0c68
    133c:	ldrbtmi	r5, [r8], #-3176	; 0xfffff398
    1340:	ldc2	0, cr15, [r2], #8
    1344:	stclcc	8, cr15, [r0], #-892	; 0xfffffc84
    1348:	smlsdxls	r5, sp, r4, r4
    134c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1350:	strls	r7, [r4, -r6, lsl #14]
    1354:	strvc	pc, [r4, #1285]	; 0x505
    1358:	movwls	r1, #11575	; 0x2d37
    135c:	andls	r2, r0, #0, 4
    1360:	mcrrcs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    1364:	ldrbmi	r4, [r9], -fp, lsr #12
    1368:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    136c:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    1370:			; <UNDEFINED> instruction: 0xf0001c43
    1374:	stmdacs	r5, {r8, pc}^
    1378:			; <UNDEFINED> instruction: 0xf8dfdd12
    137c:	subcs	r3, r6, #52, 24	; 0x3400
    1380:	tstcc	r0, #2063597568	; 0x7b000000
    1384:			; <UNDEFINED> instruction: 0xf0004290
    1388:			; <UNDEFINED> instruction: 0xf85380a9
    138c:	addsmi	r2, r0, #4, 30
    1390:			; <UNDEFINED> instruction: 0x2100bfb4
    1394:	bcs	97a0 <__assert_fail@plt+0x84d4>
    1398:	tstcs	r0, r8, lsl #30
    139c:	mvnsle	r2, r0, lsl #18
    13a0:	ldmdacs	r2!, {r1, r2, r6, fp, ip, sp}
    13a4:	strbhi	pc, [fp], #512	; 0x200	; <UNPREDICTABLE>
    13a8:			; <UNDEFINED> instruction: 0xf010e8df
    13ac:	strbeq	r0, [r9], #149	; 0x95
    13b0:	rsceq	r0, r2, r9, asr #9
    13b4:	strbeq	r0, [r9], #1225	; 0x4c9
    13b8:	strbeq	r0, [r9], #1225	; 0x4c9
    13bc:	addseq	r0, r2, r9, asr #9
    13c0:	strbeq	r0, [r9], #1225	; 0x4c9
    13c4:	strbeq	r0, [r9], #1225	; 0x4c9
    13c8:	strbeq	r0, [r9], #223	; 0xdf
    13cc:	strbeq	r0, [r9], #124	; 0x7c
    13d0:	strbeq	r0, [r9], #1225	; 0x4c9
    13d4:	strbeq	r0, [r9], #1225	; 0x4c9
    13d8:	strbeq	r0, [r9], #1225	; 0x4c9
    13dc:	strbeq	r0, [r9], #1225	; 0x4c9
    13e0:	strbeq	r0, [r9], #1225	; 0x4c9
    13e4:	strbeq	r0, [r9], #1225	; 0x4c9
    13e8:	strbeq	r0, [r9], #1225	; 0x4c9
    13ec:	strbeq	r0, [r9], #109	; 0x6d
    13f0:	strbeq	r0, [r9], #1246	; 0x4de
    13f4:	strbeq	r0, [r9], #1225	; 0x4c9
    13f8:	strbeq	r0, [r9], #1225	; 0x4c9
    13fc:	subseq	r0, r2, r7, rrx
    1400:	strbeq	r0, [r9], #1225	; 0x4c9
    1404:	eorseq	r0, r7, ip, asr #32
    1408:	strbeq	r0, [r9], #1225	; 0x4c9
    140c:	strbeq	r0, [r9], #1225	; 0x4c9
    1410:	movwcs	r0, #4147	; 0x1033
    1414:	movwcc	lr, #27085	; 0x69cd
    1418:			; <UNDEFINED> instruction: 0xf8dfe7a0
    141c:	andcs	r3, r5, #152, 22	; 0x26000
    1420:	blne	fe53f7a4 <__assert_fail@plt+0xfe53e4d8>
    1424:	ldrmi	r2, [ip], r0
    1428:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    142c:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    1430:	ldrdhi	pc, [r0], -r3
    1434:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    1438:	strbmi	r4, [r0], -r1, lsl #12
    143c:	stc2	0, cr15, [r0], #4
    1440:	str	r9, [fp, r3]
    1444:	blcc	1d3f7c8 <__assert_fail@plt+0x1d3e4fc>
    1448:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    144c:	usada8	r5, sl, r3, r6
    1450:	bleq	183f7d4 <__assert_fail@plt+0x183e508>
    1454:			; <UNDEFINED> instruction: 0xf8df220a
    1458:	ldrtmi	r3, [r9], -r8, ror #22
    145c:	stmdals	r2, {r2, r7, r9, sl, lr}
    1460:			; <UNDEFINED> instruction: 0xf850447b
    1464:	stmdavs	r0, {r2, r3}
    1468:			; <UNDEFINED> instruction: 0xf808f002
    146c:	eorsvs	r2, r0, r0, lsl #16
    1470:	svcge	0x0074f6bf
    1474:	movwls	r2, #45825	; 0xb301
    1478:			; <UNDEFINED> instruction: 0xf8dfe163
    147c:	andcs	r3, r1, #72, 22	; 0x12000
    1480:	sbcsvs	r4, sl, #2063597568	; 0x7b000000
    1484:	stmdals	r2, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    1488:	blcc	a3f80c <__assert_fail@plt+0xa3e540>
    148c:	blcs	e3f810 <__assert_fail@plt+0xe3e544>
    1490:	stmiapl	r3, {r1, r3, r8, fp, ip, pc}^
    1494:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    1498:			; <UNDEFINED> instruction: 0xf8b0f002
    149c:			; <UNDEFINED> instruction: 0xf43f2800
    14a0:	ubfx	sl, sp, #30, #8
    14a4:	blne	93f828 <__assert_fail@plt+0x93e55c>
    14a8:	andcs	r2, r0, r5, lsl #4
    14ac:			; <UNDEFINED> instruction: 0xf7ff4479
    14b0:	stcls	13, cr14, [r2], {222}	; 0xde
    14b4:	blcs	63f838 <__assert_fail@plt+0x63e56c>
    14b8:	blcc	63f83c <__assert_fail@plt+0x63e570>
    14bc:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    14c0:			; <UNDEFINED> instruction: 0x46016812
    14c4:			; <UNDEFINED> instruction: 0xf7ff2001
    14c8:	andcs	lr, r0, lr, ror lr
    14cc:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
    14d0:	movwls	r2, #21249	; 0x5301
    14d4:	movwcs	lr, #5954	; 0x1742
    14d8:	ldr	r9, [pc, -r4, lsl #6]!
    14dc:	stmdblt	fp, {r0, r1, r5, fp, sp, lr}
    14e0:	ldrb	r6, [sp, -r0, lsr #32]
    14e4:			; <UNDEFINED> instruction: 0xf43f4298
    14e8:	svcls	0x0002af5b
    14ec:			; <UNDEFINED> instruction: 0xf8df2205
    14f0:	andcs	r3, r0, r8, ror #21
    14f4:	bne	ff93f878 <__assert_fail@plt+0xff93e5ac>
    14f8:			; <UNDEFINED> instruction: 0xf8df240f
    14fc:	ldmpl	lr!, {r2, r5, r6, r7, r9, fp, pc}^
    1500:			; <UNDEFINED> instruction: 0xf8df4479
    1504:	ldrbtmi	r9, [r8], #2784	; 0xae0
    1508:			; <UNDEFINED> instruction: 0xf7ff6835
    150c:			; <UNDEFINED> instruction: 0xf8dfedb0
    1510:	smlabtcs	r1, r0, sl, r3
    1514:	ldmpl	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}^
    1518:	bvc	ff33f89c <__assert_fail@plt+0xff33e5d0>
    151c:	ldrbtmi	r6, [pc], #-2075	; 1524 <__assert_fail@plt+0x258>
    1520:	strtmi	r4, [r8], -r2, lsl #12
    1524:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1528:	bpl	ff03f8ac <__assert_fail@plt+0xff03e5e0>
    152c:	ldrcc	r4, [r0, #-1149]	; 0xfffffb83
    1530:	bleq	13f68c <__assert_fail@plt+0x13e3c0>
    1534:			; <UNDEFINED> instruction: 0xf508b190
    1538:	ldrtmi	r7, [fp], -r4, lsl #5
    153c:			; <UNDEFINED> instruction: 0xf852e004
    1540:	blcs	11188 <__assert_fail@plt+0xfebc>
    1544:	strthi	pc, [r9], #0
    1548:	addmi	r6, r8, #13697024	; 0xd10000
    154c:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1550:	tstcs	r1, sl, asr #12
    1554:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1558:	mvnle	r3, r1, lsl #24
    155c:	andcs	r6, sl, r1, lsr r8
    1560:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1564:			; <UNDEFINED> instruction: 0xf7ff2001
    1568:	movwcs	lr, #7652	; 0x1de4
    156c:	ldrbt	r9, [r5], r7, lsl #6
    1570:	movwls	r2, #25345	; 0x6301
    1574:			; <UNDEFINED> instruction: 0xf8dfe6f2
    1578:	ldrbtmi	r3, [fp], #-2680	; 0xfffff588
    157c:	stmdblt	r2, {r1, r3, r4, fp, sp, lr}^
    1580:	subsvs	r2, sl, r1, lsl #12
    1584:	stmib	r3, {r1, r9, sp}^
    1588:	andcs	r6, r4, #536870912	; 0x20000000
    158c:	andcs	r6, r3, #26
    1590:			; <UNDEFINED> instruction: 0xf8df611a
    1594:	vst1.16	{d17-d18}, [pc :128], r0
    1598:			; <UNDEFINED> instruction: 0xf8df40ae
    159c:			; <UNDEFINED> instruction: 0xf2c83a5c
    15a0:	ldrbtmi	r0, [r9], #-40	; 0xffffffd8
    15a4:	vrhadd.s8	d25, d5, d13
    15a8:	vaddw.s8	<illegal reg q11.5>, q6, d6
    15ac:	tstls	ip, r4, lsl #2
    15b0:	stmdbls	r2, {r9, sp}
    15b4:	beq	fe43cddc <__assert_fail@plt+0xfe43bb10>
    15b8:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    15bc:	bge	43cde4 <__assert_fail@plt+0x43bb18>
    15c0:	blt	43cdec <__assert_fail@plt+0x43bb20>
    15c4:	stmiapl	fp, {r0, r1, r4, r7, r9, sl, lr}^
    15c8:	tstvc	r1, r5, asr #4	; <UNPREDICTABLE>
    15cc:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    15d0:	ldmdavs	ip, {r0, r1, r3, r9, ip, pc}
    15d4:	bne	fe43ce00 <__assert_fail@plt+0xfe43bb34>
    15d8:	subcs	r9, r4, #603979776	; 0x24000000
    15dc:	strbmi	r2, [r8], -r0, lsl #2
    15e0:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    15e4:	bcc	43ce4c <__assert_fail@plt+0x43bb80>
    15e8:			; <UNDEFINED> instruction: 0xf000429c
    15ec:	mrc	1, 0, r8, cr9, cr10, {1}
    15f0:	bls	24fe38 <__assert_fail@plt+0x24eb6c>
    15f4:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    15f8:	andsvs	r3, r4, r1, lsl #8
    15fc:	andcc	pc, r0, r9, asr #17
    1600:	svceq	0x0000f1bb
    1604:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    1608:			; <UNDEFINED> instruction: 0xf10b9a03
    160c:			; <UNDEFINED> instruction: 0xf8d90b01
    1610:	bcs	d618 <__assert_fail@plt+0xc34c>
    1614:	adchi	pc, r6, r0, asr #32
    1618:			; <UNDEFINED> instruction: 0xf0002b00
    161c:	cfstrdge	mvd8, [r7], {170}	; 0xaa
    1620:			; <UNDEFINED> instruction: 0xf7ff4620
    1624:	stmdbge	r7!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1628:	strmi	r9, [r8], -r8, lsl #2
    162c:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    1630:	strtmi	r9, [r2], -r8, lsl #18
    1634:			; <UNDEFINED> instruction: 0xf7ff2000
    1638:			; <UNDEFINED> instruction: 0xf8d9ece8
    163c:	mrscs	r0, (UNDEF: 1)
    1640:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    1644:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1648:	vmull.p8	<illegal reg q8.5>, d0, d5
    164c:	cfmvrs	r8, mvf8
    1650:	bge	708098 <__assert_fail@plt+0x706dcc>
    1654:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1658:	vmlal.s8	q9, d0, d0
    165c:	mrc	0, 0, r8, cr9, cr6, {7}
    1660:	bge	6880a8 <__assert_fail@plt+0x686ddc>
    1664:			; <UNDEFINED> instruction: 0xf7ff4628
    1668:	bge	6fcaf8 <__assert_fail@plt+0x6fb82c>
    166c:	tstvc	r2, r5, asr #4	; <UNPREDICTABLE>
    1670:	vsubhn.i16	d20, q4, q12
    1674:			; <UNDEFINED> instruction: 0xf7ff0104
    1678:	bge	5fcae8 <__assert_fail@plt+0x5fb81c>
    167c:	tstvc	r7, r5, asr #4	; <UNPREDICTABLE>
    1680:	vsubhn.i16	d20, q4, q12
    1684:			; <UNDEFINED> instruction: 0xf7ff0104
    1688:	bge	67cad8 <__assert_fail@plt+0x67b80c>
    168c:	tstvc	r9, r5, asr #4	; <UNPREDICTABLE>
    1690:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    1694:	strtmi	r2, [r8], -r0, lsl #16
    1698:			; <UNDEFINED> instruction: 0xf899bfa2
    169c:			; <UNDEFINED> instruction: 0xf0433040
    16a0:			; <UNDEFINED> instruction: 0xf8890301
    16a4:			; <UNDEFINED> instruction: 0xf7ff3040
    16a8:	bge	63cab8 <__assert_fail@plt+0x63b7ec>
    16ac:	tstvc	sl, r5, asr #4	; <UNPREDICTABLE>
    16b0:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    16b4:	strtmi	r2, [r8], -r0, lsl #16
    16b8:			; <UNDEFINED> instruction: 0xf899bfa2
    16bc:			; <UNDEFINED> instruction: 0xf0433040
    16c0:			; <UNDEFINED> instruction: 0xf8890304
    16c4:			; <UNDEFINED> instruction: 0xf7ff3040
    16c8:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    16cc:			; <UNDEFINED> instruction: 0xf899bfa2
    16d0:			; <UNDEFINED> instruction: 0xf0433040
    16d4:			; <UNDEFINED> instruction: 0xf8890302
    16d8:			; <UNDEFINED> instruction: 0xf8df3040
    16dc:	ldrbtmi	r6, [lr], #-2336	; 0xfffff6e0
    16e0:	and	r3, r5, lr, lsr #13
    16e4:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    16e8:	blcs	11b6fc <__assert_fail@plt+0x11a430>
    16ec:	addshi	pc, r2, r0, asr #32
    16f0:	ldrtmi	r2, [r1], -r1, lsl #4
    16f4:			; <UNDEFINED> instruction: 0xf7ff4628
    16f8:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    16fc:			; <UNDEFINED> instruction: 0x4628dbf2
    1700:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    1704:			; <UNDEFINED> instruction: 0xf0402800
    1708:			; <UNDEFINED> instruction: 0x46218096
    170c:	andcs	r2, r2, r0, lsl #4
    1710:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1714:	blcs	28330 <__assert_fail@plt+0x27064>
    1718:	msrhi	SPSR_c, r0, asr #32
    171c:	blcs	2833c <__assert_fail@plt+0x27070>
    1720:	sbcshi	pc, lr, r0
    1724:	blcs	28348 <__assert_fail@plt+0x2707c>
    1728:	adchi	pc, sp, r0
    172c:	blcs	28344 <__assert_fail@plt+0x27078>
    1730:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    1734:	ldmdavs	ip, {r0, r3, r8, r9, fp, ip, pc}
    1738:	bcc	43cfa0 <__assert_fail@plt+0x43bcd4>
    173c:			; <UNDEFINED> instruction: 0xf6ff429c
    1740:			; <UNDEFINED> instruction: 0xf8dfaf4c
    1744:			; <UNDEFINED> instruction: 0xf8df28bc
    1748:	ldrbtmi	r3, [sl], #-2116	; 0xfffff7bc
    174c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1750:	subsmi	r9, sl, r7, ror #22
    1754:	strhi	pc, [r8, #-64]	; 0xffffffc0
    1758:	rsblt	r9, r9, fp, lsl #16
    175c:	blhi	1bca58 <__assert_fail@plt+0x1bb78c>
    1760:	svchi	0x00f0e8bd
    1764:	eorsvs	sl, sl, r3, lsl pc
    1768:			; <UNDEFINED> instruction: 0xf0002b00
    176c:	cfstrdge	mvd8, [r7], {255}	; 0xff
    1770:			; <UNDEFINED> instruction: 0xf7ff4620
    1774:	stmdbge	r7!, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    1778:	strmi	r9, [r8], -r8, lsl #2
    177c:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1780:	strtmi	r9, [r2], -r8, lsl #18
    1784:			; <UNDEFINED> instruction: 0xf7ff2000
    1788:			; <UNDEFINED> instruction: 0xf8d9ec40
    178c:	mrscs	r0, (UNDEF: 1)
    1790:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    1794:	ldc	7, cr15, [ip], {255}	; 0xff
    1798:	vmull.p8	<illegal reg q8.5>, d0, d5
    179c:			; <UNDEFINED> instruction: 0xf8df83d4
    17a0:	ldrbtmi	r6, [lr], #-2148	; 0xfffff79c
    17a4:	mul	r5, sp, r6
    17a8:	stcl	7, cr15, [r6], #1020	; 0x3fc
    17ac:	blcs	11b7c0 <__assert_fail@plt+0x11a4f4>
    17b0:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    17b4:	ldrtmi	r2, [r1], -r1, lsl #4
    17b8:			; <UNDEFINED> instruction: 0xf7ff4628
    17bc:	stmdacs	r0, {r4, r8, sl, fp, sp, lr, pc}
    17c0:	stmdbls	ip, {r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    17c4:			; <UNDEFINED> instruction: 0x4628463a
    17c8:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    17cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    17d0:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
    17d4:			; <UNDEFINED> instruction: 0xf7ff4628
    17d8:			; <UNDEFINED> instruction: 0x4605ed5c
    17dc:			; <UNDEFINED> instruction: 0xf0402800
    17e0:			; <UNDEFINED> instruction: 0x4621817f
    17e4:	andcs	r4, r2, sl, lsr #12
    17e8:	stc	7, cr15, [lr], {255}	; 0xff
    17ec:	andcs	r6, r5, #3866624	; 0x3b0000
    17f0:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17f4:	strtmi	r9, [r8], -r0, lsl #4
    17f8:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17fc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1800:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1804:			; <UNDEFINED> instruction: 0x4601683a
    1808:			; <UNDEFINED> instruction: 0xf7ff2001
    180c:			; <UNDEFINED> instruction: 0xf8d9ecdc
    1810:	str	r3, [r1, -r0]
    1814:	ubfxne	pc, pc, #17, #25
    1818:	andcs	r2, r0, r5, lsl #4
    181c:			; <UNDEFINED> instruction: 0xf7ff4479
    1820:			; <UNDEFINED> instruction: 0xf8d9ec26
    1824:			; <UNDEFINED> instruction: 0xf7ff1000
    1828:			; <UNDEFINED> instruction: 0x4628ecfe
    182c:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1830:			; <UNDEFINED> instruction: 0xf43f2800
    1834:			; <UNDEFINED> instruction: 0xf8dfaf6a
    1838:	andcs	r1, r5, #220, 14	; 0x3700000
    183c:	ldrbtmi	r2, [r9], #-0
    1840:	ldc	7, cr15, [r4], {255}	; 0xff
    1844:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1848:			; <UNDEFINED> instruction: 0xf8dfe75f
    184c:	andcs	r1, r5, #204, 14	; 0x3300000
    1850:	ldrbtmi	r2, [r9], #-0
    1854:	stc	7, cr15, [sl], {255}	; 0xff
    1858:	ldrdne	pc, [r0], -r9
    185c:	stcl	7, cr15, [r2], #1020	; 0x3fc
    1860:			; <UNDEFINED> instruction: 0xf8dfe73b
    1864:	ldrbtmi	r3, [fp], #-1976	; 0xfffff848
    1868:	andcc	pc, r0, r9, asr #17
    186c:	svceq	0x0000f1bb
    1870:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    1874:	andcs	r9, sl, r2, lsl #20
    1878:	sbfxcc	pc, pc, #17, #5
    187c:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    1880:	ldcl	7, cr15, [ip], {255}	; 0xff
    1884:			; <UNDEFINED> instruction: 0xf899e6c0
    1888:	ldrbeq	r3, [r9, r0, asr #32]
    188c:	mvnhi	pc, r0, lsl #2
    1890:	umaalcc	pc, r0, r9, r8	; <UNPREDICTABLE>
    1894:			; <UNDEFINED> instruction: 0xf100075a
    1898:			; <UNDEFINED> instruction: 0xf89981cc
    189c:	ldreq	r3, [fp, r0, asr #32]
    18a0:	svcge	0x0044f57f
    18a4:			; <UNDEFINED> instruction: 0x277cf8df
    18a8:			; <UNDEFINED> instruction: 0xf8df2405
    18ac:	andcs	r1, r0, ip, ror r7
    18b0:	ldrdcc	pc, [r8], -r9
    18b4:	strls	r4, [r0], #-1146	; 0xfffffb86
    18b8:			; <UNDEFINED> instruction: 0xf7ff4479
    18bc:			; <UNDEFINED> instruction: 0xf8dfecf0
    18c0:	strtmi	r1, [r2], -ip, ror #14
    18c4:			; <UNDEFINED> instruction: 0x46034479
    18c8:	ldrmi	r2, [ip], -r0
    18cc:	bl	ff3bf8d0 <__assert_fail@plt+0xff3be604>
    18d0:	ldrdcc	pc, [r8], -r9
    18d4:	strmi	r4, [r2], -r1, lsr #12
    18d8:			; <UNDEFINED> instruction: 0xf7ff2001
    18dc:			; <UNDEFINED> instruction: 0xe725ec74
    18e0:			; <UNDEFINED> instruction: 0x174cf8df
    18e4:	ldrmi	r2, [r8], -r5, lsl #4
    18e8:	ldrbtmi	r4, [r9], #-1564	; 0xfffff9e4
    18ec:	bl	fefbf8f0 <__assert_fail@plt+0xfefbe624>
    18f0:			; <UNDEFINED> instruction: 0x1740f8df
    18f4:	ldrdcc	pc, [r0], -r9
    18f8:			; <UNDEFINED> instruction: 0x46024479
    18fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1900:			; <UNDEFINED> instruction: 0xf8dfec62
    1904:	andcs	r1, r5, #52, 14	; 0xd00000
    1908:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    190c:	bl	febbf910 <__assert_fail@plt+0xfebbe644>
    1910:			; <UNDEFINED> instruction: 0x1728f8df
    1914:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1918:	strtmi	r4, [r0], -r5, lsl #12
    191c:	bl	fe9bf920 <__assert_fail@plt+0xfe9be654>
    1920:			; <UNDEFINED> instruction: 0x401cf8d9
    1924:			; <UNDEFINED> instruction: 0x1718f8df
    1928:			; <UNDEFINED> instruction: 0x462aab1e
    192c:	strls	r4, [r1], #-1145	; 0xfffffb87
    1930:	andcs	r9, r1, r0
    1934:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1938:			; <UNDEFINED> instruction: 0x4618e6f4
    193c:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
    1940:			; <UNDEFINED> instruction: 0xf7ff469a
    1944:			; <UNDEFINED> instruction: 0xf7ffecb8
    1948:			; <UNDEFINED> instruction: 0x4607ebb8
    194c:			; <UNDEFINED> instruction: 0xf0002800
    1950:			; <UNDEFINED> instruction: 0xf8df83f7
    1954:	ldrbtmi	r4, [ip], #-1776	; 0xfffff910
    1958:			; <UNDEFINED> instruction: 0xf7ff6b21
    195c:	bvs	ff87c6ec <__assert_fail@plt+0xff87b420>
    1960:			; <UNDEFINED> instruction: 0xf7ff4638
    1964:	stmdavs	r3!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    1968:			; <UNDEFINED> instruction: 0xf0002b00
    196c:			; <UNDEFINED> instruction: 0xf8df80e0
    1970:	ldrcs	r5, [r8], #-1752	; 0xfffff928
    1974:			; <UNDEFINED> instruction: 0x66d4f8df
    1978:			; <UNDEFINED> instruction: 0x8010f8dd
    197c:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    1980:	ldmdavs	r3!, {r0, r2, sp, lr, pc}
    1984:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1988:			; <UNDEFINED> instruction: 0xf0804598
    198c:			; <UNDEFINED> instruction: 0x464080d0
    1990:	ldc2l	0, cr15, [r8]
    1994:	movwpl	pc, #2820	; 0xb04	; <UNPREDICTABLE>
    1998:	ldc	6, cr4, [r3, #224]	; 0xe0
    199c:			; <UNDEFINED> instruction: 0xf8d30b26
    19a0:			; <UNDEFINED> instruction: 0xf8d320a0
    19a4:			; <UNDEFINED> instruction: 0xf7ff1090
    19a8:	stmdacs	r0, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    19ac:			; <UNDEFINED> instruction: 0xf8dfd1e9
    19b0:	andcs	r1, r5, #160, 12	; 0xa000000
    19b4:			; <UNDEFINED> instruction: 0xf7ff4479
    19b8:			; <UNDEFINED> instruction: 0xf7ffeb5a
    19bc:			; <UNDEFINED> instruction: 0x4638ebd2
    19c0:	bl	fe7bf9c4 <__assert_fail@plt+0xfe7be6f8>
    19c4:			; <UNDEFINED> instruction: 0xf8dfe6b6
    19c8:	andcs	r1, r5, #140, 12	; 0x8c00000
    19cc:	ldrbtmi	r2, [r9], #-0
    19d0:	bl	133f9d4 <__assert_fail@plt+0x133e708>
    19d4:	ldrdne	pc, [r0], -r9
    19d8:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    19dc:	blls	2bb5a8 <__assert_fail@plt+0x2ba2dc>
    19e0:			; <UNDEFINED> instruction: 0xf8df2001
    19e4:			; <UNDEFINED> instruction: 0xf8d91674
    19e8:	ldrbtmi	r2, [r9], #-0
    19ec:			; <UNDEFINED> instruction: 0xf7ff681e
    19f0:	blls	1bc9a0 <__assert_fail@plt+0x1bb6d4>
    19f4:			; <UNDEFINED> instruction: 0xf0002b00
    19f8:			; <UNDEFINED> instruction: 0xf8df8159
    19fc:	bls	8f294 <__assert_fail@plt+0x8dfc8>
    1a00:	movwls	r5, #63699	; 0xf8d3
    1a04:	ldmdblt	r3!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    1a08:	umaalcc	pc, r0, r9, r8	; <UNPREDICTABLE>
    1a0c:			; <UNDEFINED> instruction: 0xf10007dd
    1a10:			; <UNDEFINED> instruction: 0xf8998275
    1a14:	ldrbeq	r3, [ip, -r0, asr #32]
    1a18:	rsbhi	pc, r8, #0, 2
    1a1c:	umaalcc	pc, r0, r9, r8	; <UNPREDICTABLE>
    1a20:			; <UNDEFINED> instruction: 0xf1000798
    1a24:	blls	122398 <__assert_fail@plt+0x1210cc>
    1a28:	cmple	r0, r0, lsl #22
    1a2c:			; <UNDEFINED> instruction: 0x762cf8df
    1a30:			; <UNDEFINED> instruction: 0x3018f8d9
    1a34:			; <UNDEFINED> instruction: 0x8628f8df
    1a38:			; <UNDEFINED> instruction: 0xf8df447f
    1a3c:	ldcne	6, cr10, [ip, #-160]!	; 0xffffff60
    1a40:			; <UNDEFINED> instruction: 0x2624f8df
    1a44:			; <UNDEFINED> instruction: 0xf8cd44f8
    1a48:	ldrbtmi	fp, [sl], #64	; 0x40
    1a4c:			; <UNDEFINED> instruction: 0x3794447a
    1a50:	andls	r4, lr, #162529280	; 0x9b00000
    1a54:			; <UNDEFINED> instruction: 0xf8dfe018
    1a58:	ldrbtmi	r3, [fp], #-1556	; 0xfffff9ec
    1a5c:	andcs	r4, r1, r1, asr #12
    1a60:			; <UNDEFINED> instruction: 0xf7ff9208
    1a64:			; <UNDEFINED> instruction: 0xf8d9ebb0
    1a68:	bls	20dac0 <__assert_fail@plt+0x20c7f4>
    1a6c:	svclt	0x0018421d
    1a70:	tstle	r2, lr, lsl #22
    1a74:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1a78:			; <UNDEFINED> instruction: 0x4651447b
    1a7c:			; <UNDEFINED> instruction: 0xf7ff2001
    1a80:	strcc	lr, [ip], #-2978	; 0xfffff45e
    1a84:	andsle	r4, r0, r7, lsr #5
    1a88:	stcpl	8, cr15, [r4], {84}	; 0x54
    1a8c:	eormi	fp, lr, #-2147483645	; 0x80000003
    1a90:	b	6f5e74 <__assert_fail@plt+0x6f4ba8>
    1a94:	rscsle	r0, r4, r5, lsl #30
    1a98:			; <UNDEFINED> instruction: 0x3010f8d9
    1a9c:	andsmi	r6, sp, #2228224	; 0x220000
    1aa0:			; <UNDEFINED> instruction: 0xf8dfd0d9
    1aa4:	ldrbtmi	r3, [fp], #-1488	; 0xfffffa30
    1aa8:			; <UNDEFINED> instruction: 0xf8dde7d8
    1aac:	blls	3edbb4 <__assert_fail@plt+0x3ec8e8>
    1ab0:	ldmdavs	r9, {r1, r3, sp}
    1ab4:	bl	ff0bfab8 <__assert_fail@plt+0xff0be7ec>
    1ab8:			; <UNDEFINED> instruction: 0xf7ffe63c
    1abc:			; <UNDEFINED> instruction: 0xf8dfeb5e
    1ac0:	andcs	r1, r5, #184, 10	; 0x2e000000
    1ac4:			; <UNDEFINED> instruction: 0x46034479
    1ac8:	ldmdavs	lr, {sp}
    1acc:	b	ff3bfad0 <__assert_fail@plt+0xff3be804>
    1ad0:	ldrdne	pc, [r0], -r9
    1ad4:	bl	fe9bfad8 <__assert_fail@plt+0xfe9be80c>
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4628
    1adc:	ldrdlt	lr, [r0, #-186]	; 0xffffff46
    1ae0:	ldrne	pc, [r8, #2271]	; 0x8df
    1ae4:	andcs	r2, r0, r5, lsl #4
    1ae8:			; <UNDEFINED> instruction: 0xf7ff4479
    1aec:			; <UNDEFINED> instruction: 0xf7ffeac0
    1af0:			; <UNDEFINED> instruction: 0x4621eb9a
    1af4:	andcs	r2, r2, r0, lsl #4
    1af8:	b	fe1bfafc <__assert_fail@plt+0xfe1be830>
    1afc:	andcs	r6, r5, #3866624	; 0x3b0000
    1b00:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1b04:	andcs	r9, r0, r0, lsl #4
    1b08:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1b0c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1b10:	bl	ff13fb14 <__assert_fail@plt+0xff13e848>
    1b14:			; <UNDEFINED> instruction: 0x4601683a
    1b18:			; <UNDEFINED> instruction: 0xf7ff2001
    1b1c:			; <UNDEFINED> instruction: 0xf8d9eb54
    1b20:	cdpcs	0, 0, cr3, cr0, cr0, {0}
    1b24:	cfldrdge	mvd15, [r8, #-252]!	; 0xffffff04
    1b28:	andls	r2, fp, #268435456	; 0x10000000
    1b2c:			; <UNDEFINED> instruction: 0xf8dfe574
    1b30:	cfrshl32	mvfx10, mvfx8, r2
    1b34:			; <UNDEFINED> instruction: 0xf8df7a10
    1b38:	ldrbtmi	r4, [sl], #-1364	; 0xfffffaac
    1b3c:			; <UNDEFINED> instruction: 0xf8df9211
    1b40:	ldrbtmi	r2, [ip], #-1360	; 0xfffffab0
    1b44:	orrseq	pc, r0, #4, 2
    1b48:	sublt	pc, r0, sp, asr #17
    1b4c:	andls	r4, pc, #2046820352	; 0x7a000000
    1b50:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1b54:			; <UNDEFINED> instruction: 0xf8d9469b
    1b58:	ldrbtmi	r6, [sl], #-24	; 0xffffffe8
    1b5c:	and	r9, r4, lr, lsl #4
    1b60:	b	98eb98 <__assert_fail@plt+0x98d8cc>
    1b64:	strmi	r0, [r3, #1541]!	; 0x605
    1b68:	stmdavs	r5!, {r1, r2, r3, r6, ip, lr, pc}
    1b6c:	svceq	0x0000f1ba
    1b70:	b	6b5b80 <__assert_fail@plt+0x6b48b4>
    1b74:	rscsle	r0, r3, r5, lsl #30
    1b78:	rscsle	r4, r1, r5, lsr r2
    1b7c:	beq	43d3ec <__assert_fail@plt+0x43c120>
    1b80:			; <UNDEFINED> instruction: 0xf7ff2100
    1b84:			; <UNDEFINED> instruction: 0x4680eab8
    1b88:			; <UNDEFINED> instruction: 0xf0002800
    1b8c:	blls	3e2214 <__assert_fail@plt+0x3e0f48>
    1b90:	blcs	1bc04 <__assert_fail@plt+0x1a938>
    1b94:			; <UNDEFINED> instruction: 0xf8dfdde4
    1b98:	strcs	r3, [r0, -r0, lsl #10]
    1b9c:	movwls	r4, #33915	; 0x847b
    1ba0:			; <UNDEFINED> instruction: 0xf0004638
    1ba4:	stmdacs	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    1ba8:	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1bac:	strcs	pc, [r9, #-0]!
    1bb0:	andeq	r0, r3, fp, lsl r7
    1bb4:	ldrdcs	pc, [r0], -r9
    1bb8:	and	fp, r6, r2, ror #2
    1bbc:			; <UNDEFINED> instruction: 0x3014f8d9
    1bc0:	svclt	0x0008421d
    1bc4:	andle	r9, r0, lr, lsl #20
    1bc8:	ldrtmi	r9, [r9], -sp, lsl #20
    1bcc:			; <UNDEFINED> instruction: 0xf7ff4640
    1bd0:	bllt	83c3a0 <__assert_fail@plt+0x83b0d4>
    1bd4:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1bd8:	ldrbtmi	r3, [fp], #-1793	; 0xfffff8ff
    1bdc:	addsmi	r6, pc, #1769472	; 0x1b0000
    1be0:	sbfx	sp, lr, #23, #30
    1be4:			; <UNDEFINED> instruction: 0x3010f8d9
    1be8:	svclt	0x0008421d
    1bec:	rscle	r9, ip, r8, lsl #20
    1bf0:	strtcs	pc, [ip], #2271	; 0x8df
    1bf4:			; <UNDEFINED> instruction: 0xe7e8447a
    1bf8:	bcs	1be88 <__assert_fail@plt+0x1abbc>
    1bfc:	strb	sp, [r4, sl, ror #1]!
    1c00:	bcs	1bd90 <__assert_fail@plt+0x1aac4>
    1c04:	strb	sp, [r0, r6, ror #1]!
    1c08:	bvc	43d478 <__assert_fail@plt+0x43c1ac>
    1c0c:	ldrdlt	pc, [r0], #-141	; 0xffffff73
    1c10:			; <UNDEFINED> instruction: 0xf0402e00
    1c14:			; <UNDEFINED> instruction: 0x46388150
    1c18:	bl	2bfc1c <__assert_fail@plt+0x2be950>
    1c1c:			; <UNDEFINED> instruction: 0xf8dfe6cf
    1c20:	andcs	r1, r5, #132, 8	; 0x84000000
    1c24:	ldrbtmi	r2, [r9], #-0
    1c28:	b	83fc2c <__assert_fail@plt+0x83e960>
    1c2c:	b	ffebfc30 <__assert_fail@plt+0xffebe964>
    1c30:			; <UNDEFINED> instruction: 0xf8dfe796
    1c34:	strcs	r2, [r5], #-1140	; 0xfffffb8c
    1c38:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1c3c:			; <UNDEFINED> instruction: 0xf8d92000
    1c40:	ldrbtmi	r3, [sl], #-12
    1c44:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    1c48:	bl	a3fc4c <__assert_fail@plt+0xa3e980>
    1c4c:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1c50:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    1c54:	andcs	r4, r0, r3, lsl #12
    1c58:			; <UNDEFINED> instruction: 0xf7ff461c
    1c5c:			; <UNDEFINED> instruction: 0xf8d9ea08
    1c60:	strtmi	r3, [r1], -ip
    1c64:	andcs	r4, r1, r2, lsl #12
    1c68:	b	feb3fc6c <__assert_fail@plt+0xfeb3e9a0>
    1c6c:	stcls	6, cr14, [r7, #-84]	; 0xffffffac
    1c70:			; <UNDEFINED> instruction: 0xf8df2405
    1c74:			; <UNDEFINED> instruction: 0xf8df2440
    1c78:			; <UNDEFINED> instruction: 0xf8d91440
    1c7c:	ldrbtmi	r3, [sl], #-4
    1c80:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    1c84:			; <UNDEFINED> instruction: 0xf7ff4628
    1c88:			; <UNDEFINED> instruction: 0xf8dfeb0a
    1c8c:			; <UNDEFINED> instruction: 0x46221430
    1c90:			; <UNDEFINED> instruction: 0x46034479
    1c94:	ldrmi	r4, [ip], -r8, lsr #12
    1c98:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c9c:	ldrdcc	pc, [r4], -r9
    1ca0:	strmi	r4, [r2], -r1, lsr #12
    1ca4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ca8:	ldrb	lr, [r1, #2702]!	; 0xa8e
    1cac:	ldrne	pc, [r0], #-2271	; 0xfffff721
    1cb0:			; <UNDEFINED> instruction: 0xf8d92001
    1cb4:	ldcge	0, cr2, [lr], {28}
    1cb8:			; <UNDEFINED> instruction: 0xf8df4479
    1cbc:			; <UNDEFINED> instruction: 0xf7ff8408
    1cc0:			; <UNDEFINED> instruction: 0xf8dfea82
    1cc4:	andcs	r1, r1, r4, lsl #8
    1cc8:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    1ccc:			; <UNDEFINED> instruction: 0xf7ff46a2
    1cd0:	bls	bc6c0 <__assert_fail@plt+0xbb3f4>
    1cd4:	ldrdcs	r4, [r2], -r2	; <UNPREDICTABLE>
    1cd8:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cdc:	strtmi	r9, [r9], -pc, lsl #6
    1ce0:	b	feb3fce4 <__assert_fail@plt+0xfeb3ea18>
    1ce4:	ldrtmi	lr, [fp], -r5
    1ce8:	tstcs	r1, r2, asr #12
    1cec:			; <UNDEFINED> instruction: 0xf7ff4628
    1cf0:			; <UNDEFINED> instruction: 0xf91aea7c
    1cf4:	mvnlt	r4, r1, lsl #22
    1cf8:			; <UNDEFINED> instruction: 0xf1a7b2e7
    1cfc:			; <UNDEFINED> instruction: 0xf0130322
    1d00:	ldrshtle	r0, [r0], #253	; 0xfd
    1d04:	cmpeq	ip, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
    1d08:	svceq	0x00fbf013
    1d0c:			; <UNDEFINED> instruction: 0xf7ffd0eb
    1d10:	stmdavs	r3, {r1, r3, r9, fp, sp, lr, pc}
    1d14:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    1d18:	cmnpl	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    1d1c:	teqeq	sp, #35	; 0x23	; <UNPREDICTABLE>
    1d20:	cfldrdeq	mvd0, [fp], {91}	; 0x5b
    1d24:	svcmi	0x0080f5b3
    1d28:			; <UNDEFINED> instruction: 0x4620d1dd
    1d2c:			; <UNDEFINED> instruction: 0xf7ff4629
    1d30:	ldrb	lr, [lr, r6, lsl #21]
    1d34:	eorcs	r4, r2, r9, lsr #12
    1d38:	b	fe03fd3c <__assert_fail@plt+0xfe03ea70>
    1d3c:	stcls	6, cr14, [r2, #-392]	; 0xfffffe78
    1d40:	blmi	fe94a55c <__assert_fail@plt+0xfe949290>
    1d44:	stmibmi	r1!, {sp}^
    1d48:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1d4c:			; <UNDEFINED> instruction: 0xf7ff681c
    1d50:	blmi	fe7fc390 <__assert_fail@plt+0xfe7fb0c4>
    1d54:	stmiapl	fp!, {r0, r8, sp}^
    1d58:			; <UNDEFINED> instruction: 0x4602681b
    1d5c:			; <UNDEFINED> instruction: 0xf7ff4620
    1d60:	andcs	lr, r1, r4, asr #20
    1d64:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d68:	andcs	r9, r5, #2, 26	; 0x80
    1d6c:	andcs	r4, r0, ip, lsr #23
    1d70:			; <UNDEFINED> instruction: 0x460649d7
    1d74:	stmiapl	fp!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, lr}^
    1d78:	ldrbtmi	r4, [pc], #-1145	; 1d80 <__assert_fail@plt+0xab4>
    1d7c:			; <UNDEFINED> instruction: 0xf7ff681c
    1d80:			; <UNDEFINED> instruction: 0x4621e976
    1d84:	b	1cbfd88 <__assert_fail@plt+0x1cbeabc>
    1d88:	andcs	r4, r5, #3457024	; 0x34c000
    1d8c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1d90:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d94:	smlabbcs	r1, lr, fp, r4
    1d98:	ldclmi	8, cr5, [r0, #940]	; 0x3ac
    1d9c:	ldrbtmi	r6, [sp], #-2075	; 0xfffff7e5
    1da0:			; <UNDEFINED> instruction: 0x46023590
    1da4:			; <UNDEFINED> instruction: 0xf7ff4620
    1da8:	strtmi	lr, [r1], -r0, lsr #20
    1dac:			; <UNDEFINED> instruction: 0xf7ff200a
    1db0:	stmibmi	fp, {r1, r2, r6, r9, fp, sp, lr, pc}^
    1db4:	ldrtmi	r2, [r0], -r5, lsl #4
    1db8:			; <UNDEFINED> instruction: 0xf7ff4479
    1dbc:			; <UNDEFINED> instruction: 0x4621e958
    1dc0:	b	153fdc4 <__assert_fail@plt+0x153eaf8>
    1dc4:	andcs	r4, r5, #3260416	; 0x31c000
    1dc8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1dcc:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dd0:			; <UNDEFINED> instruction: 0xf7ff4621
    1dd4:	stmibmi	r4, {r2, r3, r6, r9, fp, sp, lr, pc}^
    1dd8:	ldrtmi	r2, [r0], -r5, lsl #4
    1ddc:			; <UNDEFINED> instruction: 0xf7ff4479
    1de0:	strtmi	lr, [r1], -r6, asr #18
    1de4:	b	10bfde8 <__assert_fail@plt+0x10beb1c>
    1de8:	andcs	r4, sl, r1, lsr #12
    1dec:	b	9bfdf0 <__assert_fail@plt+0x9beb24>
    1df0:	andcs	r4, r5, #3112960	; 0x2f8000
    1df4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1df8:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dfc:	andcs	r4, r5, #188, 18	; 0x2f0000
    1e00:			; <UNDEFINED> instruction: 0x46034479
    1e04:	movwls	r4, #9776	; 0x2630
    1e08:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e0c:	bmi	fee944f8 <__assert_fail@plt+0xfee9322c>
    1e10:	tstls	r0, r9, ror r4
    1e14:	ldrbtmi	r4, [sl], #-2489	; 0xfffff647
    1e18:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    1e1c:	andcs	r9, r1, r1
    1e20:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e24:	andcs	r4, sl, r1, lsr #12
    1e28:	b	23fe2c <__assert_fail@plt+0x23eb60>
    1e2c:	andcs	r4, r5, #180, 18	; 0x2d0000
    1e30:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1e34:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e38:			; <UNDEFINED> instruction: 0x21014bb2
    1e3c:			; <UNDEFINED> instruction: 0x4602447b
    1e40:			; <UNDEFINED> instruction: 0xf7ff4620
    1e44:	ldmibmi	r0!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    1e48:	ldrtmi	r2, [r0], -r5, lsl #4
    1e4c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e50:	strtmi	lr, [r1], -lr, lsl #18
    1e54:	b	2bfe58 <__assert_fail@plt+0x2beb8c>
    1e58:	andcs	r6, r5, #2818048	; 0x2b0000
    1e5c:	andcs	r6, r0, r9, ror #18
    1e60:	ldrcc	r3, [r8, #-1537]	; 0xfffff9ff
    1e64:			; <UNDEFINED> instruction: 0xf7ff9302
    1e68:	blls	bc278 <__assert_fail@plt+0xbafac>
    1e6c:	tstcs	r1, sl, lsr r6
    1e70:	strtmi	r9, [r0], -r0
    1e74:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e78:	mvnle	r2, r5, lsl #28
    1e7c:	ldrtmi	r4, [r2], -r3, lsr #19
    1e80:	ldrbtmi	r2, [r9], #-0
    1e84:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e88:	ldrbtmi	r4, [sl], #-2721	; 0xfffff55f
    1e8c:	andcs	r4, r1, r1, lsl #12
    1e90:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e94:			; <UNDEFINED> instruction: 0xf7ff2000
    1e98:			; <UNDEFINED> instruction: 0xf1a0e94c
    1e9c:	blcs	1742b28 <__assert_fail@plt+0x174185c>
    1ea0:	blge	16bf7a4 <__assert_fail@plt+0x16be4d8>
    1ea4:			; <UNDEFINED> instruction: 0x46034a9b
    1ea8:	ldmdavs	r0!, {r0, r8, sp}
    1eac:			; <UNDEFINED> instruction: 0xf7ff447a
    1eb0:			; <UNDEFINED> instruction: 0xf7ffe99c
    1eb4:	ldmibmi	r8, {r0, r4, r6, r8, r9, fp, ip, sp, pc}
    1eb8:	andcs	r2, r0, r5, lsl #4
    1ebc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ec0:			; <UNDEFINED> instruction: 0xf8d9e8d6
    1ec4:	ldrtmi	r1, [r2], -r0
    1ec8:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ecc:	ldmdbls	r1, {r0, r1, r5, r7, r9, sl, sp, lr, pc}
    1ed0:			; <UNDEFINED> instruction: 0xf7ff2205
    1ed4:			; <UNDEFINED> instruction: 0xf7ffe8cc
    1ed8:	strb	lr, [r1], -r6, lsr #19
    1edc:	andcs	r4, r1, pc, lsl #19
    1ee0:	ldrdcs	pc, [r8], -r9
    1ee4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ee8:	ldr	lr, [ip, #2414]	; 0x96e
    1eec:	andcs	r4, r1, ip, lsl #19
    1ef0:	ldrdcs	pc, [ip], -r9
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ef8:	str	lr, [pc, #2406]	; 2866 <__assert_fail@plt+0x159a>
    1efc:	andcs	r4, r1, r9, lsl #19
    1f00:	ldrdcs	pc, [r4], -r9
    1f04:			; <UNDEFINED> instruction: 0xf7ff4479
    1f08:	str	lr, [r2, #2398]	; 0x95e
    1f0c:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f10:	blcs	41bf24 <__assert_fail@plt+0x41ac58>
    1f14:	stmibmi	r4, {r2, r3, ip, lr, pc}
    1f18:	andcs	r2, r0, r5, lsl #4
    1f1c:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    1f20:			; <UNDEFINED> instruction: 0xf7ff930b
    1f24:			; <UNDEFINED> instruction: 0xf8d9e8a4
    1f28:			; <UNDEFINED> instruction: 0xf7ff1000
    1f2c:	str	lr, [r1], #-2428	; 0xfffff684
    1f30:	andcs	r4, r5, #2064384	; 0x1f8000
    1f34:	ldrbtmi	r2, [r9], #-0
    1f38:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f3c:	ldrdne	pc, [r0], -r9
    1f40:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f44:			; <UNDEFINED> instruction: 0xf7ffe7e7
    1f48:	stmdavs	r3, {r3, r4, r8, fp, sp, lr, pc}
    1f4c:			; <UNDEFINED> instruction: 0xf0002b10
    1f50:	ldmdbmi	r7!, {r8, pc}^
    1f54:	andcs	r2, r0, r5, lsl #4
    1f58:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    1f5c:			; <UNDEFINED> instruction: 0xf7ff930b
    1f60:			; <UNDEFINED> instruction: 0xf8d9e886
    1f64:			; <UNDEFINED> instruction: 0xf7ff1000
    1f68:			; <UNDEFINED> instruction: 0xf8d9e95e
    1f6c:			; <UNDEFINED> instruction: 0xf7ff3000
    1f70:	blmi	1c30cc4 <__assert_fail@plt+0x1c2f9f8>
    1f74:	adcsvc	pc, r7, #1325400064	; 0x4f000000
    1f78:	ldmdami	r0!, {r0, r1, r2, r3, r5, r6, r8, fp, lr}^
    1f7c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1f80:	ldrbtmi	r3, [r8], #-928	; 0xfffffc60
    1f84:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f88:			; <UNDEFINED> instruction: 0x00013bbe
    1f8c:	andeq	r0, r0, r4, lsr #2
    1f90:	andeq	r2, r0, ip, asr #30
    1f94:	andeq	r2, r0, r4, ror sl
    1f98:	strdeq	r3, [r1], -r2
    1f9c:	andeq	r2, r0, sl, lsr sl
    1fa0:	muleq	r0, fp, r0
    1fa4:	andeq	r3, r1, r4, lsl #17
    1fa8:	andeq	r3, r1, r0, ror #22
    1fac:	andeq	r2, r0, r6, lsl lr
    1fb0:	andeq	r3, r0, r4, lsr r3
    1fb4:	andeq	r0, r0, r8, asr #2
    1fb8:	andeq	r2, r0, r6, lsl #19
    1fbc:	andeq	r3, r1, r2, asr #23
    1fc0:			; <UNDEFINED> instruction: 0x00000eb1
    1fc4:	andeq	r3, r1, ip, lsl #23
    1fc8:	andeq	r0, r0, r1, lsl lr
    1fcc:	muleq	r0, r0, ip
    1fd0:	andeq	r0, r0, r0, asr #2
    1fd4:	andeq	r2, r0, sl, lsl #25
    1fd8:	andeq	r0, r0, ip, lsr #2
    1fdc:	andeq	r2, r0, r4, lsl #17
    1fe0:	andeq	r3, r1, r6, asr #13
    1fe4:	andeq	r2, r0, r4, lsr #30
    1fe8:	andeq	r2, r0, r6, lsr r8
    1fec:	andeq	r3, r0, r8, lsl #3
    1ff0:	muleq	r1, r2, sl
    1ff4:			; <UNDEFINED> instruction: 0x000027ba
    1ff8:	andeq	r0, r0, r8, lsr #2
    1ffc:	ldrdeq	r2, [r0], -r6
    2000:	andeq	r3, r1, r2, ror #14
    2004:	andeq	r2, r0, r2, lsl pc
    2008:	andeq	r2, r0, r4, asr sl
    200c:	andeq	r2, r0, sl, lsr #20
    2010:	andeq	r2, r0, r0, asr #19
    2014:	ldrdeq	r2, [r0], -sl
    2018:	andeq	r2, r0, r2, lsr #20
    201c:	andeq	r2, r0, r6, ror r8
    2020:	andeq	r0, r0, r8, lsr r1
    2024:	muleq	r0, ip, sl
    2028:	andeq	r2, r0, ip, lsr #21
    202c:	ldrdeq	r2, [r0], -r0
    2030:	andeq	r2, r0, r2, lsr sl
    2034:	andeq	r2, r0, ip, lsr #20
    2038:	andeq	r2, r0, r6, lsr #20
    203c:	andeq	r2, r0, r2, ror r7
    2040:	andeq	r2, r0, r0, lsl sl
    2044:			; <UNDEFINED> instruction: 0x000136b6
    2048:	andeq	r3, r1, r0, asr r2
    204c:	andeq	r3, r1, lr, lsl #13
    2050:	andeq	r2, r0, ip, lsl #20
    2054:	andeq	r2, r0, lr, lsl #16
    2058:			; <UNDEFINED> instruction: 0x000028ba
    205c:	muleq	r1, r4, r1
    2060:			; <UNDEFINED> instruction: 0x000028bc
    2064:	andeq	r2, r0, r2, asr #17
    2068:	andeq	r2, r0, r0, lsl r3
    206c:	andeq	r2, r0, r6, lsl #6
    2070:	andeq	r2, r0, r8, ror #5
    2074:			; <UNDEFINED> instruction: 0x000022b6
    2078:	andeq	r2, r0, r8, lsr r7
    207c:	andeq	r2, r0, r0, lsr r7
    2080:	andeq	r2, r0, r4, asr #14
    2084:	andeq	r2, r0, sl, lsl r7
    2088:	andeq	r2, r0, sl, lsr #17
    208c:	andeq	r3, r1, sl, lsl #1
    2090:	andeq	r3, r1, r0, asr #9
    2094:	andeq	r2, r0, r6, lsl #4
    2098:	andeq	r2, r0, r4, asr #3
    209c:	andeq	r3, r1, r2, lsr r4
    20a0:	andeq	r2, r0, r8, ror #2
    20a4:	ldrdeq	r2, [r0], -lr
    20a8:	andeq	r2, r0, lr, lsl #14
    20ac:	andeq	r2, r0, lr, lsl r7
    20b0:	andeq	r2, r0, r2, lsr r7
    20b4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    20b8:	andeq	r2, r0, r2, ror #13
    20bc:	andeq	r2, r0, r8, ror #13
    20c0:	strdeq	r2, [r0], -r0
    20c4:	strdeq	r2, [r0], -ip
    20c8:	andeq	r2, r0, lr, ror #11
    20cc:	andeq	r2, r0, lr, lsl #8
    20d0:	andeq	r2, r0, r4, asr r0
    20d4:	andeq	r2, r0, lr, lsl #7
    20d8:	andeq	r2, r0, sl, asr #32
    20dc:	andeq	r2, r1, lr, lsr #28
    20e0:	andeq	r2, r0, r0, asr #32
    20e4:	andeq	r2, r0, sl, asr r0
    20e8:	andeq	r2, r0, r4, asr r0
    20ec:	andeq	r2, r0, r6, ror r2
    20f0:	andeq	r2, r0, r0, lsl #5
    20f4:	andeq	r2, r0, r0, lsr #5
    20f8:	andeq	r2, r0, sl, ror r2
    20fc:	andeq	r2, r0, r2, lsl #5
    2100:	andeq	r2, r0, lr, lsl #5
    2104:	andeq	r2, r0, r0, lsr #5
    2108:	andeq	r2, r0, r0, lsr #5
    210c:	muleq	r0, r2, r2
    2110:	andeq	r2, r0, r6, lsr #5
    2114:	strdeq	r1, [r0], -ip
    2118:	andeq	r2, r0, r4, ror #10
    211c:	andeq	r2, r0, ip, lsl #8
    2120:	andeq	r2, r0, r8, ror #7
    2124:	andeq	r2, r0, r8, asr #7
    2128:	andeq	r2, r0, lr, lsr #5
    212c:	andeq	r2, r0, sl, ror #4
    2130:	andeq	r2, r0, r2, ror r2
    2134:	andeq	r2, r0, r8, lsr r7
    2138:	andeq	r1, r0, lr, ror sp
    213c:	andeq	r2, r0, r2, lsl r2
    2140:	andcs	r4, r5, #16, 18	; 0x40000
    2144:			; <UNDEFINED> instruction: 0xf7fe4479
    2148:			; <UNDEFINED> instruction: 0xf7ffef92
    214c:			; <UNDEFINED> instruction: 0xf7ffe86c
    2150:	stmdbmi	sp, {r0, r4, r5, r6, r7, r9, fp, ip, sp, pc}
    2154:	andcs	r2, r0, r5, lsl #4
    2158:			; <UNDEFINED> instruction: 0xf7fe4479
    215c:			; <UNDEFINED> instruction: 0xf8d9ef88
    2160:			; <UNDEFINED> instruction: 0xf7fe1000
    2164:			; <UNDEFINED> instruction: 0xe6f4effe
    2168:	svc	0x008ef7fe
    216c:			; <UNDEFINED> instruction: 0xf44f4b07
    2170:	stmdbmi	r7, {r0, r1, r3, r4, r7, r9, ip, sp, lr}
    2174:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    2178:	orrscc	r4, r0, #2030043136	; 0x79000000
    217c:			; <UNDEFINED> instruction: 0xf7ff4478
    2180:	svclt	0x0000e8a6
    2184:	andeq	r2, r0, ip, asr r2
    2188:	andeq	r2, r0, r8, asr #32
    218c:	andeq	r2, r0, lr, lsr r5
    2190:	andeq	r1, r0, r4, lsl #23
    2194:	andeq	r2, r0, r8, lsl r0
    2198:	bleq	3e2dc <__assert_fail@plt+0x3d010>
    219c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    21a0:	strbtmi	fp, [sl], -r2, lsl #24
    21a4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    21a8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    21ac:	ldrmi	sl, [sl], #776	; 0x308
    21b0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    21b4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    21b8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    21bc:			; <UNDEFINED> instruction: 0xf85a4b06
    21c0:	stmdami	r6, {r0, r1, ip, sp}
    21c4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    21c8:	svc	0x008ef7fe
    21cc:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21d0:	andeq	r2, r1, r0, ror #25
    21d4:	andeq	r0, r0, r8, lsl r1
    21d8:	andeq	r0, r0, r4, lsr r1
    21dc:	andeq	r0, r0, ip, lsr r1
    21e0:	ldr	r3, [pc, #20]	; 21fc <__assert_fail@plt+0xf30>
    21e4:	ldr	r2, [pc, #20]	; 2200 <__assert_fail@plt+0xf34>
    21e8:	add	r3, pc, r3
    21ec:	ldr	r2, [r3, r2]
    21f0:	cmp	r2, #0
    21f4:	bxeq	lr
    21f8:	b	110c <__gmon_start__@plt>
    21fc:	andeq	r2, r1, r0, asr #25
    2200:	andeq	r0, r0, r0, lsr r1
    2204:	blmi	1d4224 <__assert_fail@plt+0x1d2f58>
    2208:	bmi	1d33f0 <__assert_fail@plt+0x1d2124>
    220c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2210:	andle	r4, r3, sl, ror r4
    2214:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2218:	ldrmi	fp, [r8, -r3, lsl #2]
    221c:	svclt	0x00004770
    2220:	andeq	r2, r1, r0, lsl #28
    2224:	strdeq	r2, [r1], -ip
    2228:	muleq	r1, ip, ip
    222c:	andeq	r0, r0, r0, lsr #2
    2230:	stmdbmi	r9, {r3, fp, lr}
    2234:	bmi	25341c <__assert_fail@plt+0x252150>
    2238:	bne	253424 <__assert_fail@plt+0x252158>
    223c:	svceq	0x00cb447a
    2240:			; <UNDEFINED> instruction: 0x01a1eb03
    2244:	andle	r1, r3, r9, asr #32
    2248:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    224c:	ldrmi	fp, [r8, -r3, lsl #2]
    2250:	svclt	0x00004770
    2254:	ldrdeq	r2, [r1], -r4
    2258:	ldrdeq	r2, [r1], -r0
    225c:	andeq	r2, r1, r0, ror ip
    2260:	andeq	r0, r0, r4, asr #2
    2264:	blmi	2af68c <__assert_fail@plt+0x2ae3c0>
    2268:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    226c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2270:	blmi	270824 <__assert_fail@plt+0x26f558>
    2274:	ldrdlt	r5, [r3, -r3]!
    2278:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    227c:			; <UNDEFINED> instruction: 0xf7fe6818
    2280:			; <UNDEFINED> instruction: 0xf7ffeea6
    2284:	blmi	1c2188 <__assert_fail@plt+0x1c0ebc>
    2288:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    228c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2290:	muleq	r1, lr, sp
    2294:	andeq	r2, r1, r0, asr #24
    2298:	andeq	r0, r0, ip, lsl r1
    229c:	andeq	r2, r1, r6, lsl #27
    22a0:	andeq	r2, r1, lr, ror sp
    22a4:	svclt	0x0000e7c4
    22a8:	mvnsmi	lr, sp, lsr #18
    22ac:	ldcmi	6, cr4, [r5], {128}	; 0x80
    22b0:	cfmsub32mi	mvax0, mvfx4, mvfx5, mvfx15
    22b4:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    22b8:	ldrcc	r4, [r0], #-1150	; 0xfffffb82
    22bc:			; <UNDEFINED> instruction: 0xf854e001
    22c0:	ldrtmi	r6, [sl], -ip, lsl #24
    22c4:			; <UNDEFINED> instruction: 0x46404631
    22c8:			; <UNDEFINED> instruction: 0xf7fe340c
    22cc:	stmdblt	r8, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    22d0:	ldrshlt	r5, [fp, #-115]!	; 0xffffff8d
    22d4:	cfstr32cs	mvfx3, [ip, #-4]
    22d8:	stmdbmi	ip, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    22dc:	andcs	r2, r0, r5, lsl #4
    22e0:			; <UNDEFINED> instruction: 0xf7fe4479
    22e4:	strbmi	lr, [r1], -r4, asr #29
    22e8:	svc	0x003af7fe
    22ec:	rscscc	pc, pc, pc, asr #32
    22f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    22f4:	bmi	18af2c <__assert_fail@plt+0x189c60>
    22f8:			; <UNDEFINED> instruction: 0xf505fb03
    22fc:	ldmdbpl	r0, {r1, r3, r4, r5, r6, sl, lr}^
    2300:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2304:	andeq	r2, r1, r6, lsl r9
    2308:	andeq	r1, r0, r8, lsl #20
    230c:	andeq	r1, r0, ip, ror #19
    2310:	ldrdeq	r2, [r1], -r0
    2314:	mvnsmi	lr, sp, lsr #18
    2318:	cfmsub32mi	mvax0, mvfx4, mvfx7, mvfx15
    231c:	ldcmi	6, cr4, [r7, #-512]	; 0xfffffe00
    2320:	ldrbtmi	r4, [lr], #-1594	; 0xfffff9c6
    2324:	ldrbtmi	r4, [sp], #-1600	; 0xfffff9c0
    2328:	ldrtmi	r2, [r1], -r0, lsl #8
    232c:			; <UNDEFINED> instruction: 0xf7fe3590
    2330:	stmdblt	r8, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    2334:	ldrshlt	r5, [r3, #-115]!	; 0xffffff8d
    2338:	cfstrscs	mvf3, [r5], {1}
    233c:			; <UNDEFINED> instruction: 0xf855d00e
    2340:	shadd16mi	r6, sl, r8
    2344:	ldrtmi	r4, [r1], -r0, asr #12
    2348:	svc	0x001cf7fe
    234c:	mvnsle	r2, r0, lsl #16
    2350:	blcs	18324 <__assert_fail@plt+0x17058>
    2354:			; <UNDEFINED> instruction: 0x4620d1f0
    2358:	ldrhhi	lr, [r0, #141]!	; 0x8d
    235c:	strtmi	r4, [r2], -r8, lsl #18
    2360:	ldrbtmi	r2, [r9], #-0
    2364:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2368:			; <UNDEFINED> instruction: 0xf7fe4641
    236c:			; <UNDEFINED> instruction: 0xf04feefa
    2370:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2374:	svclt	0x000081f0
    2378:			; <UNDEFINED> instruction: 0x000019be
    237c:	andeq	r2, r1, r6, lsr #17
    2380:	andeq	r1, r0, r6, lsl #19
    2384:	blmi	3af7ac <__assert_fail@plt+0x3ae4e0>
    2388:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    238c:	sfmle	f4, 4, [r5, #-520]	; 0xfffffdf8
    2390:	addeq	lr, r0, r3, lsl #22
    2394:	stmdacs	r4, {r6, fp, sp, lr}
    2398:	stclt	12, cr13, [r8, #-36]	; 0xffffffdc
    239c:	addscs	r4, sp, #9216	; 0x2400
    23a0:	stmdami	sl, {r0, r3, r8, fp, lr}
    23a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    23a8:			; <UNDEFINED> instruction: 0xf7fe4478
    23ac:	blmi	23e1f4 <__assert_fail@plt+0x23cf28>
    23b0:	stmdbmi	r8, {r1, r2, r3, r4, r7, r9, sp}
    23b4:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    23b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    23bc:	svc	0x0086f7fe
    23c0:	andeq	r2, r1, r4, lsl #25
    23c4:	andeq	r2, r0, r0, lsl r3
    23c8:	andeq	r1, r0, r6, asr r9
    23cc:	andeq	r1, r0, r8, ror #18
    23d0:	strdeq	r2, [r0], -lr
    23d4:	andeq	r1, r0, r4, asr #18
    23d8:	andeq	r1, r0, r6, ror #18
    23dc:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    23e0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    23e4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    23e8:			; <UNDEFINED> instruction: 0xf7fe4620
    23ec:	strmi	lr, [r7], -ip, ror #28
    23f0:			; <UNDEFINED> instruction: 0xf7fe4620
    23f4:			; <UNDEFINED> instruction: 0x4606ee1c
    23f8:			; <UNDEFINED> instruction: 0xf7fe4620
    23fc:			; <UNDEFINED> instruction: 0x4604eefc
    2400:			; <UNDEFINED> instruction: 0xb128bb66
    2404:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2408:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    240c:	tstle	r7, r9, lsl #22
    2410:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    2414:			; <UNDEFINED> instruction: 0x4620681c
    2418:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    241c:	strtmi	r4, [r0], -r6, lsl #12
    2420:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2424:	strtmi	r4, [r0], -r5, lsl #12
    2428:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    242c:	bllt	f53c44 <__assert_fail@plt+0xf52978>
    2430:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    2434:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2438:	blcs	25c44c <__assert_fail@plt+0x25b180>
    243c:	ldfltp	f5, [r8, #44]!	; 0x2c
    2440:	rscle	r2, r5, r0, lsr #22
    2444:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    2448:	andcs	r2, r0, r5, lsl #4
    244c:			; <UNDEFINED> instruction: 0xf7fe4479
    2450:			; <UNDEFINED> instruction: 0xf7feee0e
    2454:	andcs	lr, r1, r8, ror #29
    2458:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    245c:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2460:	stccs	8, cr6, [r0], {3}
    2464:	blcs	836c1c <__assert_fail@plt+0x835950>
    2468:	andvs	fp, r4, r8, lsl pc
    246c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    2470:	andcs	r2, r0, r5, lsl #4
    2474:			; <UNDEFINED> instruction: 0xf7fe4479
    2478:			; <UNDEFINED> instruction: 0xf7feedfa
    247c:			; <UNDEFINED> instruction: 0xe7eaee72
    2480:	mvnle	r2, r0, lsl #16
    2484:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    2488:	blcs	81c49c <__assert_fail@plt+0x81b1d0>
    248c:	andvs	fp, r4, r8, lsl pc
    2490:	svclt	0x0000e7e1
    2494:	andeq	r2, r1, sl, asr #21
    2498:	andeq	r0, r0, r8, lsr r1
    249c:	andeq	r0, r0, ip, lsr #2
    24a0:	strdeq	r1, [r0], -ip
    24a4:	ldrdeq	r1, [r0], -r4
    24a8:	andvs	r2, fp, r0, lsl #6
    24ac:			; <UNDEFINED> instruction: 0xb328b410
    24b0:	mulmi	r0, r0, r9
    24b4:	tstle	ip, pc, lsr #24
    24b8:	mulcc	r1, r0, r9
    24bc:	andcc	r4, r1, r4, lsl #12
    24c0:	rscsle	r2, r9, pc, lsr #22
    24c4:	andvs	r2, fp, r1, lsl #6
    24c8:	mulcc	r1, r4, r9
    24cc:	svclt	0x00182b2f
    24d0:	andle	r2, sl, r0, lsl #22
    24d4:			; <UNDEFINED> instruction: 0xf1c04603
    24d8:	ldmdane	sl, {r1}
    24dc:			; <UNDEFINED> instruction: 0xf913600a
    24e0:	bcs	e0ec <__assert_fail@plt+0xce20>
    24e4:	bcs	bf214c <__assert_fail@plt+0xbf0e80>
    24e8:			; <UNDEFINED> instruction: 0x4620d1f7
    24ec:	blmi	140668 <__assert_fail@plt+0x13f39c>
    24f0:	stccs	7, cr4, [r0], {112}	; 0x70
    24f4:			; <UNDEFINED> instruction: 0x4604d0f9
    24f8:	strb	r3, [r3, r1]!
    24fc:	ldrb	r4, [r4, r4, lsl #12]!
    2500:			; <UNDEFINED> instruction: 0x460eb570
    2504:	mulne	r0, r0, r9
    2508:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    250c:	cmplt	r1, r8, lsl #12
    2510:			; <UNDEFINED> instruction: 0x4630295c
    2514:			; <UNDEFINED> instruction: 0xf7fed008
    2518:	ldmdblt	r8!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    251c:	strpl	r3, [r9, -r1, lsl #8]!
    2520:	stmdbcs	r0, {r5, r9, sl, lr}
    2524:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    2528:			; <UNDEFINED> instruction: 0xf993192b
    252c:			; <UNDEFINED> instruction: 0xb12b3001
    2530:	strpl	r3, [r9, -r2, lsl #8]!
    2534:	stmdbcs	r0, {r5, r9, sl, lr}
    2538:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    253c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2540:	mvnsmi	lr, sp, lsr #18
    2544:	bmi	8d3da4 <__assert_fail@plt+0x8d2ad8>
    2548:	blmi	8ee758 <__assert_fail@plt+0x8ed48c>
    254c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2550:	strmi	r4, [r8], r4, lsl #12
    2554:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2558:			; <UNDEFINED> instruction: 0xf04f9301
    255c:	strls	r0, [r0, -r0, lsl #6]
    2560:	mcr	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2564:	tstlt	r4, r7
    2568:	mulcc	r0, r4, r9
    256c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2570:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    2574:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2578:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    257c:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2580:	ldrtmi	r4, [fp], -r5, lsl #12
    2584:			; <UNDEFINED> instruction: 0x46694632
    2588:			; <UNDEFINED> instruction: 0xf7fe4620
    258c:	stmdavs	fp!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    2590:	blls	30be4 <__assert_fail@plt+0x2f918>
    2594:	rscle	r4, sl, r3, lsr #5
    2598:			; <UNDEFINED> instruction: 0xf993b11b
    259c:	blcs	e5a4 <__assert_fail@plt+0xd2d8>
    25a0:	bmi	436d3c <__assert_fail@plt+0x435a70>
    25a4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    25a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25ac:	subsmi	r9, sl, r1, lsl #22
    25b0:	andlt	sp, r2, sp, lsl #2
    25b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    25b8:	blcs	894dec <__assert_fail@plt+0x893b20>
    25bc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    25c0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    25c4:	strbmi	r4, [r2], -r3, lsr #12
    25c8:			; <UNDEFINED> instruction: 0xf7fe4479
    25cc:			; <UNDEFINED> instruction: 0xf7feed6a
    25d0:	svclt	0x0000ed5c
    25d4:	andeq	r2, r1, lr, asr r9
    25d8:	andeq	r0, r0, r4, lsr #2
    25dc:	andeq	r2, r1, lr, lsl #21
    25e0:	andeq	r2, r0, ip, ror #3
    25e4:	andeq	r2, r1, r6, lsl #18
    25e8:	andeq	r2, r1, r8, asr #20
    25ec:	muleq	r0, ip, r1
    25f0:	addlt	fp, r3, r0, lsl #10
    25f4:	tstls	r0, r7, lsl #24
    25f8:			; <UNDEFINED> instruction: 0xf7fe9001
    25fc:	ldrbtmi	lr, [ip], #-3518	; 0xfffff242
    2600:	ldmib	sp, {r1, r5, r8, sp}^
    2604:	andvs	r2, r1, r0, lsl #6
    2608:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    260c:			; <UNDEFINED> instruction: 0xf7fe4479
    2610:	svclt	0x0000ed48
    2614:	andeq	r2, r1, r6, lsl #20
    2618:	andeq	r2, r0, r8, asr r1
    261c:			; <UNDEFINED> instruction: 0x4604b538
    2620:			; <UNDEFINED> instruction: 0xf7ff460d
    2624:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2628:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    262c:	lfmlt	f5, 1, [r8, #-0]
    2630:	strtmi	r4, [r0], -r9, lsr #12
    2634:			; <UNDEFINED> instruction: 0xffdcf7ff
    2638:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    263c:			; <UNDEFINED> instruction: 0x47706018
    2640:	andeq	r2, r1, sl, asr #19
    2644:	svcmi	0x00f0e92d
    2648:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    264c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2650:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2654:			; <UNDEFINED> instruction: 0xf8df2500
    2658:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    265c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2660:	movwls	r6, #55323	; 0xd81b
    2664:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2668:	strmi	lr, [r0, #-2505]	; 0xfffff637
    266c:	strmi	r9, [r5], -r2, lsl #4
    2670:	stc	7, cr15, [r2, #1016]	; 0x3f8
    2674:	stccs	6, cr4, [r0, #-16]
    2678:	adchi	pc, r9, r0
    267c:	mulvs	r0, r5, r9
    2680:			; <UNDEFINED> instruction: 0xf0002e00
    2684:			; <UNDEFINED> instruction: 0xf7fe80a4
    2688:	strtmi	lr, [sl], -lr, asr #26
    268c:	strmi	r6, [r2], r1, lsl #16
    2690:			; <UNDEFINED> instruction: 0xf912e001
    2694:	rscslt	r6, r3, #1, 30
    2698:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    269c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    26a0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    26a4:	addshi	pc, r3, r0
    26a8:	bleq	c3eae4 <__assert_fail@plt+0xc3d818>
    26ac:	ldrmi	r4, [sl], -r8, lsr #12
    26b0:	ldrbmi	r6, [r9], -r3, lsr #32
    26b4:			; <UNDEFINED> instruction: 0xf7fe930c
    26b8:	mcrls	12, 0, lr, cr12, cr4, {6}
    26bc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    26c0:	smlabteq	r0, sp, r9, lr
    26c4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    26c8:			; <UNDEFINED> instruction: 0xf0402d00
    26cc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    26d0:	tsthi	r6, r0	; <UNPREDICTABLE>
    26d4:	mulpl	r0, r6, r9
    26d8:			; <UNDEFINED> instruction: 0xf0002d00
    26dc:	andcs	r8, r0, #12, 2
    26e0:	cdp	3, 0, cr2, cr8, cr0, {0}
    26e4:			; <UNDEFINED> instruction: 0x4657ba10
    26e8:	andsls	pc, r8, sp, asr #17
    26ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    26f0:			; <UNDEFINED> instruction: 0x469246b1
    26f4:			; <UNDEFINED> instruction: 0xf999469b
    26f8:	bcs	1a4a704 <__assert_fail@plt+0x1a49438>
    26fc:	addhi	pc, sp, r0
    2700:	msreq	CPSR_, r2, lsr #32
    2704:			; <UNDEFINED> instruction: 0xf0402942
    2708:			; <UNDEFINED> instruction: 0xf99980e9
    270c:	bcs	a71c <__assert_fail@plt+0x9450>
    2710:	bicshi	pc, r3, r0
    2714:	ldc	7, cr15, [r8, #1016]	; 0x3f8
    2718:	subsle	r2, r8, r0, lsl #16
    271c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    2720:			; <UNDEFINED> instruction: 0x4630d055
    2724:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2728:	movweq	lr, #47706	; 0xba5a
    272c:	cmple	lr, r5, lsl #12
    2730:	mulne	r0, r9, r9
    2734:	suble	r2, sl, r0, lsl #18
    2738:			; <UNDEFINED> instruction: 0x462a4630
    273c:			; <UNDEFINED> instruction: 0xf7fe4649
    2740:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    2744:			; <UNDEFINED> instruction: 0xf919d143
    2748:	strbmi	ip, [sp], #-5
    274c:	svceq	0x0030f1bc
    2750:			; <UNDEFINED> instruction: 0xf108d10a
    2754:	bl	fea04760 <__assert_fail@plt+0xfea03494>
    2758:	bl	143374 <__assert_fail@plt+0x1420a8>
    275c:			; <UNDEFINED> instruction: 0xf9150803
    2760:			; <UNDEFINED> instruction: 0xf1bccf01
    2764:	rscsle	r0, r8, r0, lsr pc
    2768:			; <UNDEFINED> instruction: 0xf833683b
    276c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2770:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    2774:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2778:	strtmi	r2, [r8], -r0, lsl #6
    277c:	bne	43dfe4 <__assert_fail@plt+0x43cd18>
    2780:	eorvs	r4, r3, sl, lsl r6
    2784:			; <UNDEFINED> instruction: 0xf7fe930c
    2788:			; <UNDEFINED> instruction: 0xf8ddec6c
    278c:	strmi	r9, [r9, #48]!	; 0x30
    2790:	strmi	r6, [r2], r5, lsr #16
    2794:			; <UNDEFINED> instruction: 0xf000468b
    2798:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    279c:	adchi	pc, r6, r0
    27a0:	mvnscc	pc, #16, 2
    27a4:			; <UNDEFINED> instruction: 0xf1419304
    27a8:	movwls	r3, #21503	; 0x53ff
    27ac:	ldrdeq	lr, [r4, -sp]
    27b0:	mvnscc	pc, #79	; 0x4f
    27b4:	andeq	pc, r2, #111	; 0x6f
    27b8:	svclt	0x0008428b
    27bc:			; <UNDEFINED> instruction: 0xd3274282
    27c0:	svceq	0x0000f1b9
    27c4:			; <UNDEFINED> instruction: 0xf999d003
    27c8:	bcs	a7d0 <__assert_fail@plt+0x9504>
    27cc:	tstcs	r6, #-1073741788	; 0xc0000024
    27d0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    27d4:	bmi	ff49a868 <__assert_fail@plt+0xff49959c>
    27d8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    27dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27e0:	subsmi	r9, sl, sp, lsl #22
    27e4:	orrshi	pc, r6, r0, asr #32
    27e8:	andlt	r4, pc, r8, lsr #12
    27ec:	blhi	bdae8 <__assert_fail@plt+0xbc81c>
    27f0:	svchi	0x00f0e8bd
    27f4:			; <UNDEFINED> instruction: 0xf1109b01
    27f8:			; <UNDEFINED> instruction: 0xf04f37ff
    27fc:			; <UNDEFINED> instruction: 0xf06f31ff
    2800:			; <UNDEFINED> instruction: 0xf1430002
    2804:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2808:	adcsmi	fp, r8, #8, 30
    280c:	svcge	0x005ff4bf
    2810:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    2814:	rsbmi	sp, fp, #913408	; 0xdf000
    2818:			; <UNDEFINED> instruction: 0xf999e7dc
    281c:			; <UNDEFINED> instruction: 0xf0222002
    2820:	bcs	10830a8 <__assert_fail@plt+0x1081ddc>
    2824:	svcge	0x0076f47f
    2828:	mulcs	r3, r9, r9
    282c:			; <UNDEFINED> instruction: 0xf47f2a00
    2830:			; <UNDEFINED> instruction: 0x464eaf71
    2834:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2838:			; <UNDEFINED> instruction: 0x9018f8dd
    283c:	blge	13cf78 <__assert_fail@plt+0x13bcac>
    2840:	ldcmi	3, cr9, [r8, #24]!
    2844:	mulne	r0, r6, r9
    2848:			; <UNDEFINED> instruction: 0x4628447d
    284c:			; <UNDEFINED> instruction: 0xf7fe9109
    2850:	stmdbls	r9, {r1, r7, sl, fp, sp, lr, pc}
    2854:			; <UNDEFINED> instruction: 0xf0002800
    2858:	blne	10e2d44 <__assert_fail@plt+0x10e1a78>
    285c:			; <UNDEFINED> instruction: 0xf1039309
    2860:			; <UNDEFINED> instruction: 0xf1be0e01
    2864:			; <UNDEFINED> instruction: 0xf0000f00
    2868:	blls	1a2d98 <__assert_fail@plt+0x1a1acc>
    286c:	mrscs	r2, (UNDEF: 0)
    2870:	blvc	ff8fd1b4 <__assert_fail@plt+0xff8fbee8>
    2874:	blls	542e4 <__assert_fail@plt+0x53018>
    2878:			; <UNDEFINED> instruction: 0xf0402b00
    287c:	b	1422d44 <__assert_fail@plt+0x1421a78>
    2880:	cmple	r7, r1, lsl #6
    2884:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2888:	rdfnee	f0, f5, f0
    288c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2890:	and	r4, r4, ip, lsr #13
    2894:	movweq	lr, #23124	; 0x5a54
    2898:	ldfccp	f7, [pc], #48	; 28d0 <__assert_fail@plt+0x1604>
    289c:	blx	36d7e <__assert_fail@plt+0x35ab2>
    28a0:			; <UNDEFINED> instruction: 0xf1bcf20b
    28a4:	blx	2928aa <__assert_fail@plt+0x2915de>
    28a8:	blx	fe80b0b6 <__assert_fail@plt+0xfe809dea>
    28ac:	strmi	r0, [sl], #-266	; 0xfffffef6
    28b0:			; <UNDEFINED> instruction: 0xf0004611
    28b4:	strcs	r8, [r0], #-252	; 0xffffff04
    28b8:	bcs	bcc0 <__assert_fail@plt+0xa9f4>
    28bc:	blx	fe836c6e <__assert_fail@plt+0xfe8359a2>
    28c0:			; <UNDEFINED> instruction: 0xf04f670a
    28c4:	blx	fea860ce <__assert_fail@plt+0xfea84e02>
    28c8:	ldrtmi	r2, [lr], -r2, lsl #6
    28cc:	bl	10c8f2c <__assert_fail@plt+0x10c7c60>
    28d0:	blcs	3510 <__assert_fail@plt+0x2244>
    28d4:	strcs	sp, [r1], #-222	; 0xffffff22
    28d8:	ldrb	r2, [fp, r0, lsl #10]
    28dc:			; <UNDEFINED> instruction: 0xf47f2a00
    28e0:			; <UNDEFINED> instruction: 0xe7a6af19
    28e4:			; <UNDEFINED> instruction: 0xf43f2d00
    28e8:			; <UNDEFINED> instruction: 0xe791af72
    28ec:	movweq	lr, #47706	; 0xba5a
    28f0:	svcge	0x0066f47f
    28f4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    28f8:	stmib	r9, {sl, ip, sp}^
    28fc:	strb	r3, [sl, -r0, lsl #8]!
    2900:	strcc	lr, [r0], #-2525	; 0xfffff623
    2904:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2908:	strb	r3, [r4, -r0, lsl #8]!
    290c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2910:	smlabteq	r0, sp, r9, lr
    2914:	streq	pc, [r1, #-111]!	; 0xffffff91
    2918:	tstlt	r3, r2, lsl #22
    291c:			; <UNDEFINED> instruction: 0xf8c39b02
    2920:	ldmib	sp, {sp, lr, pc}^
    2924:	strmi	r1, [fp], -r4, lsl #4
    2928:	svclt	0x00144313
    292c:	movwcs	r2, #769	; 0x301
    2930:	svceq	0x0000f1be
    2934:	movwcs	fp, #3848	; 0xf08
    2938:			; <UNDEFINED> instruction: 0xf0002b00
    293c:	blls	262c10 <__assert_fail@plt+0x261944>
    2940:			; <UNDEFINED> instruction: 0xf8cd2001
    2944:	tstcs	r0, r4, lsr #32
    2948:	ldfccp	f7, [pc], #12	; 295c <__assert_fail@plt+0x1690>
    294c:	strtmi	r9, [r8], r6, lsl #22
    2950:	b	13e7960 <__assert_fail@plt+0x13e6694>
    2954:	ldrmi	r7, [sl], r3, ror #23
    2958:	b	153a970 <__assert_fail@plt+0x15396a4>
    295c:			; <UNDEFINED> instruction: 0xf10c0305
    2960:			; <UNDEFINED> instruction: 0xd11d3cff
    2964:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2968:	svccc	0x00fff1bc
    296c:	andcs	pc, r1, #10240	; 0x2800
    2970:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    2974:	ldrmi	r4, [r1], -sl, lsl #8
    2978:	strcs	sp, [r0], #-18	; 0xffffffee
    297c:	bcs	bd84 <__assert_fail@plt+0xaab8>
    2980:	blx	fe836d36 <__assert_fail@plt+0xfe835a6a>
    2984:			; <UNDEFINED> instruction: 0xf04f670a
    2988:	blx	fea86192 <__assert_fail@plt+0xfea84ec6>
    298c:	ldrtmi	r2, [lr], -r2, lsl #6
    2990:	bl	10c8ff0 <__assert_fail@plt+0x10c7d24>
    2994:	blcs	35d4 <__assert_fail@plt+0x2308>
    2998:	strcs	sp, [r1], #-223	; 0xffffff21
    299c:	ldrb	r2, [ip, r0, lsl #10]
    29a0:	smlabteq	r6, sp, r9, lr
    29a4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    29a8:			; <UNDEFINED> instruction: 0xf04f0104
    29ac:			; <UNDEFINED> instruction: 0x9c020a0a
    29b0:	bleq	3eaf4 <__assert_fail@plt+0x3d828>
    29b4:			; <UNDEFINED> instruction: 0xf8dd2900
    29b8:	svclt	0x00088024
    29bc:	tstle	r1, #720896	; 0xb0000
    29c0:	movweq	lr, #43802	; 0xab1a
    29c4:	andeq	lr, fp, #76800	; 0x12c00
    29c8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    29cc:	movweq	lr, #43795	; 0xab13
    29d0:	andeq	lr, fp, #67584	; 0x10800
    29d4:	beq	fd628 <__assert_fail@plt+0xfc35c>
    29d8:	bleq	bd6e8 <__assert_fail@plt+0xbc41c>
    29dc:	svclt	0x0008458b
    29e0:	mvnle	r4, #545259520	; 0x20800000
    29e4:	svceq	0x0000f1b8
    29e8:	tstcs	r0, r2, lsl r0
    29ec:	movweq	lr, #43802	; 0xab1a
    29f0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    29f4:	andeq	lr, fp, #76800	; 0x12c00
    29f8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    29fc:	movweq	lr, #43795	; 0xab13
    2a00:	andeq	lr, fp, #67584	; 0x10800
    2a04:	beq	fd658 <__assert_fail@plt+0xfc38c>
    2a08:	bleq	bd718 <__assert_fail@plt+0xbc44c>
    2a0c:	mvnle	r4, r8, lsl #11
    2a10:	strcs	r2, [r0, -r1, lsl #12]
    2a14:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2a18:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2a1c:	andsls	pc, r0, sp, asr #17
    2a20:	strtmi	r4, [r9], -r0, lsr #12
    2a24:	movwcs	r2, #522	; 0x20a
    2a28:			; <UNDEFINED> instruction: 0xf870f001
    2a2c:	strtmi	r4, [r9], -r0, lsr #12
    2a30:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2a34:			; <UNDEFINED> instruction: 0x46994690
    2a38:	movwcs	r2, #522	; 0x20a
    2a3c:			; <UNDEFINED> instruction: 0xf866f001
    2a40:	bl	11c9114 <__assert_fail@plt+0x11c7e48>
    2a44:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2a48:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2a4c:	bl	13090c0 <__assert_fail@plt+0x1307df4>
    2a50:	ldrtmi	r0, [r2], -r7, lsl #24
    2a54:			; <UNDEFINED> instruction: 0x463b18de
    2a58:	streq	lr, [ip, -ip, asr #22]
    2a5c:	strmi	r4, [sp], -r4, lsl #12
    2a60:	svceq	0x0000f1b8
    2a64:			; <UNDEFINED> instruction: 0x4650d014
    2a68:			; <UNDEFINED> instruction: 0xf0014659
    2a6c:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    2a70:			; <UNDEFINED> instruction: 0xf001464b
    2a74:	strmi	pc, [fp], -fp, asr #16
    2a78:	ldmib	sp, {r1, r9, sl, lr}^
    2a7c:			; <UNDEFINED> instruction: 0xf0010106
    2a80:	blls	40b9c <__assert_fail@plt+0x3f8d0>
    2a84:	movwls	r1, #2075	; 0x81b
    2a88:	bl	1069694 <__assert_fail@plt+0x10683c8>
    2a8c:	movwls	r0, #4867	; 0x1303
    2a90:	movwcs	lr, #10717	; 0x29dd
    2a94:	svclt	0x00082b00
    2a98:	sbcle	r2, r1, #40960	; 0xa000
    2a9c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2aa0:			; <UNDEFINED> instruction: 0x9010f8dd
    2aa4:	movwcs	lr, #2525	; 0x9dd
    2aa8:	movwcs	lr, #2505	; 0x9c9
    2aac:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2ab0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2ab4:	smlabteq	r0, sp, r9, lr
    2ab8:	strbmi	lr, [lr], -lr, lsr #14
    2abc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2ac0:			; <UNDEFINED> instruction: 0x9018f8dd
    2ac4:	blge	13d200 <__assert_fail@plt+0x13bf34>
    2ac8:	ldrt	r9, [sl], r6, lsl #6
    2acc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2ad0:			; <UNDEFINED> instruction: 0xf7fe4628
    2ad4:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    2ad8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2adc:	blls	3c4c0 <__assert_fail@plt+0x3b1f4>
    2ae0:	stcls	7, cr2, [r6, #-0]
    2ae4:	blx	fe894356 <__assert_fail@plt+0xfe89308a>
    2ae8:	ldrmi	r2, [lr], -r5, lsl #6
    2aec:	blx	ff8e96fa <__assert_fail@plt+0xff8e842e>
    2af0:	svccs	0x00006705
    2af4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2af8:	tstcs	r0, r1
    2afc:	blls	bc600 <__assert_fail@plt+0xbb334>
    2b00:	blcs	144dc <__assert_fail@plt+0x13210>
    2b04:	svcge	0x000af47f
    2b08:	strcc	lr, [r0], #-2525	; 0xfffff623
    2b0c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2b10:	strbt	r3, [r0], -r0, lsl #8
    2b14:	b	fee40b14 <__assert_fail@plt+0xfee3f848>
    2b18:	andeq	r2, r1, r2, asr r8
    2b1c:	andeq	r0, r0, r4, lsr #2
    2b20:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2b24:	andeq	r1, r0, r8, lsr #30
    2b28:	andeq	r1, r0, lr, lsr #25
    2b2c:			; <UNDEFINED> instruction: 0xf7ff2200
    2b30:	svclt	0x0000bd89
    2b34:	mvnsmi	lr, sp, lsr #18
    2b38:	strmi	r4, [r7], -r8, lsl #13
    2b3c:			; <UNDEFINED> instruction: 0x4605b1d8
    2b40:			; <UNDEFINED> instruction: 0xf7fee007
    2b44:	rsclt	lr, r4, #240, 20	; 0xf0000
    2b48:			; <UNDEFINED> instruction: 0xf8336803
    2b4c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2b50:	strtmi	sp, [lr], -r4, lsl #10
    2b54:	blmi	80fb0 <__assert_fail@plt+0x7fce4>
    2b58:	mvnsle	r2, r0, lsl #24
    2b5c:	svceq	0x0000f1b8
    2b60:			; <UNDEFINED> instruction: 0xf8c8d001
    2b64:	adcsmi	r6, lr, #0
    2b68:			; <UNDEFINED> instruction: 0xf996d908
    2b6c:	andcs	r3, r1, r0
    2b70:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2b74:	strdlt	r8, [r9, -r0]
    2b78:	andeq	pc, r0, r8, asr #17
    2b7c:	ldmfd	sp!, {sp}
    2b80:	svclt	0x000081f0
    2b84:	mvnsmi	lr, sp, lsr #18
    2b88:	strmi	r4, [r7], -r8, lsl #13
    2b8c:			; <UNDEFINED> instruction: 0x4605b1d8
    2b90:			; <UNDEFINED> instruction: 0xf7fee007
    2b94:	rsclt	lr, r4, #200, 20	; 0xc8000
    2b98:			; <UNDEFINED> instruction: 0xf8336803
    2b9c:	ldrbeq	r3, [fp], #20
    2ba0:	strtmi	sp, [lr], -r4, lsl #10
    2ba4:	blmi	81000 <__assert_fail@plt+0x7fd34>
    2ba8:	mvnsle	r2, r0, lsl #24
    2bac:	svceq	0x0000f1b8
    2bb0:			; <UNDEFINED> instruction: 0xf8c8d001
    2bb4:	adcsmi	r6, lr, #0
    2bb8:			; <UNDEFINED> instruction: 0xf996d908
    2bbc:	andcs	r3, r1, r0
    2bc0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2bc4:	strdlt	r8, [r9, -r0]
    2bc8:	andeq	pc, r0, r8, asr #17
    2bcc:	ldmfd	sp!, {sp}
    2bd0:	svclt	0x000081f0
    2bd4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2bd8:	strdlt	fp, [r2], r0
    2bdc:	bmi	76d800 <__assert_fail@plt+0x76c534>
    2be0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    2be4:	blvc	140d38 <__assert_fail@plt+0x13fa6c>
    2be8:	stmpl	sl, {r1, r2, r9, sl, lr}
    2bec:	andls	r6, r1, #1179648	; 0x120000
    2bf0:	andeq	pc, r0, #79	; 0x4f
    2bf4:	and	r9, r5, r0, lsl #6
    2bf8:	ldrtmi	r4, [r0], -r9, lsr #12
    2bfc:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c00:	cmnlt	r0, r8, lsl #8
    2c04:	stcne	8, cr15, [r8], {84}	; 0x54
    2c08:			; <UNDEFINED> instruction: 0xf854b1b1
    2c0c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2c10:			; <UNDEFINED> instruction: 0x4630b195
    2c14:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c18:	mvnle	r2, r0, lsl #16
    2c1c:	bmi	38ac28 <__assert_fail@plt+0x38995c>
    2c20:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2c24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c28:	subsmi	r9, sl, r1, lsl #22
    2c2c:	andlt	sp, r2, sp, lsl #2
    2c30:	ldrhtmi	lr, [r0], #141	; 0x8d
    2c34:	ldrbmi	fp, [r0, -r3]!
    2c38:	ldrtmi	r4, [r3], -r8, lsl #16
    2c3c:	ldrtmi	r4, [sl], -r8, lsl #18
    2c40:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2c44:			; <UNDEFINED> instruction: 0xf7fe6800
    2c48:			; <UNDEFINED> instruction: 0xf7feeae8
    2c4c:	svclt	0x0000ea1e
    2c50:	andeq	r2, r1, ip, asr #5
    2c54:	andeq	r0, r0, r4, lsr #2
    2c58:	andeq	r2, r1, sl, lsl #5
    2c5c:	andeq	r2, r1, r4, asr #7
    2c60:	andeq	r1, r0, r2, lsr #22
    2c64:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2c68:	subslt	r4, r4, #16777216	; 0x1000000
    2c6c:	and	r4, r3, r3, lsl #12
    2c70:	mulle	r8, r4, r2
    2c74:	andle	r4, r5, fp, lsl #5
    2c78:	mulcs	r0, r3, r9
    2c7c:	movwcc	r4, #5656	; 0x1618
    2c80:	mvnsle	r2, r0, lsl #20
    2c84:			; <UNDEFINED> instruction: 0xf85d2000
    2c88:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2c8c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2c90:	andcs	fp, sl, #56, 10	; 0xe000000
    2c94:	strmi	r4, [sp], -r4, lsl #12
    2c98:	stc2l	7, cr15, [r0], {255}	; 0xff
    2c9c:	svccc	0x0080f5b0
    2ca0:	addlt	sp, r0, #268435456	; 0x10000000
    2ca4:			; <UNDEFINED> instruction: 0x4629bd38
    2ca8:			; <UNDEFINED> instruction: 0xf7ff4620
    2cac:	svclt	0x0000fca1
    2cb0:	andscs	fp, r0, #56, 10	; 0xe000000
    2cb4:	strmi	r4, [sp], -r4, lsl #12
    2cb8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2cbc:	svccc	0x0080f5b0
    2cc0:	addlt	sp, r0, #268435456	; 0x10000000
    2cc4:			; <UNDEFINED> instruction: 0x4629bd38
    2cc8:			; <UNDEFINED> instruction: 0xf7ff4620
    2ccc:	svclt	0x0000fc91
    2cd0:	strt	r2, [r3], #522	; 0x20a
    2cd4:	strt	r2, [r1], #528	; 0x210
    2cd8:	blmi	8d5568 <__assert_fail@plt+0x8d429c>
    2cdc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ce0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ce4:	strmi	r2, [r4], -r0, lsl #12
    2ce8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2cec:			; <UNDEFINED> instruction: 0xf04f9301
    2cf0:	strls	r0, [r0], -r0, lsl #6
    2cf4:	b	1040cf4 <__assert_fail@plt+0x103fa28>
    2cf8:	tstlt	r4, r6
    2cfc:	mulcc	r0, r4, r9
    2d00:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2d04:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2d08:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2d0c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2d10:	b	fe0c0d10 <__assert_fail@plt+0xfe0bfa44>
    2d14:	ldrtmi	r4, [r3], -r5, lsl #12
    2d18:	strbtmi	r2, [r9], -sl, lsl #4
    2d1c:			; <UNDEFINED> instruction: 0xf7fe4620
    2d20:	stmdavs	fp!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    2d24:	blls	31358 <__assert_fail@plt+0x3008c>
    2d28:	rscle	r4, sl, r3, lsr #5
    2d2c:			; <UNDEFINED> instruction: 0xf993b11b
    2d30:	blcs	ed38 <__assert_fail@plt+0xda6c>
    2d34:	bmi	3f74d0 <__assert_fail@plt+0x3f6204>
    2d38:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2d3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d40:	subsmi	r9, sl, r1, lsl #22
    2d44:	andlt	sp, r3, ip, lsl #2
    2d48:	bmi	2f2510 <__assert_fail@plt+0x2f1244>
    2d4c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2d50:	bicsle	r6, r6, r0, lsl r8
    2d54:	strtmi	r4, [r3], -r9, lsl #18
    2d58:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2d5c:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d60:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d64:	ldrdeq	r2, [r1], -r0
    2d68:	andeq	r0, r0, r4, lsr #2
    2d6c:	strdeq	r2, [r1], -sl
    2d70:	andeq	r1, r0, r8, asr sl
    2d74:	andeq	r2, r1, r2, ror r1
    2d78:			; <UNDEFINED> instruction: 0x000122b6
    2d7c:	andeq	r1, r0, sl, lsl #20
    2d80:			; <UNDEFINED> instruction: 0x4606b5f8
    2d84:			; <UNDEFINED> instruction: 0xf7ff460f
    2d88:			; <UNDEFINED> instruction: 0xf110ffa7
    2d8c:			; <UNDEFINED> instruction: 0xf1414400
    2d90:	cfstr32cs	mvfx0, [r1, #-0]
    2d94:	stccs	15, cr11, [r0], {8}
    2d98:	lfmlt	f5, 3, [r8]
    2d9c:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2da0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2da4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2da8:	andvs	r4, r4, sl, lsr r6
    2dac:	stmdbmi	r3, {r3, fp, sp, lr}
    2db0:			; <UNDEFINED> instruction: 0xf7fe4479
    2db4:	svclt	0x0000e976
    2db8:	andeq	r2, r1, lr, asr r2
    2dbc:			; <UNDEFINED> instruction: 0x000019b4
    2dc0:			; <UNDEFINED> instruction: 0x4605b538
    2dc4:			; <UNDEFINED> instruction: 0xf7ff460c
    2dc8:			; <UNDEFINED> instruction: 0xf500ffdb
    2dcc:			; <UNDEFINED> instruction: 0xf5b34300
    2dd0:	andle	r3, r1, #128, 30	; 0x200
    2dd4:	lfmlt	f3, 1, [r8, #-0]
    2dd8:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ddc:	strtmi	r4, [r2], -r5, lsl #18
    2de0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2de4:	andvs	r4, r4, fp, lsr #12
    2de8:	stmdbmi	r3, {r3, fp, sp, lr}
    2dec:			; <UNDEFINED> instruction: 0xf7fe4479
    2df0:	svclt	0x0000e958
    2df4:	andeq	r2, r1, r2, lsr #4
    2df8:	andeq	r1, r0, r8, ror r9
    2dfc:			; <UNDEFINED> instruction: 0xf7ff220a
    2e00:	svclt	0x0000bb9f
    2e04:			; <UNDEFINED> instruction: 0xf7ff2210
    2e08:	svclt	0x0000bb9b
    2e0c:	blmi	895698 <__assert_fail@plt+0x8943cc>
    2e10:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2e14:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2e18:	strmi	r2, [r4], -r0, lsl #12
    2e1c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2e20:			; <UNDEFINED> instruction: 0xf04f9301
    2e24:	strls	r0, [r0], -r0, lsl #6
    2e28:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e2c:	tstlt	r4, r6
    2e30:	mulcc	r0, r4, r9
    2e34:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2e38:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2e3c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2e40:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2e44:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e48:	strbtmi	r4, [r9], -r5, lsl #12
    2e4c:			; <UNDEFINED> instruction: 0xf7fe4620
    2e50:	stmdavs	fp!, {r6, r7, r8, fp, sp, lr, pc}
    2e54:	blls	31488 <__assert_fail@plt+0x301bc>
    2e58:	rscle	r4, ip, r3, lsr #5
    2e5c:			; <UNDEFINED> instruction: 0xf993b11b
    2e60:	blcs	ee68 <__assert_fail@plt+0xdb9c>
    2e64:	bmi	3f7608 <__assert_fail@plt+0x3f633c>
    2e68:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2e6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e70:	subsmi	r9, sl, r1, lsl #22
    2e74:	andlt	sp, r3, ip, lsl #2
    2e78:	bmi	2f2640 <__assert_fail@plt+0x2f1374>
    2e7c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2e80:	bicsle	r6, r8, r0, lsl r8
    2e84:	strtmi	r4, [r3], -r9, lsl #18
    2e88:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2e8c:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e90:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e94:	muleq	r1, ip, r0
    2e98:	andeq	r0, r0, r4, lsr #2
    2e9c:	andeq	r2, r1, r6, asr #3
    2ea0:	andeq	r1, r0, r4, lsr #18
    2ea4:	andeq	r2, r1, r2, asr #32
    2ea8:	andeq	r2, r1, r6, lsl #3
    2eac:	ldrdeq	r1, [r0], -sl
    2eb0:	blmi	8d5740 <__assert_fail@plt+0x8d4474>
    2eb4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2eb8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ebc:	strmi	r2, [r4], -r0, lsl #12
    2ec0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2ec4:			; <UNDEFINED> instruction: 0xf04f9301
    2ec8:	strls	r0, [r0], -r0, lsl #6
    2ecc:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed0:	tstlt	r4, r6
    2ed4:	mulcc	r0, r4, r9
    2ed8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2edc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2ee0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2ee4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2ee8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eec:	andcs	r4, sl, #5242880	; 0x500000
    2ef0:	strtmi	r4, [r0], -r9, ror #12
    2ef4:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ef8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2efc:	adcmi	r9, r3, #0, 22
    2f00:	tstlt	fp, fp, ror #1
    2f04:	mulcc	r0, r3, r9
    2f08:	mvnle	r2, r0, lsl #22
    2f0c:	blmi	315750 <__assert_fail@plt+0x314484>
    2f10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f14:	blls	5cf84 <__assert_fail@plt+0x5bcb8>
    2f18:	qaddle	r4, sl, ip
    2f1c:	ldcllt	0, cr11, [r0, #12]!
    2f20:	blcs	895754 <__assert_fail@plt+0x894488>
    2f24:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2f28:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2f2c:	ldrtmi	r4, [sl], -r3, lsr #12
    2f30:			; <UNDEFINED> instruction: 0xf7fe4479
    2f34:			; <UNDEFINED> instruction: 0xf7fee8b6
    2f38:	svclt	0x0000e8a8
    2f3c:	strdeq	r1, [r1], -r8
    2f40:	andeq	r0, r0, r4, lsr #2
    2f44:	andeq	r2, r1, r2, lsr #2
    2f48:	andeq	r1, r0, r0, lsl #17
    2f4c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    2f50:	andeq	r2, r1, r0, ror #1
    2f54:	andeq	r1, r0, r4, lsr r8
    2f58:	blmi	8d57e8 <__assert_fail@plt+0x8d451c>
    2f5c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2f60:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2f64:	strmi	r2, [r4], -r0, lsl #12
    2f68:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2f6c:			; <UNDEFINED> instruction: 0xf04f9301
    2f70:	strls	r0, [r0], -r0, lsl #6
    2f74:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f78:	tstlt	r4, r6
    2f7c:	mulcc	r0, r4, r9
    2f80:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2f84:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2f88:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2f8c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2f90:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f94:	andcs	r4, sl, #5242880	; 0x500000
    2f98:	strtmi	r4, [r0], -r9, ror #12
    2f9c:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fa0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2fa4:	adcmi	r9, r3, #0, 22
    2fa8:	tstlt	fp, fp, ror #1
    2fac:	mulcc	r0, r3, r9
    2fb0:	mvnle	r2, r0, lsl #22
    2fb4:	blmi	3157f8 <__assert_fail@plt+0x31452c>
    2fb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2fbc:	blls	5d02c <__assert_fail@plt+0x5bd60>
    2fc0:	qaddle	r4, sl, ip
    2fc4:	ldcllt	0, cr11, [r0, #12]!
    2fc8:	blcs	8957fc <__assert_fail@plt+0x894530>
    2fcc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2fd0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2fd4:	ldrtmi	r4, [sl], -r3, lsr #12
    2fd8:			; <UNDEFINED> instruction: 0xf7fe4479
    2fdc:			; <UNDEFINED> instruction: 0xf7fee862
    2fe0:	svclt	0x0000e854
    2fe4:	andeq	r1, r1, r0, asr pc
    2fe8:	andeq	r0, r0, r4, lsr #2
    2fec:	andeq	r2, r1, sl, ror r0
    2ff0:	ldrdeq	r1, [r0], -r8
    2ff4:	strdeq	r1, [r1], -r4
    2ff8:	andeq	r2, r1, r8, lsr r0
    2ffc:	andeq	r1, r0, ip, lsl #15
    3000:	blmi	655868 <__assert_fail@plt+0x65459c>
    3004:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3008:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    300c:	strbtmi	r4, [r9], -ip, lsl #12
    3010:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3014:			; <UNDEFINED> instruction: 0xf04f9303
    3018:			; <UNDEFINED> instruction: 0xf7ff0300
    301c:	orrslt	pc, r0, r7, lsl #27
    3020:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3024:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    3028:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    302c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    3030:	strtmi	r4, [r2], -fp, lsr #12
    3034:			; <UNDEFINED> instruction: 0xf7fe4479
    3038:	stmdbmi	lr, {r2, r4, r5, fp, sp, lr, pc}
    303c:	strtmi	r4, [r2], -fp, lsr #12
    3040:			; <UNDEFINED> instruction: 0xf7fe4479
    3044:	bmi	33d3f4 <__assert_fail@plt+0x33c128>
    3048:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    304c:	ldrdeq	lr, [r0, -sp]
    3050:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3054:	subsmi	r9, sl, r3, lsl #22
    3058:	andlt	sp, r5, r1, lsl #2
    305c:			; <UNDEFINED> instruction: 0xf7febd30
    3060:	svclt	0x0000e814
    3064:	andeq	r1, r1, r8, lsr #29
    3068:	andeq	r0, r0, r4, lsr #2
    306c:	ldrdeq	r1, [r1], -lr
    3070:	andeq	r1, r0, r0, lsr r7
    3074:	andeq	r1, r0, r4, lsr #14
    3078:	andeq	r1, r1, r2, ror #28
    307c:			; <UNDEFINED> instruction: 0x460cb510
    3080:			; <UNDEFINED> instruction: 0xf7ff4611
    3084:	ldc	14, cr15, [pc, #780]	; 3398 <__assert_fail@plt+0x20cc>
    3088:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    308c:	vcvt.f64.s32	d7, s0
    3090:	vstr	d21, [r4, #924]	; 0x39c
    3094:	vadd.f32	s14, s0, s0
    3098:	vnmul.f64	d0, d0, d5
    309c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    30a0:	vstr	d0, [r4, #768]	; 0x300
    30a4:	vldrlt	s0, [r0, #-4]
    30a8:	andeq	r0, r0, r0
    30ac:	smlawbmi	lr, r0, r4, r8
    30b0:	rsbsmi	pc, r0, #0, 8
    30b4:			; <UNDEFINED> instruction: 0xf5b24603
    30b8:			; <UNDEFINED> instruction: 0xf1014f80
    30bc:	push	{r2, sl, fp}
    30c0:	svclt	0x00044ff0
    30c4:			; <UNDEFINED> instruction: 0xf04f460a
    30c8:			; <UNDEFINED> instruction: 0xf1010a64
    30cc:			; <UNDEFINED> instruction: 0xf1010901
    30d0:			; <UNDEFINED> instruction: 0xf1010802
    30d4:			; <UNDEFINED> instruction: 0xf1010e03
    30d8:			; <UNDEFINED> instruction: 0xf1010705
    30dc:			; <UNDEFINED> instruction: 0xf1010606
    30e0:			; <UNDEFINED> instruction: 0xf1010507
    30e4:			; <UNDEFINED> instruction: 0xf1010408
    30e8:	svclt	0x00080009
    30ec:	blge	2c10fc <__assert_fail@plt+0x2bfe30>
    30f0:			; <UNDEFINED> instruction: 0xf5b2d03f
    30f4:	svclt	0x00024f20
    30f8:			; <UNDEFINED> instruction: 0xf04f460a
    30fc:			; <UNDEFINED> instruction: 0xf8020a6c
    3100:	eorsle	sl, r6, sl, lsl #22
    3104:	svcpl	0x0000f5b2
    3108:	strmi	fp, [sl], -r2, lsl #30
    310c:	beq	18ff250 <__assert_fail@plt+0x18fdf84>
    3110:	blge	2c1120 <__assert_fail@plt+0x2bfe54>
    3114:			; <UNDEFINED> instruction: 0xf5b2d02d
    3118:	svclt	0x00024fc0
    311c:			; <UNDEFINED> instruction: 0xf04f460a
    3120:			; <UNDEFINED> instruction: 0xf8020a62
    3124:	eorle	sl, r4, sl, lsl #22
    3128:	svcmi	0x0040f5b2
    312c:	strmi	fp, [sl], -r2, lsl #30
    3130:	beq	1cff274 <__assert_fail@plt+0x1cfdfa8>
    3134:	blge	2c1144 <__assert_fail@plt+0x2bfe78>
    3138:			; <UNDEFINED> instruction: 0xf5b2d01b
    313c:	svclt	0x00025f80
    3140:			; <UNDEFINED> instruction: 0xf04f460a
    3144:			; <UNDEFINED> instruction: 0xf8020a70
    3148:	andsle	sl, r2, sl, lsl #22
    314c:	svcmi	0x0000f5b2
    3150:	strmi	fp, [sl], -r2, lsl #30
    3154:	beq	b7f298 <__assert_fail@plt+0xb7dfcc>
    3158:	blge	2c1168 <__assert_fail@plt+0x2bfe9c>
    315c:	strmi	sp, [r2], -r9
    3160:	strtmi	r4, [ip], -r0, lsr #12
    3164:			; <UNDEFINED> instruction: 0x463e4635
    3168:	ldrbtmi	r4, [r4], r7, ror #12
    316c:	strbmi	r4, [r8], r6, asr #13
    3170:			; <UNDEFINED> instruction: 0xf4134689
    3174:			; <UNDEFINED> instruction: 0xf0037f80
    3178:	svclt	0x00140a40
    317c:	bleq	1cbf2c0 <__assert_fail@plt+0x1cbdff4>
    3180:	bleq	b7f2c4 <__assert_fail@plt+0xb7dff8>
    3184:	svceq	0x0080f013
    3188:	andlt	pc, r0, r9, lsl #17
    318c:			; <UNDEFINED> instruction: 0xf04fbf14
    3190:			; <UNDEFINED> instruction: 0xf04f0977
    3194:			; <UNDEFINED> instruction: 0xf413092d
    3198:			; <UNDEFINED> instruction: 0xf8886f00
    319c:	eorsle	r9, pc, r0
    31a0:	svceq	0x0000f1ba
    31a4:			; <UNDEFINED> instruction: 0xf04fbf14
    31a8:			; <UNDEFINED> instruction: 0xf04f0873
    31ac:			; <UNDEFINED> instruction: 0xf0130853
    31b0:			; <UNDEFINED> instruction: 0xf88e0f20
    31b4:	svclt	0x00148000
    31b8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    31bc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    31c0:	svceq	0x0010f013
    31c4:	and	pc, r0, ip, lsl #17
    31c8:	stceq	0, cr15, [r8], {3}
    31cc:			; <UNDEFINED> instruction: 0xf04fbf14
    31d0:			; <UNDEFINED> instruction: 0xf04f0e77
    31d4:			; <UNDEFINED> instruction: 0xf4130e2d
    31d8:			; <UNDEFINED> instruction: 0xf8876f80
    31dc:	eorsle	lr, r1, r0
    31e0:	svceq	0x0000f1bc
    31e4:			; <UNDEFINED> instruction: 0x2773bf14
    31e8:			; <UNDEFINED> instruction: 0xf0132753
    31ec:	eorsvc	r0, r7, r4, lsl #30
    31f0:	uhadd16cs	fp, r2, r4
    31f4:			; <UNDEFINED> instruction: 0xf013262d
    31f8:	eorvc	r0, lr, r2, lsl #30
    31fc:	streq	pc, [r1, #-3]
    3200:	uhadd16cs	fp, r7, r4
    3204:	eorvc	r2, r6, sp, lsr #12
    3208:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    320c:	svclt	0x00142d00
    3210:	cmpcs	r4, #116, 6	; 0xd0000001
    3214:	movwcs	r7, #3
    3218:	andsvc	r4, r3, r8, lsl #12
    321c:	svchi	0x00f0e8bd
    3220:	svceq	0x0000f1ba
    3224:			; <UNDEFINED> instruction: 0xf04fbf14
    3228:			; <UNDEFINED> instruction: 0xf04f0878
    322c:	ldr	r0, [lr, sp, lsr #16]!
    3230:	svclt	0x00142d00
    3234:			; <UNDEFINED> instruction: 0x232d2378
    3238:	movwcs	r7, #3
    323c:	andsvc	r4, r3, r8, lsl #12
    3240:	svchi	0x00f0e8bd
    3244:	svceq	0x0000f1bc
    3248:			; <UNDEFINED> instruction: 0x2778bf14
    324c:	strb	r2, [ip, sp, lsr #14]
    3250:	svcmi	0x00f0e92d
    3254:			; <UNDEFINED> instruction: 0xf04fb097
    3258:	stmib	sp, {r0, sl, fp}^
    325c:	bmi	1f8be84 <__assert_fail@plt+0x1f8abb8>
    3260:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    3264:			; <UNDEFINED> instruction: 0x078258d3
    3268:			; <UNDEFINED> instruction: 0xf10dbf54
    326c:			; <UNDEFINED> instruction: 0xf10d082c
    3270:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    3274:			; <UNDEFINED> instruction: 0xf04f9315
    3278:	svclt	0x00450300
    327c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3280:	strbmi	r2, [r6], r0, lsr #6
    3284:	eorcc	pc, ip, sp, lsl #17
    3288:			; <UNDEFINED> instruction: 0xf1a3230a
    328c:			; <UNDEFINED> instruction: 0xf1c30120
    3290:	blx	b03b18 <__assert_fail@plt+0xb0284c>
    3294:	blx	33faa4 <__assert_fail@plt+0x33e7d8>
    3298:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    329c:	andne	lr, r8, #3620864	; 0x374000
    32a0:	vst1.8	{d15-d16}, [r3], ip
    32a4:	svclt	0x000842aa
    32a8:			; <UNDEFINED> instruction: 0xf0c042a1
    32ac:	movwcc	r8, #41099	; 0xa08b
    32b0:	mvnle	r2, r6, asr #22
    32b4:			; <UNDEFINED> instruction: 0xf64c223c
    32b8:			; <UNDEFINED> instruction: 0xf6cc45cd
    32bc:			; <UNDEFINED> instruction: 0xf04f45cc
    32c0:			; <UNDEFINED> instruction: 0xf1a231ff
    32c4:	blx	fe94574e <__assert_fail@plt+0xfe944482>
    32c8:	blx	5c6d8 <__assert_fail@plt+0x5b40c>
    32cc:	blx	822dc <__assert_fail@plt+0x81010>
    32d0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    32d4:			; <UNDEFINED> instruction: 0x0c09ea4c
    32d8:			; <UNDEFINED> instruction: 0xf1c24c61
    32dc:	svcls	0x00090920
    32e0:			; <UNDEFINED> instruction: 0xf909fa21
    32e4:	b	13144dc <__assert_fail@plt+0x1313210>
    32e8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    32ec:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    32f0:	blx	19353c <__assert_fail@plt+0x192270>
    32f4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    32f8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    32fc:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    3300:	streq	lr, [r1], #-2598	; 0xfffff5da
    3304:			; <UNDEFINED> instruction: 0xf1ba40d6
    3308:	svclt	0x000c0f42
    330c:			; <UNDEFINED> instruction: 0xf0002100
    3310:	bcc	80371c <__assert_fail@plt+0x802450>
    3314:	streq	lr, [r9], -r6, asr #20
    3318:	vpmax.s8	d15, d2, d23
    331c:	andge	pc, r0, lr, lsl #17
    3320:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    3324:	addhi	pc, r4, r0
    3328:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    332c:			; <UNDEFINED> instruction: 0xf88e2269
    3330:	subcs	r2, r2, #1
    3334:	andcs	pc, r2, lr, lsl #17
    3338:	andvc	r2, sl, r0, lsl #4
    333c:	andeq	lr, r5, #84, 20	; 0x54000
    3340:			; <UNDEFINED> instruction: 0xf1a3d04a
    3344:			; <UNDEFINED> instruction: 0xf1c30114
    3348:	blx	905020 <__assert_fail@plt+0x903d54>
    334c:	blx	17fb58 <__assert_fail@plt+0x17e88c>
    3350:	blcc	d40f74 <__assert_fail@plt+0xd3fca8>
    3354:	blx	954044 <__assert_fail@plt+0x952d78>
    3358:	blx	97ff6c <__assert_fail@plt+0x97eca0>
    335c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    3360:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    3364:			; <UNDEFINED> instruction: 0xf04f1d50
    3368:			; <UNDEFINED> instruction: 0xf1410300
    336c:	andcs	r0, sl, #0, 2
    3370:	blx	ff33f37a <__assert_fail@plt+0xff33e0ae>
    3374:	movwcs	r2, #522	; 0x20a
    3378:	strmi	r4, [fp], r2, lsl #13
    337c:	blx	ff1bf386 <__assert_fail@plt+0xff1be0ba>
    3380:	subsle	r4, r8, r3, lsl r3
    3384:	movweq	lr, #47706	; 0xba5a
    3388:			; <UNDEFINED> instruction: 0xf7fdd026
    338c:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3390:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3394:	subsle	r2, r7, r0, lsl #20
    3398:	mulcc	r0, r2, r9
    339c:	bmi	c717d0 <__assert_fail@plt+0xc70504>
    33a0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    33a4:			; <UNDEFINED> instruction: 0x23204d30
    33a8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    33ac:	ldrmi	r4, [r9], -r0, lsr #12
    33b0:			; <UNDEFINED> instruction: 0xf8cd2201
    33b4:	stmib	sp, {r3, r4, pc}^
    33b8:	strls	sl, [r1], -r4, lsl #22
    33bc:			; <UNDEFINED> instruction: 0xf7fd9500
    33c0:	ands	lr, r5, r4, ror pc
    33c4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    33c8:	svcge	0x0075f47f
    33cc:	movtcs	r9, #11784	; 0x2e08
    33d0:	andcs	pc, r1, lr, lsl #17
    33d4:	andcc	pc, r0, lr, lsl #17
    33d8:			; <UNDEFINED> instruction: 0xac0d4a24
    33dc:	stmib	sp, {r5, r8, r9, sp}^
    33e0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    33e4:	andls	r4, r0, #32, 12	; 0x2000000
    33e8:	andcs	r4, r1, #26214400	; 0x1900000
    33ec:	svc	0x005cf7fd
    33f0:			; <UNDEFINED> instruction: 0xf7fd4620
    33f4:	bmi	7bed0c <__assert_fail@plt+0x7bda40>
    33f8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    33fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3400:	subsmi	r9, sl, r5, lsl fp
    3404:	andslt	sp, r7, r6, lsr #2
    3408:	svchi	0x00f0e8bd
    340c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    3410:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3414:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3418:			; <UNDEFINED> instruction: 0xf0002264
    341c:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    3420:	svclt	0x00084682
    3424:	strmi	r2, [fp], sl, lsl #16
    3428:	strcc	fp, [r1], -r8, lsl #30
    342c:	ldrb	sp, [r3, sl, lsr #3]
    3430:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    3434:	ldrbmi	lr, [r0], -r0, lsl #15
    3438:	andcs	r4, sl, #93323264	; 0x5900000
    343c:			; <UNDEFINED> instruction: 0xf0002300
    3440:	strmi	pc, [r2], r5, ror #22
    3444:	ldr	r4, [sp, fp, lsl #13]
    3448:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    344c:	bmi	2bd2f8 <__assert_fail@plt+0x2bc02c>
    3450:			; <UNDEFINED> instruction: 0xe7a6447a
    3454:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    3458:	andeq	r1, r1, sl, asr #24
    345c:	andeq	r0, r0, r4, lsr #2
    3460:	andeq	r1, r0, r4, lsr #9
    3464:	andeq	r0, r0, r8, lsr #28
    3468:	andeq	r1, r0, r6, ror #7
    346c:			; <UNDEFINED> instruction: 0x000013ba
    3470:			; <UNDEFINED> instruction: 0x00011ab2
    3474:	andeq	r0, r0, lr, ror sp
    3478:	andeq	r0, r0, r8, ror sp
    347c:	suble	r2, r5, r0, lsl #16
    3480:	mvnsmi	lr, #737280	; 0xb4000
    3484:			; <UNDEFINED> instruction: 0xf9904698
    3488:	orrlt	r3, r3, #0
    348c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3490:	ldrmi	r4, [r7], -r9, lsl #13
    3494:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3498:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    349c:	svceq	0x0000f1b8
    34a0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    34a4:			; <UNDEFINED> instruction: 0x4605bb1c
    34a8:	strtmi	r2, [lr], -ip, lsr #22
    34ac:	svccs	0x0001f915
    34b0:	bllt	b7518 <__assert_fail@plt+0xb624c>
    34b4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    34b8:	bne	c77d24 <__assert_fail@plt+0xc76a58>
    34bc:	mcrrne	7, 12, r4, r3, cr0
    34c0:			; <UNDEFINED> instruction: 0xf849d015
    34c4:	strcc	r0, [r1], #-36	; 0xffffffdc
    34c8:	mulcc	r0, r6, r9
    34cc:			; <UNDEFINED> instruction: 0xf995b1bb
    34d0:			; <UNDEFINED> instruction: 0xb1a33000
    34d4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    34d8:	strtmi	r2, [r8], -ip, lsr #22
    34dc:			; <UNDEFINED> instruction: 0xf915462e
    34e0:	mvnle	r2, r1, lsl #30
    34e4:	svclt	0x00082a00
    34e8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    34ec:			; <UNDEFINED> instruction: 0xf04fd3e5
    34f0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    34f4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    34f8:	ldrmi	sp, [r3], -r4, lsl #18
    34fc:			; <UNDEFINED> instruction: 0x4620e7d4
    3500:	mvnshi	lr, #12386304	; 0xbd0000
    3504:	andeq	pc, r1, pc, rrx
    3508:	mvnshi	lr, #12386304	; 0xbd0000
    350c:	rscscc	pc, pc, pc, asr #32
    3510:	svclt	0x00004770
    3514:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    3518:			; <UNDEFINED> instruction: 0xf990461c
    351c:	blx	fed57524 <__assert_fail@plt+0xfed56258>
    3520:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3524:	svclt	0x00082c00
    3528:	ldmiblt	r3, {r0, r8, r9, sp}
    352c:	addsmi	r6, r6, #2490368	; 0x260000
    3530:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    3534:	eorvs	fp, r3, r1, lsl pc
    3538:	bl	4f544 <__assert_fail@plt+0x4e278>
    353c:	blne	fe483b5c <__assert_fail@plt+0xfe482890>
    3540:			; <UNDEFINED> instruction: 0xf7ff9b04
    3544:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3548:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    354c:	eorvs	r4, r3, r3, lsl #8
    3550:			; <UNDEFINED> instruction: 0xf04fbd70
    3554:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3558:	rscscc	pc, pc, pc, asr #32
    355c:	svclt	0x00004770
    3560:	mvnsmi	lr, #737280	; 0xb4000
    3564:			; <UNDEFINED> instruction: 0xf381fab1
    3568:	bcs	5adc <__assert_fail@plt+0x4810>
    356c:	movwcs	fp, #7944	; 0x1f08
    3570:	svclt	0x00082800
    3574:	blcs	c180 <__assert_fail@plt+0xaeb4>
    3578:			; <UNDEFINED> instruction: 0xf990d13d
    357c:	strmi	r3, [r0], r0
    3580:	pkhbtmi	r4, r9, r6, lsl #12
    3584:	strcs	r4, [r1, -r4, lsl #12]
    3588:			; <UNDEFINED> instruction: 0x4625b31b
    358c:			; <UNDEFINED> instruction: 0xf1042b2c
    3590:	strbmi	r0, [r0], -r1, lsl #8
    3594:	mulcs	r0, r4, r9
    3598:	eorle	r4, r1, r0, lsr #13
    359c:	strtmi	fp, [r5], -r2, ror #19
    35a0:	bl	fe954048 <__assert_fail@plt+0xfe952d7c>
    35a4:	eorle	r0, r2, #0, 2
    35a8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    35ac:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    35b0:	rsceq	lr, r0, #323584	; 0x4f000
    35b4:	vpmax.u8	d15, d3, d7
    35b8:			; <UNDEFINED> instruction: 0xf819db0c
    35bc:	movwmi	r1, #45058	; 0xb002
    35c0:	andcc	pc, r2, r9, lsl #16
    35c4:	mulcc	r0, r5, r9
    35c8:			; <UNDEFINED> instruction: 0xf994b11b
    35cc:	blcs	f5d4 <__assert_fail@plt+0xe308>
    35d0:	ldrdcs	sp, [r0], -fp
    35d4:	mvnshi	lr, #12386304	; 0xbd0000
    35d8:	ldrmi	r1, [r3], -ip, ror #24
    35dc:	ldrb	r4, [r4, r0, lsl #13]
    35e0:	svclt	0x00082a00
    35e4:	adcmi	r4, r8, #38797312	; 0x2500000
    35e8:	smlatbeq	r0, r5, fp, lr
    35ec:			; <UNDEFINED> instruction: 0xf04fd3dc
    35f0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    35f4:			; <UNDEFINED> instruction: 0xf06f83f8
    35f8:			; <UNDEFINED> instruction: 0xe7eb0015
    35fc:			; <UNDEFINED> instruction: 0xf381fab1
    3600:	bcs	5b74 <__assert_fail@plt+0x48a8>
    3604:	movwcs	fp, #7944	; 0x1f08
    3608:	svclt	0x00082800
    360c:	bllt	ff0cc218 <__assert_fail@plt+0xff0caf4c>
    3610:	mvnsmi	lr, sp, lsr #18
    3614:			; <UNDEFINED> instruction: 0xf9904606
    3618:	ldrmi	r3, [r7], -r0
    361c:	strmi	r4, [r4], -r8, lsl #13
    3620:	strtmi	fp, [r5], -fp, ror #3
    3624:			; <UNDEFINED> instruction: 0xf1042b2c
    3628:	ldrtmi	r0, [r0], -r1, lsl #8
    362c:	mulcs	r0, r4, r9
    3630:	andsle	r4, fp, r6, lsr #12
    3634:			; <UNDEFINED> instruction: 0x4625b9b2
    3638:	bl	fe9540e0 <__assert_fail@plt+0xfe952e14>
    363c:	andsle	r0, ip, #0, 2
    3640:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    3644:			; <UNDEFINED> instruction: 0xf8d8db0c
    3648:	tstmi	r8, #0
    364c:	andeq	pc, r0, r8, asr #17
    3650:	mulcc	r0, r5, r9
    3654:			; <UNDEFINED> instruction: 0xf994b11b
    3658:	blcs	f660 <__assert_fail@plt+0xe394>
    365c:	andcs	sp, r0, r1, ror #3
    3660:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3664:	ldrmi	r1, [r3], -ip, ror #24
    3668:	ldrb	r4, [sl, r6, lsl #12]
    366c:	svclt	0x00082a00
    3670:	adcmi	r4, r8, #38797312	; 0x2500000
    3674:	smlatbeq	r0, r5, fp, lr
    3678:			; <UNDEFINED> instruction: 0xf04fd3e2
    367c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3680:			; <UNDEFINED> instruction: 0xf06f81f0
    3684:			; <UNDEFINED> instruction: 0x47700015
    3688:	mvnsmi	lr, #737280	; 0xb4000
    368c:	bmi	f54ee8 <__assert_fail@plt+0xf53c1c>
    3690:	blmi	f54f10 <__assert_fail@plt+0xf53c44>
    3694:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3698:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    369c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    36a0:			; <UNDEFINED> instruction: 0xf04f9303
    36a4:			; <UNDEFINED> instruction: 0xf8cd0300
    36a8:	tstlt	r8, #8
    36ac:	strmi	r6, [r4], -lr
    36b0:	strmi	r6, [r8], lr, lsr #32
    36b4:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    36b8:	andls	pc, r0, r0, asr #17
    36bc:			; <UNDEFINED> instruction: 0xf9944607
    36c0:	blcs	e8f6c8 <__assert_fail@plt+0xe8e3fc>
    36c4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    36c8:	strtmi	r2, [r0], -sl, lsl #4
    36cc:			; <UNDEFINED> instruction: 0xf7fd9101
    36d0:			; <UNDEFINED> instruction: 0xf8c8ec84
    36d4:	eorvs	r0, r8, r0
    36d8:	bllt	1a1d7c0 <__assert_fail@plt+0x1a1c4f4>
    36dc:	blcs	2a2ec <__assert_fail@plt+0x29020>
    36e0:	adcmi	fp, r3, #24, 30	; 0x60
    36e4:			; <UNDEFINED> instruction: 0xf993d028
    36e8:	stmdbls	r1, {sp}
    36ec:	eorle	r2, r6, sl, lsr sl
    36f0:	eorle	r2, r9, sp, lsr #20
    36f4:	bmi	94b6fc <__assert_fail@plt+0x94a430>
    36f8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    36fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3700:	subsmi	r9, sl, r3, lsl #22
    3704:	andlt	sp, r5, fp, lsr r1
    3708:	mvnshi	lr, #12386304	; 0xbd0000
    370c:	stmdbge	r2, {r0, sl, ip, sp}
    3710:	strtmi	r2, [r0], -sl, lsl #4
    3714:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    3718:	ldmdavs	fp!, {r3, r5, sp, lr}
    371c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3720:			; <UNDEFINED> instruction: 0xf990b150
    3724:	blne	f72c <__assert_fail@plt+0xe460>
    3728:			; <UNDEFINED> instruction: 0xf080fab0
    372c:	blcs	5c34 <__assert_fail@plt+0x4968>
    3730:	andcs	fp, r1, r8, lsl pc
    3734:	sbcsle	r2, sp, r0, lsl #16
    3738:	rscscc	pc, pc, pc, asr #32
    373c:			; <UNDEFINED> instruction: 0xf993e7db
    3740:	stmdblt	sl, {r0, sp}
    3744:	ldrb	r6, [r6, lr, lsr #32]
    3748:	andcs	r1, sl, #92, 24	; 0x5c00
    374c:	eorsvs	r2, fp, r0, lsl #6
    3750:	movwls	r4, #9760	; 0x2620
    3754:	mcrr	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    3758:	ldmdavs	fp!, {r3, r5, sp, lr}
    375c:	mvnle	r2, r0, lsl #22
    3760:	blcs	2a370 <__assert_fail@plt+0x290a4>
    3764:			; <UNDEFINED> instruction: 0xf993d0e8
    3768:	blne	6cb770 <__assert_fail@plt+0x6ca4a4>
    376c:			; <UNDEFINED> instruction: 0xf383fab3
    3770:	bcs	5ce4 <__assert_fail@plt+0x4a18>
    3774:	movwcs	fp, #7960	; 0x1f18
    3778:	adcsle	r2, fp, r0, lsl #22
    377c:			; <UNDEFINED> instruction: 0xf7fde7dc
    3780:	svclt	0x0000ec84
    3784:	andeq	r1, r1, r6, lsl r8
    3788:	andeq	r0, r0, r4, lsr #2
    378c:			; <UNDEFINED> instruction: 0x000117b2
    3790:	mvnsmi	lr, #737280	; 0xb4000
    3794:	stcmi	14, cr1, [sl], #-12
    3798:	bmi	aaf9b4 <__assert_fail@plt+0xaae6e8>
    379c:	movwcs	fp, #7960	; 0x1f18
    37a0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    37a4:	movwcs	fp, #3848	; 0xf08
    37a8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    37ac:			; <UNDEFINED> instruction: 0xf04f9203
    37b0:	blcs	3fb8 <__assert_fail@plt+0x2cec>
    37b4:	svcge	0x0001d03f
    37b8:	strmi	sl, [sp], -r2, lsl #28
    37bc:	blx	fed7b810 <__assert_fail@plt+0xfed7a544>
    37c0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    37c4:	svclt	0x00082c00
    37c8:	strbmi	r2, [r1, #769]	; 0x301
    37cc:			; <UNDEFINED> instruction: 0xf043bf18
    37d0:	bllt	8c43dc <__assert_fail@plt+0x8c3110>
    37d4:	strtmi	r4, [r9], -sl, asr #12
    37d8:			; <UNDEFINED> instruction: 0xf7fd4620
    37dc:	ldmiblt	r0!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}^
    37e0:	andeq	lr, r9, r4, lsl #22
    37e4:	ldrtmi	r4, [r9], -r5, asr #8
    37e8:	mrc2	7, 2, pc, cr14, cr14, {7}
    37ec:			; <UNDEFINED> instruction: 0x46044631
    37f0:			; <UNDEFINED> instruction: 0xf7fe4628
    37f4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    37f8:	bl	669804 <__assert_fail@plt+0x668538>
    37fc:	strmi	r0, [r5], -r8, lsl #6
    3800:	blcs	77834 <__assert_fail@plt+0x76568>
    3804:			; <UNDEFINED> instruction: 0xb11cd1db
    3808:	mulcc	r0, r4, r9
    380c:	andle	r2, r4, pc, lsr #22
    3810:			; <UNDEFINED> instruction: 0xf995b12d
    3814:	blcs	bcf81c <__assert_fail@plt+0xbce550>
    3818:	ldrdcs	sp, [r1], -r1
    381c:	andcs	lr, r0, r0
    3820:	blmi	21604c <__assert_fail@plt+0x214d80>
    3824:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3828:	blls	dd898 <__assert_fail@plt+0xdc5cc>
    382c:	qaddle	r4, sl, r4
    3830:	pop	{r0, r2, ip, sp, pc}
    3834:			; <UNDEFINED> instruction: 0x461883f0
    3838:			; <UNDEFINED> instruction: 0xf7fde7f2
    383c:	svclt	0x0000ec26
    3840:	andeq	r1, r1, ip, lsl #14
    3844:	andeq	r0, r0, r4, lsr #2
    3848:	andeq	r1, r1, r8, lsl #13
    384c:	mvnsmi	lr, #737280	; 0xb4000
    3850:	movweq	lr, #6736	; 0x1a50
    3854:	strmi	sp, [ip], -r5, lsr #32
    3858:			; <UNDEFINED> instruction: 0x46054616
    385c:	cmnlt	r1, #56, 6	; 0xe0000000
    3860:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    3864:	addsmi	r4, lr, #201326595	; 0xc000003
    3868:	svclt	0x00884607
    386c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3870:	bl	1b98c8 <__assert_fail@plt+0x1b85fc>
    3874:			; <UNDEFINED> instruction: 0xf1090900
    3878:			; <UNDEFINED> instruction: 0xf7fd0001
    387c:			; <UNDEFINED> instruction: 0x4680ec30
    3880:	strtmi	fp, [r9], -r0, ror #2
    3884:			; <UNDEFINED> instruction: 0xf7fd463a
    3888:	bl	23e828 <__assert_fail@plt+0x23d55c>
    388c:	ldrtmi	r0, [r2], -r7
    3890:			; <UNDEFINED> instruction: 0xf7fd4621
    3894:	movwcs	lr, #3040	; 0xbe0
    3898:	andcc	pc, r9, r8, lsl #16
    389c:	pop	{r6, r9, sl, lr}
    38a0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    38a4:	mvnsmi	lr, #12386304	; 0xbd0000
    38a8:			; <UNDEFINED> instruction: 0xf7fd4478
    38ac:	strtmi	fp, [r0], -r5, ror #23
    38b0:	pop	{r0, r4, r9, sl, lr}
    38b4:			; <UNDEFINED> instruction: 0xf7fd43f8
    38b8:	pop	{r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    38bc:			; <UNDEFINED> instruction: 0xf7fd43f8
    38c0:	svclt	0x0000bbdb
    38c4:	andeq	r0, r0, r4, lsr #19
    38c8:			; <UNDEFINED> instruction: 0x460ab538
    38cc:	strmi	r4, [ip], -r5, lsl #12
    38d0:			; <UNDEFINED> instruction: 0x4608b119
    38d4:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    38d8:	strtmi	r4, [r1], -r2, lsl #12
    38dc:	pop	{r3, r5, r9, sl, lr}
    38e0:			; <UNDEFINED> instruction: 0xf7ff4038
    38e4:	svclt	0x0000bfb3
    38e8:	tstcs	r1, lr, lsl #8
    38ec:	addlt	fp, r5, r0, lsl r5
    38f0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    38f4:			; <UNDEFINED> instruction: 0xf8dfab07
    38f8:	strmi	ip, [r4], -r0, rrx
    38fc:			; <UNDEFINED> instruction: 0xf85344fe
    3900:	stmdage	r2, {r2, r8, r9, fp, sp}
    3904:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3908:	ldrdgt	pc, [r0], -ip
    390c:	andgt	pc, ip, sp, asr #17
    3910:	stceq	0, cr15, [r0], {79}	; 0x4f
    3914:			; <UNDEFINED> instruction: 0xf7fd9301
    3918:	cdpne	12, 0, cr14, cr2, cr4, {2}
    391c:	strcs	fp, [r0], #-4024	; 0xfffff048
    3920:	strtmi	sp, [r0], -r7, lsl #22
    3924:			; <UNDEFINED> instruction: 0xf7ff9902
    3928:			; <UNDEFINED> instruction: 0x4604ff91
    392c:			; <UNDEFINED> instruction: 0xf7fd9802
    3930:	bmi	2be700 <__assert_fail@plt+0x2bd434>
    3934:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3938:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    393c:	subsmi	r9, sl, r3, lsl #22
    3940:	strtmi	sp, [r0], -r5, lsl #2
    3944:	pop	{r0, r2, ip, sp, pc}
    3948:	andlt	r4, r3, r0, lsl r0
    394c:			; <UNDEFINED> instruction: 0xf7fd4770
    3950:	svclt	0x0000eb9c
    3954:			; <UNDEFINED> instruction: 0x000115b0
    3958:	andeq	r0, r0, r4, lsr #2
    395c:	andeq	r1, r1, r6, ror r5
    3960:	mvnsmi	lr, #737280	; 0xb4000
    3964:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3968:	bmi	d553d4 <__assert_fail@plt+0xd54108>
    396c:	blmi	d6fb80 <__assert_fail@plt+0xd6e8b4>
    3970:			; <UNDEFINED> instruction: 0xf996447a
    3974:	ldmpl	r3, {lr}^
    3978:	movwls	r6, #6171	; 0x181b
    397c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3980:	eorsle	r2, r4, r0, lsl #24
    3984:	strmi	r4, [r8], r5, lsl #12
    3988:			; <UNDEFINED> instruction: 0x46394630
    398c:	ldc	7, cr15, [r8], {253}	; 0xfd
    3990:			; <UNDEFINED> instruction: 0x56361834
    3994:	suble	r2, ip, r0, lsl #28
    3998:	svceq	0x0000f1b9
    399c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    39a0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    39a4:	bl	ff5c19a0 <__assert_fail@plt+0xff5c06d4>
    39a8:	eorsle	r2, r5, r0, lsl #16
    39ac:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    39b0:	movwcs	r4, #1641	; 0x669
    39b4:	andvs	pc, r0, sp, lsl #17
    39b8:			; <UNDEFINED> instruction: 0xf88d4648
    39bc:			; <UNDEFINED> instruction: 0xf7fe3001
    39c0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    39c4:	andeq	pc, r0, r8, asr #17
    39c8:	mulcc	r1, r3, r9
    39cc:	svclt	0x00181af6
    39d0:	blcs	d1dc <__assert_fail@plt+0xbf10>
    39d4:	strcs	fp, [r1], -r8, lsl #30
    39d8:	andcc	fp, r2, lr, asr fp
    39dc:	strtpl	r1, [r1], -r6, lsr #16
    39e0:			; <UNDEFINED> instruction: 0x4638b119
    39e4:	bl	fedc19e0 <__assert_fail@plt+0xfedc0714>
    39e8:			; <UNDEFINED> instruction: 0x464cb318
    39ec:	bmi	5dbaac <__assert_fail@plt+0x5da7e0>
    39f0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    39f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    39f8:	subsmi	r9, sl, r1, lsl #22
    39fc:			; <UNDEFINED> instruction: 0x4620d11e
    3a00:	pop	{r0, r1, ip, sp, pc}
    3a04:			; <UNDEFINED> instruction: 0x463983f0
    3a08:			; <UNDEFINED> instruction: 0xf7fd4620
    3a0c:			; <UNDEFINED> instruction: 0xf8c8eaec
    3a10:	strtmi	r0, [r0], #-0
    3a14:	strb	r6, [sl, r8, lsr #32]!
    3a18:			; <UNDEFINED> instruction: 0x46204639
    3a1c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3a20:	andeq	pc, r0, r8, asr #17
    3a24:	strtpl	r1, [r1], -r6, lsr #16
    3a28:			; <UNDEFINED> instruction: 0x4638b131
    3a2c:	bl	fe4c1a28 <__assert_fail@plt+0xfe4c075c>
    3a30:	eorvs	fp, ip, r0, lsl r9
    3a34:	ldrb	r2, [sl, r0, lsl #8]
    3a38:	ldrb	r6, [r8, lr, lsr #32]
    3a3c:	bl	941a38 <__assert_fail@plt+0x94076c>
    3a40:	andeq	r1, r1, ip, lsr r5
    3a44:	andeq	r0, r0, r4, lsr #2
    3a48:	andeq	r0, r0, r2, lsl #28
    3a4c:			; <UNDEFINED> instruction: 0x000114ba
    3a50:			; <UNDEFINED> instruction: 0x4604b510
    3a54:	stmdacs	sl, {r0, sp, lr, pc}
    3a58:	strtmi	sp, [r0], -r6
    3a5c:	bl	feb41a58 <__assert_fail@plt+0xfeb4078c>
    3a60:	mvnsle	r1, r3, asr #24
    3a64:	ldclt	0, cr2, [r0, #-4]
    3a68:	ldclt	0, cr2, [r0, #-0]
    3a6c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3a70:	svclt	0x00be2900
    3a74:			; <UNDEFINED> instruction: 0xf04f2000
    3a78:	and	r4, r6, r0, lsl #2
    3a7c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3a80:			; <UNDEFINED> instruction: 0xf06fbf1c
    3a84:			; <UNDEFINED> instruction: 0xf04f4100
    3a88:			; <UNDEFINED> instruction: 0xf00030ff
    3a8c:			; <UNDEFINED> instruction: 0xf1adb857
    3a90:	stmdb	sp!, {r3, sl, fp}^
    3a94:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3a98:	blcs	3a6c4 <__assert_fail@plt+0x393f8>
    3a9c:			; <UNDEFINED> instruction: 0xf000db1a
    3aa0:			; <UNDEFINED> instruction: 0xf8ddf853
    3aa4:	ldmib	sp, {r2, sp, lr, pc}^
    3aa8:	andlt	r2, r4, r2, lsl #6
    3aac:	submi	r4, r0, #112, 14	; 0x1c00000
    3ab0:	cmpeq	r1, r1, ror #22
    3ab4:	blle	6ce6bc <__assert_fail@plt+0x6cd3f0>
    3ab8:			; <UNDEFINED> instruction: 0xf846f000
    3abc:	ldrd	pc, [r4], -sp
    3ac0:	movwcs	lr, #10717	; 0x29dd
    3ac4:	submi	fp, r0, #4
    3ac8:	cmpeq	r1, r1, ror #22
    3acc:	bl	18d441c <__assert_fail@plt+0x18d3150>
    3ad0:	ldrbmi	r0, [r0, -r3, asr #6]!
    3ad4:	bl	18d4424 <__assert_fail@plt+0x18d3158>
    3ad8:			; <UNDEFINED> instruction: 0xf0000343
    3adc:			; <UNDEFINED> instruction: 0xf8ddf835
    3ae0:	ldmib	sp, {r2, sp, lr, pc}^
    3ae4:	andlt	r2, r4, r2, lsl #6
    3ae8:	bl	18543f0 <__assert_fail@plt+0x1853124>
    3aec:	ldrbmi	r0, [r0, -r1, asr #2]!
    3af0:	bl	18d4440 <__assert_fail@plt+0x18d3174>
    3af4:			; <UNDEFINED> instruction: 0xf0000343
    3af8:			; <UNDEFINED> instruction: 0xf8ddf827
    3afc:	ldmib	sp, {r2, sp, lr, pc}^
    3b00:	andlt	r2, r4, r2, lsl #6
    3b04:	bl	18d4454 <__assert_fail@plt+0x18d3188>
    3b08:	ldrbmi	r0, [r0, -r3, asr #6]!
    3b0c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3b10:	svclt	0x00082900
    3b14:	svclt	0x001c2800
    3b18:	mvnscc	pc, pc, asr #32
    3b1c:	rscscc	pc, pc, pc, asr #32
    3b20:	stmdalt	ip, {ip, sp, lr, pc}
    3b24:	stfeqd	f7, [r8], {173}	; 0xad
    3b28:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3b2c:			; <UNDEFINED> instruction: 0xf80cf000
    3b30:	ldrd	pc, [r4], -sp
    3b34:	movwcs	lr, #10717	; 0x29dd
    3b38:	ldrbmi	fp, [r0, -r4]!
    3b3c:			; <UNDEFINED> instruction: 0xf04fb502
    3b40:			; <UNDEFINED> instruction: 0xf7fd0008
    3b44:	vstrlt	s28, [r2, #-200]	; 0xffffff38
    3b48:	svclt	0x00084299
    3b4c:	push	{r4, r7, r9, lr}
    3b50:			; <UNDEFINED> instruction: 0x46044ff0
    3b54:	andcs	fp, r0, r8, lsr pc
    3b58:			; <UNDEFINED> instruction: 0xf8dd460d
    3b5c:	svclt	0x0038c024
    3b60:	cmnle	fp, #1048576	; 0x100000
    3b64:			; <UNDEFINED> instruction: 0x46994690
    3b68:			; <UNDEFINED> instruction: 0xf283fab3
    3b6c:	rsbsle	r2, r0, r0, lsl #22
    3b70:			; <UNDEFINED> instruction: 0xf385fab5
    3b74:	rsble	r2, r8, r0, lsl #26
    3b78:			; <UNDEFINED> instruction: 0xf1a21ad2
    3b7c:	blx	247404 <__assert_fail@plt+0x246138>
    3b80:	blx	242790 <__assert_fail@plt+0x2414c4>
    3b84:			; <UNDEFINED> instruction: 0xf1c2f30e
    3b88:	b	12c5810 <__assert_fail@plt+0x12c4544>
    3b8c:	blx	a067a0 <__assert_fail@plt+0xa054d4>
    3b90:	b	13007b4 <__assert_fail@plt+0x12ff4e8>
    3b94:	blx	2067a8 <__assert_fail@plt+0x2054dc>
    3b98:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3b9c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3ba0:	andcs	fp, r0, ip, lsr pc
    3ba4:	movwle	r4, #42497	; 0xa601
    3ba8:	bl	fed0bbb4 <__assert_fail@plt+0xfed0a8e8>
    3bac:	blx	4bdc <__assert_fail@plt+0x3910>
    3bb0:	blx	83fff0 <__assert_fail@plt+0x83ed24>
    3bb4:	bl	19807d8 <__assert_fail@plt+0x197f50c>
    3bb8:	tstmi	r9, #46137344	; 0x2c00000
    3bbc:	bcs	13e04 <__assert_fail@plt+0x12b38>
    3bc0:	b	13f7cb8 <__assert_fail@plt+0x13f69ec>
    3bc4:	b	13c5d34 <__assert_fail@plt+0x13c4a68>
    3bc8:	b	120613c <__assert_fail@plt+0x1204e70>
    3bcc:	ldrmi	r7, [r6], -fp, asr #17
    3bd0:	bl	fed3bc04 <__assert_fail@plt+0xfed3a938>
    3bd4:	bl	19447fc <__assert_fail@plt+0x1943530>
    3bd8:	ldmne	fp, {r0, r3, r9, fp}^
    3bdc:	beq	2be90c <__assert_fail@plt+0x2bd640>
    3be0:			; <UNDEFINED> instruction: 0xf14a1c5c
    3be4:	cfsh32cc	mvfx0, mvfx1, #0
    3be8:	strbmi	sp, [sp, #-7]
    3bec:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3bf0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3bf4:	adfccsz	f4, f1, #5.0
    3bf8:	blx	1783dc <__assert_fail@plt+0x177110>
    3bfc:	blx	941820 <__assert_fail@plt+0x940554>
    3c00:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3c04:	vseleq.f32	s30, s28, s11
    3c08:	blx	94a010 <__assert_fail@plt+0x948d44>
    3c0c:	b	1101c1c <__assert_fail@plt+0x1100950>
    3c10:			; <UNDEFINED> instruction: 0xf1a2040e
    3c14:			; <UNDEFINED> instruction: 0xf1c20720
    3c18:	blx	2054a0 <__assert_fail@plt+0x2041d4>
    3c1c:	blx	14082c <__assert_fail@plt+0x13f560>
    3c20:	blx	141844 <__assert_fail@plt+0x140578>
    3c24:	b	1100434 <__assert_fail@plt+0x10ff168>
    3c28:	blx	90484c <__assert_fail@plt+0x903580>
    3c2c:	bl	118144c <__assert_fail@plt+0x1180180>
    3c30:	teqmi	r3, #1073741824	; 0x40000000
    3c34:	strbmi	r1, [r5], -r0, lsl #21
    3c38:	tsteq	r3, r1, ror #22
    3c3c:	svceq	0x0000f1bc
    3c40:	stmib	ip, {r0, ip, lr, pc}^
    3c44:	pop	{r8, sl, lr}
    3c48:	blx	fed27c10 <__assert_fail@plt+0xfed26944>
    3c4c:	msrcc	CPSR_, #132, 6	; 0x10000002
    3c50:	blx	fee3daa0 <__assert_fail@plt+0xfee3c7d4>
    3c54:	blx	fed8067c <__assert_fail@plt+0xfed7f3b0>
    3c58:	eorcc	pc, r0, #335544322	; 0x14000002
    3c5c:	orrle	r2, fp, r0, lsl #26
    3c60:	svclt	0x0000e7f3
    3c64:	mvnsmi	lr, #737280	; 0xb4000
    3c68:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3c6c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3c70:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3c74:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c78:	blne	1d94e74 <__assert_fail@plt+0x1d93ba8>
    3c7c:	strhle	r1, [sl], -r6
    3c80:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3c84:	svccc	0x0004f855
    3c88:	strbmi	r3, [sl], -r1, lsl #8
    3c8c:	ldrtmi	r4, [r8], -r1, asr #12
    3c90:	adcmi	r4, r6, #152, 14	; 0x2600000
    3c94:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3c98:	svclt	0x000083f8
    3c9c:	andeq	r0, r1, r6, asr pc
    3ca0:	andeq	r0, r1, ip, asr #30
    3ca4:	svclt	0x00004770
    3ca8:	tstcs	r0, r2, lsl #22
    3cac:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3cb0:	blt	1bc1cac <__assert_fail@plt+0x1bc09e0>
    3cb4:	andeq	r1, r1, r4, asr r3

Disassembly of section .fini:

00003cb8 <.fini>:
    3cb8:	push	{r3, lr}
    3cbc:	pop	{r3, pc}
