

================================================================
== Synthesis Summary Report of 'spmm_hls'
================================================================
+ General Information: 
    * Date:           Wed Sep  3 20:05:58 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        spmm_prj
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+--------+-------+------------+-----------+------------+------------+------------+----------+----------+----------+------------+------------+-----+
    |                     Modules                     |  Issue |       |  Latency   |  Latency  |  Iteration |            |    Trip    |          |          |          |            |            |     |
    |                     & Loops                     |  Type  | Slack |  (cycles)  |    (ns)   |   Latency  |  Interval  |    Count   | Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------+--------+-------+------------+-----------+------------+------------+------------+----------+----------+----------+------------+------------+-----+
    |+ spmm_hls                                       |  Timing|  -0.41|           -|          -|           -|           -|           -|        no|  200 (4%)|  104 (1%)|  41729 (1%)|  33713 (2%)|    -|
    | o VITIS_LOOP_323_1                              |       -|   2.92|           -|          -|           -|           -|           -|        no|         -|         -|           -|           -|    -|
    |  + set_tile_broadcast                           |       -|   0.00|          25|    100.000|           -|          25|           -|        no|         -|         -|   888 (~0%)|  1234 (~0%)|    -|
    |   + set_tile_broadcast_Pipeline_init_seen       |       -|   1.96|           6|     24.000|           -|           6|           -|        no|         -|         -|     5 (~0%)|    46 (~0%)|    -|
    |    o init_seen                                  |       -|   2.92|           4|     16.000|           1|           1|           4|       yes|         -|         -|           -|           -|    -|
    |   + set_tile_broadcast_Pipeline_copy_tile_loop  |       -|   0.00|          15|     60.000|           -|          15|           -|        no|         -|         -|   876 (~0%)|  1083 (~0%)|    -|
    |    o copy_tile_loop                             |       -|   2.92|          13|     52.000|          10|           1|           4|       yes|         -|         -|           -|           -|    -|
    |  + pu_kernel                                    |  Timing|  -0.41|           -|          -|           -|           -|           -|        no|   50 (1%)|  26 (~0%)|  7195 (~0%)|  5209 (~0%)|    -|
    |   + pu_kernel_Pipeline_pu_save_stream_into_pu   |       -|   1.96|           6|     24.000|           -|           6|           -|        no|         -|         -|   265 (~0%)|   106 (~0%)|    -|
    |    o pu_save_stream_into_pu                     |       -|   2.92|           4|     16.000|           1|           1|           4|       yes|         -|         -|           -|           -|    -|
    |   + pu_kernel_Pipeline_init_au                  |       -|   0.84|  1073741825|  4.295e+09|           -|  1073741825|           -|        no|         -|         -|    18 (~0%)|    69 (~0%)|    -|
    |    o init_au                                    |       -|   2.92|  1073741823|  4.295e+09|           1|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |   + dfm                                         |       -|   0.00|           -|          -|           -|           -|           -|        no|         -|   3 (~0%)|   624 (~0%)|   719 (~0%)|    -|
    |    o VITIS_LOOP_111_1                           |       -|   2.92|           -|          -|           -|           -|           -|        no|         -|         -|           -|           -|    -|
    |     + dfm_Pipeline_VITIS_LOOP_114_2             |       -|   0.00|  1073741826|  4.295e+09|           -|  1073741826|           -|        no|         -|         -|   100 (~0%)|   130 (~0%)|    -|
    |      o VITIS_LOOP_114_2                         |       -|   2.92|  1073741824|  4.295e+09|           3|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     o VITIS_LOOP_121_3                          |       -|   2.92|           -|          -|           1|           -|           -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_263_1                            |       -|   2.92|  6442451014|  2.577e+10|  3221225507|           -|           2|        no|         -|         -|           -|           -|    -|
    |    + pu_comp                                    |       -|   0.60|  1073741830|  4.295e+09|           -|  1073741830|           -|        no|         -|   3 (~0%)|   250 (~0%)|   206 (~0%)|    -|
    |     o VITIS_LOOP_136_1                          |       -|   2.92|  1073741828|  4.295e+09|           7|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |    + au_merge                                   |       -|   0.58|  1073741841|  4.295e+09|           -|  1073741841|           -|        no|         -|  20 (~0%)|  5219 (~0%)|  3419 (~0%)|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_13       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_12       |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_11       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_1        |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_1        |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |  + pu_kernel                                    |  Timing|  -0.41|           -|          -|           -|           -|           -|        no|   50 (1%)|  26 (~0%)|  7195 (~0%)|  5209 (~0%)|    -|
    |   + pu_kernel_Pipeline_pu_save_stream_into_pu   |       -|   1.96|           6|     24.000|           -|           6|           -|        no|         -|         -|   265 (~0%)|   106 (~0%)|    -|
    |    o pu_save_stream_into_pu                     |       -|   2.92|           4|     16.000|           1|           1|           4|       yes|         -|         -|           -|           -|    -|
    |   + pu_kernel_Pipeline_init_au                  |       -|   0.84|  1073741825|  4.295e+09|           -|  1073741825|           -|        no|         -|         -|    18 (~0%)|    69 (~0%)|    -|
    |    o init_au                                    |       -|   2.92|  1073741823|  4.295e+09|           1|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |   + dfm                                         |       -|   0.00|           -|          -|           -|           -|           -|        no|         -|   3 (~0%)|   624 (~0%)|   719 (~0%)|    -|
    |    o VITIS_LOOP_111_1                           |       -|   2.92|           -|          -|           -|           -|           -|        no|         -|         -|           -|           -|    -|
    |     + dfm_Pipeline_VITIS_LOOP_114_2             |       -|   0.00|  1073741826|  4.295e+09|           -|  1073741826|           -|        no|         -|         -|   100 (~0%)|   130 (~0%)|    -|
    |      o VITIS_LOOP_114_2                         |       -|   2.92|  1073741824|  4.295e+09|           3|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     o VITIS_LOOP_121_3                          |       -|   2.92|           -|          -|           1|           -|           -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_263_1                            |       -|   2.92|  6442451014|  2.577e+10|  3221225507|           -|           2|        no|         -|         -|           -|           -|    -|
    |    + pu_comp                                    |       -|   0.60|  1073741830|  4.295e+09|           -|  1073741830|           -|        no|         -|   3 (~0%)|   250 (~0%)|   206 (~0%)|    -|
    |     o VITIS_LOOP_136_1                          |       -|   2.92|  1073741828|  4.295e+09|           7|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |    + au_merge                                   |       -|   0.58|  1073741841|  4.295e+09|           -|  1073741841|           -|        no|         -|  20 (~0%)|  5219 (~0%)|  3419 (~0%)|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_13       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_12       |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_11       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_1        |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_1        |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |  + pu_kernel                                    |  Timing|  -0.41|           -|          -|           -|           -|           -|        no|   50 (1%)|  26 (~0%)|  7195 (~0%)|  5209 (~0%)|    -|
    |   + pu_kernel_Pipeline_pu_save_stream_into_pu   |       -|   1.96|           6|     24.000|           -|           6|           -|        no|         -|         -|   265 (~0%)|   106 (~0%)|    -|
    |    o pu_save_stream_into_pu                     |       -|   2.92|           4|     16.000|           1|           1|           4|       yes|         -|         -|           -|           -|    -|
    |   + pu_kernel_Pipeline_init_au                  |       -|   0.84|  1073741825|  4.295e+09|           -|  1073741825|           -|        no|         -|         -|    18 (~0%)|    69 (~0%)|    -|
    |    o init_au                                    |       -|   2.92|  1073741823|  4.295e+09|           1|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |   + dfm                                         |       -|   0.00|           -|          -|           -|           -|           -|        no|         -|   3 (~0%)|   624 (~0%)|   719 (~0%)|    -|
    |    o VITIS_LOOP_111_1                           |       -|   2.92|           -|          -|           -|           -|           -|        no|         -|         -|           -|           -|    -|
    |     + dfm_Pipeline_VITIS_LOOP_114_2             |       -|   0.00|  1073741826|  4.295e+09|           -|  1073741826|           -|        no|         -|         -|   100 (~0%)|   130 (~0%)|    -|
    |      o VITIS_LOOP_114_2                         |       -|   2.92|  1073741824|  4.295e+09|           3|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     o VITIS_LOOP_121_3                          |       -|   2.92|           -|          -|           1|           -|           -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_263_1                            |       -|   2.92|  6442451014|  2.577e+10|  3221225507|           -|           2|        no|         -|         -|           -|           -|    -|
    |    + pu_comp                                    |       -|   0.60|  1073741830|  4.295e+09|           -|  1073741830|           -|        no|         -|   3 (~0%)|   250 (~0%)|   206 (~0%)|    -|
    |     o VITIS_LOOP_136_1                          |       -|   2.92|  1073741828|  4.295e+09|           7|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |    + au_merge                                   |       -|   0.58|  1073741841|  4.295e+09|           -|  1073741841|           -|        no|         -|  20 (~0%)|  5219 (~0%)|  3419 (~0%)|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_13       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_12       |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_11       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_1        |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_1        |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |  + pu_kernel                                    |  Timing|  -0.41|           -|          -|           -|           -|           -|        no|   50 (1%)|  26 (~0%)|  7195 (~0%)|  5209 (~0%)|    -|
    |   + pu_kernel_Pipeline_pu_save_stream_into_pu   |       -|   1.96|           6|     24.000|           -|           6|           -|        no|         -|         -|   265 (~0%)|   106 (~0%)|    -|
    |    o pu_save_stream_into_pu                     |       -|   2.92|           4|     16.000|           1|           1|           4|       yes|         -|         -|           -|           -|    -|
    |   + pu_kernel_Pipeline_init_au                  |       -|   0.84|  1073741825|  4.295e+09|           -|  1073741825|           -|        no|         -|         -|    18 (~0%)|    69 (~0%)|    -|
    |    o init_au                                    |       -|   2.92|  1073741823|  4.295e+09|           1|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |   + dfm                                         |       -|   0.00|           -|          -|           -|           -|           -|        no|         -|   3 (~0%)|   624 (~0%)|   719 (~0%)|    -|
    |    o VITIS_LOOP_111_1                           |       -|   2.92|           -|          -|           -|           -|           -|        no|         -|         -|           -|           -|    -|
    |     + dfm_Pipeline_VITIS_LOOP_114_2             |       -|   0.00|  1073741826|  4.295e+09|           -|  1073741826|           -|        no|         -|         -|   100 (~0%)|   130 (~0%)|    -|
    |      o VITIS_LOOP_114_2                         |       -|   2.92|  1073741824|  4.295e+09|           3|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     o VITIS_LOOP_121_3                          |       -|   2.92|           -|          -|           1|           -|           -|        no|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_263_1                            |       -|   2.92|  6442451014|  2.577e+10|  3221225507|           -|           2|        no|         -|         -|           -|           -|    -|
    |    + pu_comp                                    |       -|   0.60|  1073741830|  4.295e+09|           -|  1073741830|           -|        no|         -|   3 (~0%)|   250 (~0%)|   206 (~0%)|    -|
    |     o VITIS_LOOP_136_1                          |       -|   2.92|  1073741828|  4.295e+09|           7|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |    + au_merge                                   |       -|   0.58|  1073741841|  4.295e+09|           -|  1073741841|           -|        no|         -|  20 (~0%)|  5219 (~0%)|  3419 (~0%)|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_13       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_12       |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_11       |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_176_1        |       -|   0.58|  1073741833|  4.295e+09|           -|  1073741833|           -|        no|         -|   4 (~0%)|  1023 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_176_1                         |       -|   2.92|  1073741831|  4.295e+09|          10|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    |     + au_merge_Pipeline_VITIS_LOOP_157_1        |       -|   0.58|  1073741840|  4.295e+09|           -|  1073741840|           -|        no|         -|   4 (~0%)|  1005 (~0%)|   562 (~0%)|    -|
    |      o VITIS_LOOP_157_1                         |       -|   2.92|  1073741838|  4.295e+09|          17|           1|  1073741823|       yes|         -|         -|           -|           -|    -|
    +-------------------------------------------------+--------+-------+------------+-----------+------------+------------+------------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem4 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem5 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem6 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem7 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | N         | 0x10   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | M         | 0x18   | 32    | W      | Data signal of M                 |                                                                      |
| s_axi_control | K         | 0x20   | 32    | W      | Data signal of K                 |                                                                      |
| s_axi_control | nnz       | 0x28   | 32    | W      | Data signal of nnz               |                                                                      |
| s_axi_control | row_ptr_1 | 0x30   | 32    | W      | Data signal of row_ptr           |                                                                      |
| s_axi_control | row_ptr_2 | 0x34   | 32    | W      | Data signal of row_ptr           |                                                                      |
| s_axi_control | col_idx_1 | 0x3c   | 32    | W      | Data signal of col_idx           |                                                                      |
| s_axi_control | col_idx_2 | 0x40   | 32    | W      | Data signal of col_idx           |                                                                      |
| s_axi_control | a_val_1   | 0x48   | 32    | W      | Data signal of a_val             |                                                                      |
| s_axi_control | a_val_2   | 0x4c   | 32    | W      | Data signal of a_val             |                                                                      |
| s_axi_control | B1_1      | 0x54   | 32    | W      | Data signal of B1                |                                                                      |
| s_axi_control | B1_2      | 0x58   | 32    | W      | Data signal of B1                |                                                                      |
| s_axi_control | B2_1      | 0x60   | 32    | W      | Data signal of B2                |                                                                      |
| s_axi_control | B2_2      | 0x64   | 32    | W      | Data signal of B2                |                                                                      |
| s_axi_control | B3_1      | 0x6c   | 32    | W      | Data signal of B3                |                                                                      |
| s_axi_control | B3_2      | 0x70   | 32    | W      | Data signal of B3                |                                                                      |
| s_axi_control | B4_1      | 0x78   | 32    | W      | Data signal of B4                |                                                                      |
| s_axi_control | B4_2      | 0x7c   | 32    | W      | Data signal of B4                |                                                                      |
| s_axi_control | C_1       | 0x84   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | C_2       | 0x88   | 32    | W      | Data signal of C                 |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------------+
| Argument | Direction | Datatype             |
+----------+-----------+----------------------+
| N        | in        | unsigned int         |
| M        | in        | unsigned int         |
| K        | in        | unsigned int         |
| nnz      | in        | unsigned int         |
| row_ptr  | unused    | unsigned int const * |
| col_idx  | in        | unsigned int const * |
| a_val    | in        | float const *        |
| B1       | in        | float const *        |
| B2       | in        | float const *        |
| B3       | in        | float const *        |
| B4       | in        | float const *        |
| C        | unused    | float*               |
+----------+-----------+----------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| N        | s_axi_control | register  |          | name=N offset=0x10 range=32         |
| M        | s_axi_control | register  |          | name=M offset=0x18 range=32         |
| K        | s_axi_control | register  |          | name=K offset=0x20 range=32         |
| nnz      | s_axi_control | register  |          | name=nnz offset=0x28 range=32       |
| row_ptr  | m_axi_gmem0   | interface |          |                                     |
| row_ptr  | s_axi_control | register  | offset   | name=row_ptr_1 offset=0x30 range=32 |
| row_ptr  | s_axi_control | register  | offset   | name=row_ptr_2 offset=0x34 range=32 |
| col_idx  | m_axi_gmem1   | interface |          |                                     |
| col_idx  | s_axi_control | register  | offset   | name=col_idx_1 offset=0x3c range=32 |
| col_idx  | s_axi_control | register  | offset   | name=col_idx_2 offset=0x40 range=32 |
| a_val    | m_axi_gmem2   | interface |          |                                     |
| a_val    | s_axi_control | register  | offset   | name=a_val_1 offset=0x48 range=32   |
| a_val    | s_axi_control | register  | offset   | name=a_val_2 offset=0x4c range=32   |
| B1       | m_axi_gmem3   | interface |          |                                     |
| B1       | s_axi_control | register  | offset   | name=B1_1 offset=0x54 range=32      |
| B1       | s_axi_control | register  | offset   | name=B1_2 offset=0x58 range=32      |
| B2       | m_axi_gmem4   | interface |          |                                     |
| B2       | s_axi_control | register  | offset   | name=B2_1 offset=0x60 range=32      |
| B2       | s_axi_control | register  | offset   | name=B2_2 offset=0x64 range=32      |
| B3       | m_axi_gmem5   | interface |          |                                     |
| B3       | s_axi_control | register  | offset   | name=B3_1 offset=0x6c range=32      |
| B3       | s_axi_control | register  | offset   | name=B3_2 offset=0x70 range=32      |
| B4       | m_axi_gmem6   | interface |          |                                     |
| B4       | s_axi_control | register  | offset   | name=B4_1 offset=0x78 range=32      |
| B4       | s_axi_control | register  | offset   | name=B4_2 offset=0x7c range=32      |
| C        | m_axi_gmem7   | interface |          |                                     |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x84 range=32       |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x88 range=32       |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+----------+-------+---------------------------------+
| HW Interface | Loop             | Direction | Length   | Width | Location                        |
+--------------+------------------+-----------+----------+-------+---------------------------------+
| m_axi_gmem3  | VITIS_LOOP_114_2 | read      | variable | 32    | src/spmm_device_fpga.cpp:114:31 |
+--------------+------------------+-----------+----------+-------+---------------------------------+

* Inferred Bursts and Widening Missed
+-------------------------------+----------+------------------+---------------------------------------------------------------------------------------------------------+------------+---------------------------------+
| HW Interface                  | Variable | Loop             | Problem                                                                                                 | Resolution | Location                        |
+-------------------------------+----------+------------------+---------------------------------------------------------------------------------------------------------+------------+---------------------------------+
| m_axi_gmem3,gmem4,gmem5,gmem6 | B        | VITIS_LOOP_111_1 | Access call is in the conditional branch                                                                | 214-232    | src/spmm_device_fpga.cpp:111:20 |
| m_axi_gmem2                   | a_val    | copy_tile_loop   | Access tile.value is in the conditional branch                                                          | 214-232    | src/spmm_device_fpga.cpp:57:5   |
| m_axi_gmem1                   | col_idx  | copy_tile_loop   | Access seen_y is in the conditional branch                                                              | 214-232    | src/spmm_device_fpga.cpp:57:5   |
| m_axi_gmem3,gmem4,gmem5,gmem6 | B        | VITIS_LOOP_114_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/spmm_device_fpga.cpp:114:31 |
+-------------------------------+----------+------------------+---------------------------------------------------------------------------------------------------------+------------+---------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                                                                                 | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+------------------------------------------------------------------------------------------------------+-----+--------+-----------+------+---------+---------+
| + spmm_hls                                                                                           | 104 |        |           |      |         |         |
|   i_3_fu_289_p2                                                                                      | -   |        | i_3       | add  | fabric  | 0       |
|  + set_tile_broadcast                                                                                | 0   |        |           |      |         |         |
|   + set_tile_broadcast_Pipeline_init_seen                                                            | 0   |        |           |      |         |         |
|     add_ln49_fu_102_p2                                                                               | -   |        | add_ln49  | add  | fabric  | 0       |
|   + set_tile_broadcast_Pipeline_copy_tile_loop                                                       | 0   |        |           |      |         |         |
|     add_ln57_fu_422_p2                                                                               | -   |        | add_ln57  | add  | fabric  | 0       |
|     idx_fu_436_p2                                                                                    | -   |        | idx       | add  | fabric  | 0       |
|     add_ln62_fu_460_p2                                                                               | -   |        | add_ln62  | add  | fabric  | 0       |
|     add_ln63_fu_486_p2                                                                               | -   |        | add_ln63  | add  | fabric  | 0       |
|     used_3_fu_742_p2                                                                                 | -   |        | used_3    | add  | fabric  | 0       |
|  + pu_kernel (grp_pu_kernel_fu_230)                                                                  | 26  |        |           |      |         |         |
|    add_ln263_fu_512_p2                                                                               | -   |        | add_ln263 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_pu_save_stream_into_pu (grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216) | 0   |        |           |      |         |         |
|     add_ln241_fu_316_p2                                                                              | -   |        | add_ln241 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_init_au (grp_pu_kernel_Pipeline_init_au_fu_244)                               | 0   |        |           |      |         |         |
|     add_ln256_fu_88_p2                                                                               | -   |        | add_ln256 | add  | fabric  | 0       |
|   + dfm (grp_dfm_fu_254)                                                                             | 3   |        |           |      |         |         |
|     add_ln111_fu_252_p2                                                                              | -   |        | add_ln111 | add  | fabric  | 0       |
|     mul_32s_30ns_32_2_1_U73                                                                          | 3   |        | mul       | mul  | auto    | 1       |
|     add_ln114_fu_343_p2                                                                              | -   |        | add_ln114 | add  | fabric  | 0       |
|     add_ln119_fu_384_p2                                                                              | -   |        | add_ln119 | add  | fabric  | 0       |
|     add_ln121_fu_402_p2                                                                              | -   |        | add_ln121 | add  | fabric  | 0       |
|    + dfm_Pipeline_VITIS_LOOP_114_2 (grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203)                        | 0   |        |           |      |         |         |
|      add_ln114_fu_122_p2                                                                             | -   |        | add_ln114 | add  | fabric  | 0       |
|      add_ln116_fu_132_p2                                                                             | -   |        | add_ln116 | add  | fabric  | 0       |
|   + pu_comp (grp_pu_comp_fu_272)                                                                     | 3   |        |           |      |         |         |
|     add_ln136_fu_114_p2                                                                              | -   |        | add_ln136 | add  | fabric  | 0       |
|     add_ln138_fu_124_p2                                                                              | -   |        | add_ln138 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U93                                                                | 3   |        | mul       | fmul | maxdsp  | 3       |
|   + au_merge (grp_au_merge_fu_281)                                                                   | 20  |        |           |      |         |         |
|    + au_merge_Pipeline_VITIS_LOOP_176_13 (grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U100                                                             | 2   |        | add_i3    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U101                                                             | 2   |        | add4_i2   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_12 (grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124)            | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U108                                                             | 2   |        | add_i2    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U109                                                             | 2   |        | add2_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_11 (grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U114                                                             | 2   |        | add_i1    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U115                                                             | 2   |        | add4_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_1 (grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150)              | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U121                                                             | 2   |        | add_i9    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U122                                                             | 2   |        | add4_i    | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_1 (grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164)              | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U128                                                             | 2   |        | add_i     | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U129                                                             | 2   |        | add2_i    | fadd | fulldsp | 6       |
|  + pu_kernel (grp_pu_kernel_fu_239)                                                                  | 26  |        |           |      |         |         |
|    add_ln263_fu_512_p2                                                                               | -   |        | add_ln263 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_pu_save_stream_into_pu (grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216) | 0   |        |           |      |         |         |
|     add_ln241_fu_316_p2                                                                              | -   |        | add_ln241 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_init_au (grp_pu_kernel_Pipeline_init_au_fu_244)                               | 0   |        |           |      |         |         |
|     add_ln256_fu_88_p2                                                                               | -   |        | add_ln256 | add  | fabric  | 0       |
|   + dfm (grp_dfm_fu_254)                                                                             | 3   |        |           |      |         |         |
|     add_ln111_fu_252_p2                                                                              | -   |        | add_ln111 | add  | fabric  | 0       |
|     mul_32s_30ns_32_2_1_U73                                                                          | 3   |        | mul       | mul  | auto    | 1       |
|     add_ln114_fu_343_p2                                                                              | -   |        | add_ln114 | add  | fabric  | 0       |
|     add_ln119_fu_384_p2                                                                              | -   |        | add_ln119 | add  | fabric  | 0       |
|     add_ln121_fu_402_p2                                                                              | -   |        | add_ln121 | add  | fabric  | 0       |
|    + dfm_Pipeline_VITIS_LOOP_114_2 (grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203)                        | 0   |        |           |      |         |         |
|      add_ln114_fu_122_p2                                                                             | -   |        | add_ln114 | add  | fabric  | 0       |
|      add_ln116_fu_132_p2                                                                             | -   |        | add_ln116 | add  | fabric  | 0       |
|   + pu_comp (grp_pu_comp_fu_272)                                                                     | 3   |        |           |      |         |         |
|     add_ln136_fu_114_p2                                                                              | -   |        | add_ln136 | add  | fabric  | 0       |
|     add_ln138_fu_124_p2                                                                              | -   |        | add_ln138 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U93                                                                | 3   |        | mul       | fmul | maxdsp  | 3       |
|   + au_merge (grp_au_merge_fu_281)                                                                   | 20  |        |           |      |         |         |
|    + au_merge_Pipeline_VITIS_LOOP_176_13 (grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U100                                                             | 2   |        | add_i3    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U101                                                             | 2   |        | add4_i2   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_12 (grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124)            | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U108                                                             | 2   |        | add_i2    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U109                                                             | 2   |        | add2_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_11 (grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U114                                                             | 2   |        | add_i1    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U115                                                             | 2   |        | add4_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_1 (grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150)              | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U121                                                             | 2   |        | add_i9    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U122                                                             | 2   |        | add4_i    | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_1 (grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164)              | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U128                                                             | 2   |        | add_i     | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U129                                                             | 2   |        | add2_i    | fadd | fulldsp | 6       |
|  + pu_kernel (grp_pu_kernel_fu_248)                                                                  | 26  |        |           |      |         |         |
|    add_ln263_fu_512_p2                                                                               | -   |        | add_ln263 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_pu_save_stream_into_pu (grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216) | 0   |        |           |      |         |         |
|     add_ln241_fu_316_p2                                                                              | -   |        | add_ln241 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_init_au (grp_pu_kernel_Pipeline_init_au_fu_244)                               | 0   |        |           |      |         |         |
|     add_ln256_fu_88_p2                                                                               | -   |        | add_ln256 | add  | fabric  | 0       |
|   + dfm (grp_dfm_fu_254)                                                                             | 3   |        |           |      |         |         |
|     add_ln111_fu_252_p2                                                                              | -   |        | add_ln111 | add  | fabric  | 0       |
|     mul_32s_30ns_32_2_1_U73                                                                          | 3   |        | mul       | mul  | auto    | 1       |
|     add_ln114_fu_343_p2                                                                              | -   |        | add_ln114 | add  | fabric  | 0       |
|     add_ln119_fu_384_p2                                                                              | -   |        | add_ln119 | add  | fabric  | 0       |
|     add_ln121_fu_402_p2                                                                              | -   |        | add_ln121 | add  | fabric  | 0       |
|    + dfm_Pipeline_VITIS_LOOP_114_2 (grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203)                        | 0   |        |           |      |         |         |
|      add_ln114_fu_122_p2                                                                             | -   |        | add_ln114 | add  | fabric  | 0       |
|      add_ln116_fu_132_p2                                                                             | -   |        | add_ln116 | add  | fabric  | 0       |
|   + pu_comp (grp_pu_comp_fu_272)                                                                     | 3   |        |           |      |         |         |
|     add_ln136_fu_114_p2                                                                              | -   |        | add_ln136 | add  | fabric  | 0       |
|     add_ln138_fu_124_p2                                                                              | -   |        | add_ln138 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U93                                                                | 3   |        | mul       | fmul | maxdsp  | 3       |
|   + au_merge (grp_au_merge_fu_281)                                                                   | 20  |        |           |      |         |         |
|    + au_merge_Pipeline_VITIS_LOOP_176_13 (grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U100                                                             | 2   |        | add_i3    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U101                                                             | 2   |        | add4_i2   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_12 (grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124)            | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U108                                                             | 2   |        | add_i2    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U109                                                             | 2   |        | add2_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_11 (grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U114                                                             | 2   |        | add_i1    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U115                                                             | 2   |        | add4_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_1 (grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150)              | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U121                                                             | 2   |        | add_i9    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U122                                                             | 2   |        | add4_i    | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_1 (grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164)              | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U128                                                             | 2   |        | add_i     | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U129                                                             | 2   |        | add2_i    | fadd | fulldsp | 6       |
|  + pu_kernel (grp_pu_kernel_fu_257)                                                                  | 26  |        |           |      |         |         |
|    add_ln263_fu_512_p2                                                                               | -   |        | add_ln263 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_pu_save_stream_into_pu (grp_pu_kernel_Pipeline_pu_save_stream_into_pu_fu_216) | 0   |        |           |      |         |         |
|     add_ln241_fu_316_p2                                                                              | -   |        | add_ln241 | add  | fabric  | 0       |
|   + pu_kernel_Pipeline_init_au (grp_pu_kernel_Pipeline_init_au_fu_244)                               | 0   |        |           |      |         |         |
|     add_ln256_fu_88_p2                                                                               | -   |        | add_ln256 | add  | fabric  | 0       |
|   + dfm (grp_dfm_fu_254)                                                                             | 3   |        |           |      |         |         |
|     add_ln111_fu_252_p2                                                                              | -   |        | add_ln111 | add  | fabric  | 0       |
|     mul_32s_30ns_32_2_1_U73                                                                          | 3   |        | mul       | mul  | auto    | 1       |
|     add_ln114_fu_343_p2                                                                              | -   |        | add_ln114 | add  | fabric  | 0       |
|     add_ln119_fu_384_p2                                                                              | -   |        | add_ln119 | add  | fabric  | 0       |
|     add_ln121_fu_402_p2                                                                              | -   |        | add_ln121 | add  | fabric  | 0       |
|    + dfm_Pipeline_VITIS_LOOP_114_2 (grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203)                        | 0   |        |           |      |         |         |
|      add_ln114_fu_122_p2                                                                             | -   |        | add_ln114 | add  | fabric  | 0       |
|      add_ln116_fu_132_p2                                                                             | -   |        | add_ln116 | add  | fabric  | 0       |
|   + pu_comp (grp_pu_comp_fu_272)                                                                     | 3   |        |           |      |         |         |
|     add_ln136_fu_114_p2                                                                              | -   |        | add_ln136 | add  | fabric  | 0       |
|     add_ln138_fu_124_p2                                                                              | -   |        | add_ln138 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U93                                                                | 3   |        | mul       | fmul | maxdsp  | 3       |
|   + au_merge (grp_au_merge_fu_281)                                                                   | 20  |        |           |      |         |         |
|    + au_merge_Pipeline_VITIS_LOOP_176_13 (grp_au_merge_Pipeline_VITIS_LOOP_176_13_fu_110)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U100                                                             | 2   |        | add_i3    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U101                                                             | 2   |        | add4_i2   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_12 (grp_au_merge_Pipeline_VITIS_LOOP_157_12_fu_124)            | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U108                                                             | 2   |        | add_i2    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U109                                                             | 2   |        | add2_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_11 (grp_au_merge_Pipeline_VITIS_LOOP_176_11_fu_136)            | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U114                                                             | 2   |        | add_i1    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U115                                                             | 2   |        | add4_i1   | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_176_1 (grp_au_merge_Pipeline_VITIS_LOOP_176_1_fu_150)              | 4   |        |           |      |         |         |
|      add_ln176_fu_126_p2                                                                             | -   |        | add_ln176 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U121                                                             | 2   |        | add_i9    | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U122                                                             | 2   |        | add4_i    | fadd | fulldsp | 6       |
|    + au_merge_Pipeline_VITIS_LOOP_157_1 (grp_au_merge_Pipeline_VITIS_LOOP_157_1_fu_164)              | 4   |        |           |      |         |         |
|      add_ln157_fu_107_p2                                                                             | -   |        | add_ln157 | add  | fabric  | 0       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U128                                                             | 2   |        | add_i     | fadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_7_full_dsp_1_U129                                                             | 2   |        | add2_i    | fadd | fulldsp | 6       |
+------------------------------------------------------------------------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------+------+------+--------+----------+---------+--------+---------+
| Name                                | BRAM | URAM | Pragma | Variable | Storage | Impl   | Latency |
+-------------------------------------+------+------+--------+----------+---------+--------+---------+
| + spmm_hls                          | 200  | 0    |        |          |         |        |         |
|   s_0_fifo_U                        | -    | -    |        | s_0      | fifo    | memory | 0       |
|   s_1_fifo_U                        | -    | -    |        | s_1      | fifo    | memory | 0       |
|   s_2_fifo_U                        | -    | -    |        | s_2      | fifo    | memory | 0       |
|   s_3_fifo_U                        | -    | -    |        | s_3      | fifo    | memory | 0       |
|  + pu_kernel (grp_pu_kernel_fu_230) | 50   | 0    |        |          |         |        |         |
|    streamA_fifo_U                   | 1    | -    |        | streamA  | fifo    | memory | 0       |
|    streamB_fifo_U                   | 1    | -    |        | streamB  | fifo    | memory | 0       |
|    Dbuf_U                           | 16   | -    | yes    | Dbuf     | ram_2p  | bram   | 1       |
|    AU0_U                            | 16   | -    |        | AU0      | ram_s2p | auto   | 1       |
|    AU1_U                            | 16   | -    |        | AU1      | ram_s2p | auto   | 1       |
|  + pu_kernel (grp_pu_kernel_fu_239) | 50   | 0    |        |          |         |        |         |
|    streamA_fifo_U                   | 1    | -    |        | streamA  | fifo    | memory | 0       |
|    streamB_fifo_U                   | 1    | -    |        | streamB  | fifo    | memory | 0       |
|    Dbuf_U                           | 16   | -    | yes    | Dbuf     | ram_2p  | bram   | 1       |
|    AU0_U                            | 16   | -    |        | AU0      | ram_s2p | auto   | 1       |
|    AU1_U                            | 16   | -    |        | AU1      | ram_s2p | auto   | 1       |
|  + pu_kernel (grp_pu_kernel_fu_248) | 50   | 0    |        |          |         |        |         |
|    streamA_fifo_U                   | 1    | -    |        | streamA  | fifo    | memory | 0       |
|    streamB_fifo_U                   | 1    | -    |        | streamB  | fifo    | memory | 0       |
|    Dbuf_U                           | 16   | -    | yes    | Dbuf     | ram_2p  | bram   | 1       |
|    AU0_U                            | 16   | -    |        | AU0      | ram_s2p | auto   | 1       |
|    AU1_U                            | 16   | -    |        | AU1      | ram_s2p | auto   | 1       |
|  + pu_kernel (grp_pu_kernel_fu_257) | 50   | 0    |        |          |         |        |         |
|    streamA_fifo_U                   | 1    | -    |        | streamA  | fifo    | memory | 0       |
|    streamB_fifo_U                   | 1    | -    |        | streamB  | fifo    | memory | 0       |
|    Dbuf_U                           | 16   | -    | yes    | Dbuf     | ram_2p  | bram   | 1       |
|    AU0_U                            | 16   | -    |        | AU0      | ram_s2p | auto   | 1       |
|    AU1_U                            | 16   | -    |        | AU1      | ram_s2p | auto   | 1       |
+-------------------------------------+------+------+--------+----------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+--------+---------+---------------------------------------------------+----------------------------------+
| Type   | Options | Location                                          | Messages                         |
+--------+---------+---------------------------------------------------+----------------------------------+
| inline | on      | src/spmm_device_fpga.cpp:155 in merge_into_one_au | unexpected pragma parameter 'on' |
| inline | on      | src/spmm_device_fpga.cpp:173 in split_into_two_au | unexpected pragma parameter 'on' |
+--------+---------+---------------------------------------------------+----------------------------------+

* Pragmas with Warnings
+----------+---------+-------------------------------------------+---------------------------------------------------+
| Type     | Options | Location                                  | Messages                                          |
+----------+---------+-------------------------------------------+---------------------------------------------------+
| dataflow |         | src/spmm_device_fpga.cpp:265 in pu_kernel | Only for-loops and functions support the dataflow |
|          |         |                                           | Only for-loops and functions support the dataflow |
| dataflow |         | src/spmm_device_fpga.cpp:322 in spmm_hls  | Only for-loops and functions support the dataflow |
|          |         |                                           | Only for-loops and functions support the dataflow |
+----------+---------+-------------------------------------------+---------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------------+-----------------------------------------------------------+
| Type            | Options                                            | Location                                                  |
+-----------------+----------------------------------------------------+-----------------------------------------------------------+
| inline          | off                                                | src/spmm_device_fpga.cpp:34 in set_tile_broadcast         |
| array_partition | variable=seen_y complete dim=1                     | src/spmm_device_fpga.cpp:40 in set_tile_broadcast, seen_y |
| array_partition | variable=seen_v complete dim=1                     | src/spmm_device_fpga.cpp:41 in set_tile_broadcast, seen_v |
| pipeline        | II=1                                               | src/spmm_device_fpga.cpp:50 in set_tile_broadcast         |
| pipeline        | II=1                                               | src/spmm_device_fpga.cpp:58 in set_tile_broadcast         |
| unroll          |                                                    | src/spmm_device_fpga.cpp:70 in set_tile_broadcast         |
| unroll          |                                                    | src/spmm_device_fpga.cpp:95 in set_tile_broadcast         |
| inline          | off                                                | src/spmm_device_fpga.cpp:109 in dfm                       |
| pipeline        | II=1                                               | src/spmm_device_fpga.cpp:112 in dfm                       |
| pipeline        | II = 1                                             | src/spmm_device_fpga.cpp:115 in dfm                       |
| inline          | off                                                | src/spmm_device_fpga.cpp:135 in pu_comp                   |
| pipeline        | II=1                                               | src/spmm_device_fpga.cpp:137 in pu_comp                   |
| inline          | off                                                | src/spmm_device_fpga.cpp:217 in pu_kernel                 |
| bind_storage    | variable=Dbuf type=ram_2p impl=bram                | src/spmm_device_fpga.cpp:220 in pu_kernel, Dbuf           |
| bind_storage    | variable=Obuf type=ram_2p impl=bram                | src/spmm_device_fpga.cpp:224 in pu_kernel, Obuf           |
| pipeline        | II=1                                               | src/spmm_device_fpga.cpp:230 in pu_kernel                 |
| pipeline        | II = 1                                             | src/spmm_device_fpga.cpp:242 in pu_kernel                 |
| stream          | variable=streamA depth=MAX_K                       | src/spmm_device_fpga.cpp:250 in pu_kernel, streamA        |
| stream          | variable=streamB depth=MAX_K                       | src/spmm_device_fpga.cpp:251 in pu_kernel, streamB        |
| pipeline        | II = 1                                             | src/spmm_device_fpga.cpp:257 in pu_kernel                 |
| interface       | m_axi port = row_ptr offset = slave bundle = gmem0 | src/spmm_device_fpga.cpp:293 in spmm_hls                  |
| interface       | m_axi port = col_idx offset = slave bundle = gmem1 | src/spmm_device_fpga.cpp:294 in spmm_hls                  |
| interface       | m_axi port = a_val offset = slave bundle = gmem2   | src/spmm_device_fpga.cpp:295 in spmm_hls                  |
| interface       | m_axi port=B1 offset = slave bundle = gmem3        | src/spmm_device_fpga.cpp:296 in spmm_hls, B1              |
| interface       | m_axi port=B2 offset = slave bundle = gmem4        | src/spmm_device_fpga.cpp:297 in spmm_hls, B2              |
| interface       | m_axi port=B3 offset = slave bundle = gmem5        | src/spmm_device_fpga.cpp:298 in spmm_hls, B3              |
| interface       | m_axi port=B4 offset = slave bundle = gmem6        | src/spmm_device_fpga.cpp:299 in spmm_hls, B4              |
| interface       | m_axi port=C offset = slave bundle = gmem7         | src/spmm_device_fpga.cpp:300 in spmm_hls, C               |
| interface       | s_axilite port=N bundle=control                    | src/spmm_device_fpga.cpp:302 in spmm_hls, N               |
| interface       | s_axilite port=M bundle=control                    | src/spmm_device_fpga.cpp:303 in spmm_hls, M               |
| interface       | s_axilite port=K bundle=control                    | src/spmm_device_fpga.cpp:304 in spmm_hls, K               |
| interface       | s_axilite port=nnz bundle=control                  | src/spmm_device_fpga.cpp:305 in spmm_hls, nnz             |
| interface       | s_axilite port=row_ptr bundle=control              | src/spmm_device_fpga.cpp:306 in spmm_hls, row_ptr         |
| interface       | s_axilite port=col_idx bundle=control              | src/spmm_device_fpga.cpp:307 in spmm_hls, col_idx         |
| interface       | s_axilite port=a_val bundle=control                | src/spmm_device_fpga.cpp:308 in spmm_hls, a_val           |
| interface       | s_axilite port=B1 bundle=control                   | src/spmm_device_fpga.cpp:309 in spmm_hls, B1              |
| interface       | s_axilite port=B2 bundle=control                   | src/spmm_device_fpga.cpp:310 in spmm_hls, B2              |
| interface       | s_axilite port=B3 bundle=control                   | src/spmm_device_fpga.cpp:311 in spmm_hls, B3              |
| interface       | s_axilite port=B4 bundle=control                   | src/spmm_device_fpga.cpp:312 in spmm_hls, B4              |
| interface       | s_axilite port=C bundle=control                    | src/spmm_device_fpga.cpp:313 in spmm_hls, C               |
| interface       | s_axilite port=return bundle=control               | src/spmm_device_fpga.cpp:314 in spmm_hls, return          |
| stream          | variable = s depth = 16                            | src/spmm_device_fpga.cpp:317 in spmm_hls                  |
+-----------------+----------------------------------------------------+-----------------------------------------------------------+


