============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Apr 11 2016  12:20:44 pm
  Module:                 FreqDiv64
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Pin                          Type       Fanout  Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock Fin)                                launch                                 12500 F 
(create_clock_delay_domain_1_Fin_F_0)      ext delay                         +0   12500 F 
Fin                                   (i)  in port          16   0.0   22    +0   12500 F 
g447/A1                                                                      +0   12500   
g447/Q                                     OAI221X3_HV       1   8.9  352  +175   12675 R 
g443/C1                                                                      +0   12675   
g443/Q                                     OAI211X3_HV       1   7.7  130  +131   12806 F 
g442/A                                                                       +0   12806   
g442/Q                                     MUX2X3_HV         1 255.4  774  +891   13697 F 
Fout                                       out port                          +2   13699 F 
(FreqDiv64.sdc_line_13)                    ext delay                      +4000   17699 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Fin)                                capture                                25000 R 
                                           uncertainty                     -100   24900 R 
------------------------------------------------------------------------------------------
Cost Group   : 'Fin' (path_group 'Fin')
Timing slack :    7201ps 
Start-point  : Fin
End-point    : Fout

(i) : Net is ideal.
