,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/vortexgpgpu/skybox.git,2023-10-20 05:38:26+00:00,Vortex Graphics,7,vortexgpgpu/skybox,707533697,Verilog,skybox,341550,39,2024-04-11 16:59:50+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/edabk-hust/edabk_brain_soc.git,2023-10-29 05:11:25+00:00,"A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations.",5,edabk-hust/edabk_brain_soc,711387118,Verilog,edabk_brain_soc,366222,24,2024-04-11 00:21:13+00:00,"['chatgpt', 'chatgpt4', 'efabless', 'openlane', 'snn', 'soc', 'verilog']",https://api.github.com/licenses/apache-2.0
2,https://github.com/maswx/vu13p_corundum.git,2023-10-30 07:44:29+00:00,corundum work on vu13p,6,maswx/vu13p_corundum,711798032,Verilog,vu13p_corundum,126,14,2024-01-10 15:35:24+00:00,[],None
3,https://github.com/Casperqian/RISC-V-32-pipeline-CPU.git,2023-11-07 01:43:09+00:00,32bit CPU design based on 3level pipeline and Harvard architecture.,0,Casperqian/RISC-V-32-pipeline-CPU,715362198,Verilog,RISC-V-32-pipeline-CPU,39,10,2024-04-11 06:31:53+00:00,"['cpu', 'risc-v', 'verilog']",None
4,https://github.com/splinedrive/KianV_rv32ia_uLinux_SoC.git,2023-10-21 19:42:05+00:00,,2,splinedrive/KianV_rv32ia_uLinux_SoC,708189378,Verilog,KianV_rv32ia_uLinux_SoC,618,9,2024-03-23 22:26:04+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/asimkhan8107/AXI-Stream.git,2023-10-26 17:39:42+00:00,RTL Design of AXI Stream Protocol using Verilog,0,asimkhan8107/AXI-Stream,710440734,Verilog,AXI-Stream,3,5,2024-04-10 16:39:29+00:00,[],None
6,https://github.com/jon011235/MARVIN.git,2023-10-24 20:37:26+00:00,MARVIN stands for,0,jon011235/MARVIN,709511819,Verilog,MARVIN,95,4,2023-11-02 10:31:12+00:00,"['mpu', 'verilog', 'own-computer']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/emilgoh/pwm-caravel.git,2023-10-31 13:13:03+00:00,Three Phase PWM with Dead Time,0,emilgoh/pwm-caravel,712432388,Verilog,pwm-caravel,38472,3,2023-12-23 15:22:50+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/rh-codes-lab/DISL.git,2023-10-23 14:52:41+00:00,,0,rh-codes-lab/DISL,708870450,Verilog,DISL,2627,3,2023-10-27 18:38:05+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/JamesTimothyMeech/RNG.git,2023-10-28 19:34:28+00:00,,0,JamesTimothyMeech/RNG,711290922,Verilog,RNG,16978,3,2024-03-29 17:16:28+00:00,[],https://api.github.com/licenses/apache-2.0
10,https://github.com/Quizas605/ACOB-Analog-Circuit-Optimization-Benchmark.git,2023-10-26 03:19:35+00:00,,0,Quizas605/ACOB-Analog-Circuit-Optimization-Benchmark,710108565,Verilog,ACOB-Analog-Circuit-Optimization-Benchmark,217,3,2024-02-27 03:38:49+00:00,[],None
11,https://github.com/lgziyan/Modelsim_Tcl_Simulation.git,2023-11-04 13:07:09+00:00,ModelSim的TCL脚本仿真流程,0,lgziyan/Modelsim_Tcl_Simulation,714282978,Verilog,Modelsim_Tcl_Simulation,2078,3,2023-12-19 15:47:10+00:00,[],None
12,https://github.com/dngvmnh/Cryptography.git,2023-10-25 15:14:22+00:00,,0,dngvmnh/Cryptography,709877379,Verilog,Cryptography,413977,3,2024-03-04 03:48:18+00:00,[],None
13,https://github.com/openXC7/primitive-tests.git,2023-10-30 01:05:20+00:00,Test designs for various primitives supported by openXC7,1,openXC7/primitive-tests,711684528,Verilog,primitive-tests,1387,3,2024-02-22 07:05:23+00:00,[],https://api.github.com/licenses/bsd-3-clause
14,https://github.com/haihaunguyen/Stupid_RISCV.git,2023-11-07 18:08:39+00:00,Don't use it,0,haihaunguyen/Stupid_RISCV,715731429,Verilog,Stupid_RISCV,6,2,2023-11-10 15:47:09+00:00,[],None
15,https://github.com/c3df321a/QUT-digital-logic.git,2023-11-07 03:57:44+00:00,,0,c3df321a/QUT-digital-logic,715398294,Verilog,QUT-digital-logic,4044,2,2024-01-21 01:43:42+00:00,[],None
16,https://github.com/Dark-be/2023_FPGA_MES50HP.git,2023-10-27 19:08:32+00:00,MES50HP游戏机,0,Dark-be/2023_FPGA_MES50HP,710936506,Verilog,2023_FPGA_MES50HP,19039,2,2024-03-12 08:08:49+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/zephray/vb-gfmpw1.git,2023-10-29 20:35:11+00:00,VerilogBoy tapeout for GFMPW1 shuttle,0,zephray/vb-gfmpw1,711626125,Verilog,vb-gfmpw1,74284,2,2024-02-27 20:00:34+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/suriyasaiyan/multiCycleRISCV32I.git,2023-10-31 13:19:40+00:00,,1,suriyasaiyan/multiCycleRISCV32I,712435309,Verilog,multiCycleRISCV32I,71,2,2023-12-14 20:31:29+00:00,[],None
19,https://github.com/ReaperWLLLLL/Fundamental_Electronics_Experiments.git,2023-10-24 06:17:22+00:00,电子技术基础实验的代码备份,0,ReaperWLLLLL/Fundamental_Electronics_Experiments,709156522,Verilog,Fundamental_Electronics_Experiments,178399,2,2023-12-24 05:08:10+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/alwyn-t/Retro-Graphics-and-Games-on-De1-SoC-FPGA.git,2023-11-07 04:13:11+00:00,"Simulating retro style games using unique hardware architecture on the De1-SoC FPGA board. Details PS2 protocol, ROM memory blocks, sprite systems, physics engines, SVGA protocol, double video buffering and SDRAM protocol.",0,alwyn-t/Retro-Graphics-and-Games-on-De1-SoC-FPGA,715402262,Verilog,Retro-Graphics-and-Games-on-De1-SoC-FPGA,46406,2,2024-01-11 16:21:46+00:00,[],None
21,https://github.com/os-fpga/Validation.git,2023-11-07 18:37:06+00:00,Raptor Validation - New clean version of Compiler_Validation repo,10,os-fpga/Validation,715742501,Verilog,Validation,91468,2,2024-02-11 06:21:06+00:00,['sw'],
22,https://github.com/stepbystepcode/VivadoFinal.git,2023-11-05 03:04:31+00:00,Course Design,0,stepbystepcode/VivadoFinal,714500724,,VivadoFinal,0,2,2024-02-25 09:14:17+00:00,[],None
23,https://github.com/wangyuxiao2000/uart.git,2023-10-27 14:50:04+00:00,UART with the AXIS interface.（Verilog）,0,wangyuxiao2000/uart,710842086,Verilog,uart,2310,2,2023-11-04 10:47:24+00:00,[],None
24,https://github.com/Bromine035/SOC-lab.git,2023-10-22 22:06:42+00:00,System on Chip,0,Bromine035/SOC-lab,708552635,Verilog,SOC-lab,7741,2,2024-02-18 15:20:33+00:00,[],None
25,https://github.com/ANSHVIVEKMALHOTRA/Miniproject-HEATWATCH.git,2023-10-24 09:03:25+00:00,HEATWATCH(Temperature monitoring system)-[Digital and System Designs],1,ANSHVIVEKMALHOTRA/Miniproject-HEATWATCH,709215586,Verilog,Miniproject-HEATWATCH,40988,2,2024-02-19 07:06:38+00:00,"['logism', 'miniproject', 'nitk-surathkal', 'temperature', 'temperature-monitoring', 'temperature-sensor', 'verilog', 'verilog-hdl', 'verilog-project', 'heatwatch', 'readme', 'hardware']",None
26,https://github.com/Qglddd111/eyeriss.git,2023-10-26 13:56:52+00:00,脉动阵列实现矩阵卷积操作,0,Qglddd111/eyeriss,710340585,Verilog,eyeriss,5283,2,2024-02-13 14:28:50+00:00,[],None
27,https://github.com/soulblast/Tetris_EE2026_.git,2023-10-22 09:43:18+00:00,ee2026_project,0,soulblast/Tetris_EE2026_,708347493,Verilog,Tetris_EE2026_,117426,2,2024-04-02 17:40:40+00:00,[],None
28,https://github.com/Lasya-G/RISC-V_FLOATPOINT.git,2023-11-05 12:38:09+00:00,This is made as a part of RISC-V Hackathon on the Topic FLOATING POINT which includes designing the square root and parameterized matrix multiplication on the Single precision float point inputs.,0,Lasya-G/RISC-V_FLOATPOINT,714626648,Verilog,RISC-V_FLOATPOINT,12,2,2024-04-12 06:10:13+00:00,[],None
29,https://github.com/fluctlight001/Nova164A_RV_I.git,2023-11-06 07:06:34+00:00,,0,fluctlight001/Nova164A_RV_I,714945279,Verilog,Nova164A_RV_I,28,2,2023-11-08 03:54:20+00:00,[],None
30,https://github.com/TX-Leo/Hamming-FSK-PCM.git,2023-11-06 09:44:30+00:00,通信原理实验,1,TX-Leo/Hamming-FSK-PCM,715006142,Verilog,Hamming-FSK-PCM,3842,2,2024-04-09 13:33:06+00:00,[],None
31,https://github.com/s095339/SOC_lab_caravel_fir.git,2023-10-29 15:06:33+00:00,SOC lab4-2,1,s095339/SOC_lab_caravel_fir,711534137,Verilog,SOC_lab_caravel_fir,14756,1,2023-11-08 03:55:20+00:00,[],None
32,https://github.com/wangyuxiao2000/interleaver.git,2023-10-26 11:07:16+00:00,Block interleaver for digital communication.（Verilog）,0,wangyuxiao2000/interleaver,710269303,Verilog,interleaver,2762,1,2023-11-04 10:46:34+00:00,[],None
33,https://github.com/VyoJ/DDCO_MiniProject.git,2023-11-02 01:28:28+00:00,Constructing a working 16-bit ALU as Mini-Project of Digital Design and Computer Organisation in 3rd sem,0,VyoJ/DDCO_MiniProject,713169853,Verilog,DDCO_MiniProject,19,1,2024-01-20 07:15:47+00:00,[],None
34,https://github.com/SungChul-CHA/Uart_Verilog.git,2023-10-29 02:57:10+00:00,,0,SungChul-CHA/Uart_Verilog,711365020,Verilog,Uart_Verilog,228841,1,2024-03-29 07:39:33+00:00,[],None
35,https://github.com/Ahmed-Waseem77/riscv_cpus.git,2023-11-04 19:48:15+00:00,A collection of different implementations / sets of riscv architecture cpus in verilog,0,Ahmed-Waseem77/riscv_cpus,714401136,Verilog,riscv_cpus,2620,1,2024-03-27 20:59:32+00:00,[],https://api.github.com/licenses/gpl-2.0
36,https://github.com/tusharshenoy/RTL-Day-30-4-BIT-Binary-Code-Converter.git,2023-10-22 06:00:08+00:00,,0,tusharshenoy/RTL-Day-30-4-BIT-Binary-Code-Converter,708298283,Verilog,RTL-Day-30-4-BIT-Binary-Code-Converter,13,1,2023-10-24 09:27:10+00:00,[],None
37,https://github.com/neel2571/Image-Processing-and-Communication-Protocols-in-Verilog.git,2023-10-21 10:38:03+00:00,,0,neel2571/Image-Processing-and-Communication-Protocols-in-Verilog,708038165,Verilog,Image-Processing-and-Communication-Protocols-in-Verilog,104,1,2023-10-21 11:09:45+00:00,[],None
38,https://github.com/DyllonDunton1/riscv-pipeline.git,2023-10-21 14:08:43+00:00,5 stage pipeline ,0,DyllonDunton1/riscv-pipeline,708095197,Verilog,riscv-pipeline,97,1,2023-12-06 03:14:42+00:00,[],None
39,https://github.com/crolfes/airisc_gfmpw.git,2023-11-05 15:52:11+00:00,,0,crolfes/airisc_gfmpw,714691580,Verilog,airisc_gfmpw,83659,1,2023-11-05 16:30:51+00:00,[],https://api.github.com/licenses/apache-2.0
40,https://github.com/VoltsBD/IMPROVEDRISCARM.git,2023-10-31 13:31:54+00:00,This contains an ARM Like Processor Implementation bare enough to let students work on its IP Improvement,0,VoltsBD/IMPROVEDRISCARM,712441016,Verilog,IMPROVEDRISCARM,344,1,2023-12-12 00:18:31+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/PramodAlamuri/Improved-approximate-multiplier-architecture-for-image-processing-and-neural-network-applications.git,2023-10-28 13:45:24+00:00,,0,PramodAlamuri/Improved-approximate-multiplier-architecture-for-image-processing-and-neural-network-applications,711192751,Verilog,Improved-approximate-multiplier-architecture-for-image-processing-and-neural-network-applications,26,1,2023-12-12 13:44:03+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/cp024s/1x3-Router.git,2023-10-26 17:31:13+00:00,An efficient 1x3 Router design,0,cp024s/1x3-Router,710437306,Verilog,1x3-Router,2249,1,2024-02-01 07:54:32+00:00,[],https://api.github.com/licenses/cc0-1.0
43,https://github.com/pitchaya/sony_sublvds_parser.git,2023-10-25 07:56:29+00:00,"This is my Sony sublvds parser, use at your risk",1,pitchaya/sony_sublvds_parser,709692970,Verilog,sony_sublvds_parser,10,1,2024-01-01 04:14:35+00:00,[],None
44,https://github.com/jm-marqueti/vvc_transforms_ECL.git,2023-10-30 19:57:38+00:00,DCT2 Transform Multiplierless Architectures,0,jm-marqueti/vvc_transforms_ECL,712105862,Verilog,vvc_transforms_ECL,149,1,2024-03-13 18:18:21+00:00,[],None
45,https://github.com/Butewbr/fourbitsadderhdl.git,2023-10-30 16:13:56+00:00,,0,Butewbr/fourbitsadderhdl,712015209,Verilog,fourbitsadderhdl,135,1,2023-10-30 16:17:17+00:00,[],None
46,https://github.com/Poulami2515/Single_Master_Single_Slave_SPI_Design.git,2023-10-21 13:03:55+00:00,,0,Poulami2515/Single_Master_Single_Slave_SPI_Design,708076346,Verilog,Single_Master_Single_Slave_SPI_Design,303,1,2023-10-22 08:16:33+00:00,[],None
47,https://github.com/04ac/Sem-3-DSD-Lab.git,2023-11-02 06:40:02+00:00,This Repository contains my code for the Digital System Design (DSD) lab during my 3rd Semester of B.Tech.,0,04ac/Sem-3-DSD-Lab,713257275,Verilog,Sem-3-DSD-Lab,2405,1,2023-11-02 06:54:55+00:00,"['verilog', 'verilog-hdl', 'icarus-verilog', 'iverilog']",None
48,https://github.com/LearnFpgaEasily/Solving-Sudoku-with-SymbiYosys.git,2023-10-31 08:13:53+00:00,I repurposed SymbiYosys for fun to solve a Sudoku,0,LearnFpgaEasily/Solving-Sudoku-with-SymbiYosys,712313417,Verilog,Solving-Sudoku-with-SymbiYosys,4,1,2023-11-23 15:22:06+00:00,[],None
49,https://github.com/The-OpenROAD-Project/asap7_sram_0p0.git,2023-11-02 05:22:28+00:00,,0,The-OpenROAD-Project/asap7_sram_0p0,713234365,Verilog,asap7_sram_0p0,2624,1,2024-02-01 07:44:49+00:00,[],https://api.github.com/licenses/bsd-3-clause
50,https://github.com/kazuokada/tangnano20k.git,2023-10-23 14:26:12+00:00,,0,kazuokada/tangnano20k,708857976,Verilog,tangnano20k,77,1,2024-04-07 05:16:27+00:00,[],None
51,https://github.com/ZheChen-Bill/SoC_Design_Lab4_1.git,2023-10-29 08:11:54+00:00,,0,ZheChen-Bill/SoC_Design_Lab4_1,711423065,Verilog,SoC_Design_Lab4_1,13710,1,2023-11-11 08:48:44+00:00,[],None
52,https://github.com/AyaseErii/Junk_breaker.git,2023-10-22 15:21:59+00:00,Final project,0,AyaseErii/Junk_breaker,708442240,Verilog,Junk_breaker,5628,1,2023-10-22 20:37:27+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/helium729/ravel.git,2023-10-25 02:34:07+00:00,A bunch of accelerators for FPGAs,0,helium729/ravel,709600186,Verilog,ravel,7,1,2023-10-25 03:29:15+00:00,[],https://api.github.com/licenses/mpl-2.0
54,https://github.com/Fatemehgolshan/ARINC429.git,2023-11-07 03:41:24+00:00,"""Development of a digital information transfer system for ARINC 429, a standard used in avionics data buses, involving FPGA-based receiver and transmitter simulations with serial communication capabilities and hardware verification.""",0,Fatemehgolshan/ARINC429,715394044,Verilog,ARINC429,22,1,2023-12-22 02:06:32+00:00,[],None
55,https://github.com/InputBlackBoxOutput/Byte-Computer.git,2023-11-01 01:42:11+00:00,ASIC design for an minimalist 8 bit computer ,0,InputBlackBoxOutput/Byte-Computer,712691039,Verilog,Byte-Computer,615,1,2023-12-19 12:09:01+00:00,[],https://api.github.com/licenses/apache-2.0
56,https://github.com/CoreRasurae/Apple2e_SDRAM_tester_TangNano20K.git,2023-11-05 22:09:40+00:00,Apple2E SDRAM controller tester for the Tang Nano 20K,0,CoreRasurae/Apple2e_SDRAM_tester_TangNano20K,714815835,Verilog,Apple2e_SDRAM_tester_TangNano20K,105,1,2023-12-29 06:52:05+00:00,[],None
57,https://github.com/MihailoCode/neural_network.git,2023-11-01 07:51:02+00:00,Hardware neural network designed for Tiny Tapeout 5,1,MihailoCode/neural_network,712792314,Verilog,neural_network,50,1,2024-03-26 15:12:34+00:00,[],https://api.github.com/licenses/apache-2.0
58,https://github.com/yassinelkashef/UVM-Verification-of-AXI4-Lite-Interface-.git,2023-10-24 18:21:46+00:00,UVM Verification of AXI4-Lite Interface ,2,yassinelkashef/UVM-Verification-of-AXI4-Lite-Interface-,709443526,Verilog,UVM-Verification-of-AXI4-Lite-Interface-,33,1,2023-11-14 06:22:17+00:00,[],None
59,https://github.com/Drashti268/RAM.git,2023-10-23 06:53:02+00:00,,0,Drashti268/RAM,708676435,Verilog,RAM,4,1,2023-11-14 17:27:44+00:00,[],None
60,https://github.com/lx071/caravel_usb1_project.git,2023-10-22 02:25:46+00:00,,1,lx071/caravel_usb1_project,708260449,Verilog,caravel_usb1_project,219710,1,2023-11-18 19:52:06+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/VALO64/FPGA_ADC_V1.git,2023-10-26 23:07:26+00:00,ADC con pmod,0,VALO64/FPGA_ADC_V1,710541300,Verilog,FPGA_ADC_V1,3232,1,2023-10-31 01:23:57+00:00,[],None
62,https://github.com/nehranarendra/HAMMING-CODE.git,2023-11-06 18:52:12+00:00,,0,nehranarendra/HAMMING-CODE,715244172,Verilog,HAMMING-CODE,591,1,2023-11-21 14:08:07+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/ajsfdlk/RV32I-CPU.git,2023-10-20 06:47:14+00:00,A CPU project based on verilog language,0,ajsfdlk/RV32I-CPU,707554308,Verilog,RV32I-CPU,541,1,2023-12-10 21:09:04+00:00,[],None
64,https://github.com/kthkhanhtrinh/2D_Convolution.git,2023-11-04 03:50:26+00:00,,0,kthkhanhtrinh/2D_Convolution,714150334,Verilog,2D_Convolution,20,1,2024-01-16 01:57:54+00:00,[],None
65,https://github.com/Carl7yan/bt_timer.git,2023-11-01 11:57:53+00:00,apb-timer verification based on UVM,0,Carl7yan/bt_timer,712882816,Verilog,bt_timer,78,1,2023-11-06 07:28:40+00:00,[],None
66,https://github.com/unic-cass/IC1-CASS-2023.git,2023-10-28 22:09:16+00:00,IC1-CASS Digital,1,unic-cass/IC1-CASS-2023,711322303,Verilog,IC1-CASS-2023,458312,1,2023-12-30 03:31:15+00:00,[],https://api.github.com/licenses/apache-2.0
67,https://github.com/HaoderO/Common-Modules-in-Digital-IC.git,2023-10-20 09:23:29+00:00,数字芯片设计中一些常用的模块电路。,0,HaoderO/Common-Modules-in-Digital-IC,707613481,Verilog,Common-Modules-in-Digital-IC,318,1,2024-01-30 03:39:35+00:00,[],None
68,https://github.com/MaYangle/DDS-circuit-for-generating-various-modulation-dividers..git,2023-11-03 23:03:59+00:00,"Utilized MATLAB to create waveform data for DDS circuit, including signal generation, and integrated it into Quartus software for MIF file generation. Developed Verilog modules for signal processing, including ASK and FSK modulation techniques.",0,MaYangle/DDS-circuit-for-generating-various-modulation-dividers.,714097304,Verilog,DDS-circuit-for-generating-various-modulation-dividers.,276,1,2024-02-19 10:26:50+00:00,[],None
69,https://github.com/rishabh4749/MIPS32.git,2023-11-04 05:03:28+00:00,RISC Implementation of MIPS32 Processor in Verilog,0,rishabh4749/MIPS32,714164402,Verilog,MIPS32,812,1,2024-01-21 09:57:41+00:00,[],None
70,https://github.com/merledu/wenquxing22A.git,2023-10-25 11:23:52+00:00,Clone of wangjie1450/Wenquxing22A modified for research purpose,0,merledu/wenquxing22A,709773549,Verilog,wenquxing22A,70871,1,2023-10-25 19:30:34+00:00,[],
71,https://github.com/Drashti268/ROM.git,2023-10-23 06:55:59+00:00,,0,Drashti268/ROM,708677379,Verilog,ROM,1,1,2023-11-14 17:27:41+00:00,[],None
72,https://github.com/Mahendrapatil2256/Transmitter_Buffer.git,2023-10-26 11:30:46+00:00,,0,Mahendrapatil2256/Transmitter_Buffer,710278311,Verilog,Transmitter_Buffer,9,1,2023-10-27 04:46:03+00:00,[],None
73,https://github.com/long385552/SoC_Lab3.git,2023-10-25 04:09:11+00:00,,0,long385552/SoC_Lab3,709622875,Verilog,SoC_Lab3,1350,1,2023-12-16 10:10:57+00:00,[],None
74,https://github.com/BAO-Rongxin/AES128-Encryption-and-Decrytion-in-Verilog.git,2023-10-25 08:17:13+00:00,This repository contains both AES128 encryption and decryption building blocks.,0,BAO-Rongxin/AES128-Encryption-and-Decrytion-in-Verilog,709701072,Verilog,AES128-Encryption-and-Decrytion-in-Verilog,28412,1,2023-10-30 03:49:33+00:00,[],None
75,https://github.com/TheWayForward/Simple-RISC-CPU.git,2023-10-22 02:32:09+00:00," A simple single-cycle RISC CPU with 8 opcodes (HLT, SKZ, ADD, AND, XOR, LDA, STO, JMP)) based on Verilog HDL.",0,TheWayForward/Simple-RISC-CPU,708261490,Verilog,Simple-RISC-CPU,8,1,2023-12-24 06:47:57+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/AvalonSemiconductors/gfmpw1-multi.git,2023-11-03 08:56:04+00:00,Multi-project submission to GFMPW-1,0,AvalonSemiconductors/gfmpw1-multi,713796454,Verilog,gfmpw1-multi,1552323,1,2023-11-06 07:50:33+00:00,[],https://api.github.com/licenses/apache-2.0
77,https://github.com/harwHarw03/adaptive-filter-verilog.git,2023-10-26 17:11:50+00:00,LMS Adaptive Filter implementation using Vedic Multiplication and Manchester Carry Chain ADder,0,harwHarw03/adaptive-filter-verilog,710429659,Verilog,adaptive-filter-verilog,417,1,2023-11-09 18:44:33+00:00,"['fpga', 'verilog', 'yosys']",None
78,https://github.com/jmadden173/tt05-delta-modulation.git,2023-10-31 22:28:11+00:00,Delta Modulation for Spiking Neural Networks (SNN) based on snnTorch's implementation,0,jmadden173/tt05-delta-modulation,712646816,Verilog,tt05-delta-modulation,41,1,2023-12-25 13:58:03+00:00,[],https://api.github.com/licenses/apache-2.0
79,https://github.com/liuchao6355/HDLBits.git,2023-10-21 09:41:01+00:00,,0,liuchao6355/HDLBits,708023591,Verilog,HDLBits,8,1,2024-03-05 14:04:06+00:00,[],None
80,https://github.com/tommythorn/no-time-for-squares.git,2023-11-01 21:46:48+00:00,VGA Clock Design For Tiny Tapeout 05,0,tommythorn/no-time-for-squares,713116442,Verilog,no-time-for-squares,92,1,2024-04-10 20:42:28+00:00,"['beam-racer', 'triangle-render']",https://api.github.com/licenses/apache-2.0
81,https://github.com/mountains-high/tt05-mountains-high-if.git,2023-11-02 04:15:34+00:00,,0,mountains-high/tt05-mountains-high-if,713216466,Verilog,tt05-mountains-high-if,844,1,2023-11-12 06:47:10+00:00,[],https://api.github.com/licenses/apache-2.0
82,https://github.com/yassinelkashef/Low_Power_Multi-Clock_Configurable_Processing-System.git,2023-10-25 14:12:50+00:00,Low_Power_Multi-Clock_Configurable_Processing-System,0,yassinelkashef/Low_Power_Multi-Clock_Configurable_Processing-System,709847779,Verilog,Low_Power_Multi-Clock_Configurable_Processing-System,31,1,2023-10-25 18:35:35+00:00,[],None
83,https://github.com/s095339/SOC_lab_exmem_fir.git,2023-10-29 05:46:22+00:00,SOC lab4-1,1,s095339/SOC_lab_exmem_fir,711393261,Verilog,SOC_lab_exmem_fir,13210,1,2023-10-30 07:08:03+00:00,[],None
84,https://github.com/rosieyxl/dance-away.git,2023-11-06 15:27:24+00:00,"A version of the classic arcade game, Dance Dance Revolution, built using Verilog on the DE1-SoC board.",0,rosieyxl/dance-away,715154193,Verilog,dance-away,32526,1,2024-04-08 16:07:51+00:00,[],None
85,https://github.com/gatecat/mister_nes_gfmpw1.git,2023-11-01 14:22:57+00:00,,0,gatecat/mister_nes_gfmpw1,712943522,Verilog,mister_nes_gfmpw1,82577,1,2023-11-02 04:01:09+00:00,[],https://api.github.com/licenses/apache-2.0
86,https://github.com/theOriginalFelto/VLSI_domaci_22_23.git,2023-10-20 17:35:17+00:00,Implementacija i testiranje PS/2 modula u jezicima Verilog i SystemVerilog,0,theOriginalFelto/VLSI_domaci_22_23,707802644,Verilog,VLSI_domaci_22_23,18,1,2023-10-20 19:42:09+00:00,[],None
87,https://github.com/csinha134/iverilog-embed-sys.git,2023-11-06 06:06:09+00:00,,0,csinha134/iverilog-embed-sys,714926602,Verilog,iverilog-embed-sys,2933,1,2023-11-07 04:16:37+00:00,[],None
88,https://github.com/hjzts/BUAA_CO.git,2023-10-27 09:09:21+00:00,我在buaa的co,0,hjzts/BUAA_CO,710706797,Verilog,BUAA_CO,142,1,2024-01-17 03:12:05+00:00,[],None
89,https://github.com/AllenHeartcore/ECE411_UIUC23fa.git,2023-11-02 12:01:59+00:00,"Ziyuan Chen, ECE411 @ UIUC 23FA",0,AllenHeartcore/ECE411_UIUC23fa,713379483,Verilog,ECE411_UIUC23fa,16968,1,2024-04-01 05:24:00+00:00,"['ece', 'ece411', 'risc-v', 'riscv', 'rv32i', 'systemverilog', 'uiuc', 'cache', 'pipeline']",https://api.github.com/licenses/gpl-3.0
90,https://github.com/tsheaves/tiny_tapeout_tdc.git,2023-10-31 18:59:03+00:00,,0,tsheaves/tiny_tapeout_tdc,712584135,Verilog,tiny_tapeout_tdc,27,1,2024-04-09 12:26:18+00:00,[],https://api.github.com/licenses/apache-2.0
91,https://github.com/Ikarthikmb/ai_solar_panel_monitor.git,2023-10-29 00:35:58+00:00,AI generated Verilog RTL design for Solar Panel monitor,0,Ikarthikmb/ai_solar_panel_monitor,711343703,Verilog,ai_solar_panel_monitor,53939,1,2023-11-06 02:33:09+00:00,[],https://api.github.com/licenses/apache-2.0
92,https://github.com/DiscreteVic/AnaloguePocketDev.git,2023-10-30 18:29:09+00:00,Repository for Development over Analogue Pocket,0,DiscreteVic/AnaloguePocketDev,712072747,Verilog,AnaloguePocketDev,19942,1,2023-12-13 00:04:04+00:00,[],None
93,https://github.com/IsmGB/final-project-tfm.git,2023-10-25 12:03:05+00:00,,0,IsmGB/final-project-tfm,709789145,Verilog,final-project-tfm,238263,1,2024-01-15 10:32:11+00:00,[],None
94,https://github.com/afreshnock/Maze.git,2023-10-20 16:38:46+00:00,Final Project for ECE 643,0,afreshnock/Maze,707782136,Verilog,Maze,299632,1,2023-10-25 17:27:22+00:00,[],None
95,https://github.com/Shashankp122003/Single_cycle_RISC_V_Cadence.git,2023-10-29 09:38:07+00:00,,0,Shashankp122003/Single_cycle_RISC_V_Cadence,711443144,Verilog,Single_cycle_RISC_V_Cadence,969,1,2023-11-18 06:20:56+00:00,[],None
96,https://github.com/Uttungauttunga/laundromat.git,2023-10-20 04:39:20+00:00,THE PROJECT GIVEN IN SEM-5 UNDER DIGITAL SYSTEM DESIGN COURSE,0,Uttungauttunga/laundromat,707518959,Verilog,laundromat,1715,1,2023-11-10 03:17:37+00:00,[],None
97,https://github.com/Joao-Pedro-Cabral/PoliRISC-V.git,2023-10-22 23:14:48+00:00,,0,Joao-Pedro-Cabral/PoliRISC-V,708565416,Verilog,PoliRISC-V,11902,1,2023-10-23 19:40:35+00:00,[],None
98,https://github.com/birdybro/rgb_conv_verilog.git,2023-10-31 16:09:43+00:00,different rgb colorspace conversion techniques from rgb_xxx to rgb_888,0,birdybro/rgb_conv_verilog,712515626,Verilog,rgb_conv_verilog,20,1,2024-03-06 02:53:38+00:00,[],https://api.github.com/licenses/mit
99,https://github.com/davidparent/8-bit-QIF-.git,2023-11-03 23:51:33+00:00,8-bit QIF crated wit the help of chat gpt.,0,davidparent/8-bit-QIF-,714106305,Verilog,8-bit-QIF-,66,1,2023-11-23 18:45:40+00:00,[],https://api.github.com/licenses/apache-2.0
100,https://github.com/rohitmanohar2108/DDS-Mini-Project-23-24-The-Chess-Clock.git,2023-10-24 15:04:42+00:00,A digital clock designed for chess games. It mainly consists of two timers which cannot count at the same time. The source clock is alternatively transmitted between the two down counters using a switcher.,0,rohitmanohar2108/DDS-Mini-Project-23-24-The-Chess-Clock,709361704,Verilog,DDS-Mini-Project-23-24-The-Chess-Clock,37355,1,2023-11-21 04:40:05+00:00,[],None
101,https://github.com/soha-kd/MIPS-Pipelined-Processor.git,2023-10-20 22:34:15+00:00,,0,soha-kd/MIPS-Pipelined-Processor,707887514,Verilog,MIPS-Pipelined-Processor,320,1,2024-03-10 21:49:36+00:00,[],None
102,https://github.com/mvirkkunen/ice40-term.git,2023-10-22 19:34:35+00:00,VGA dumb terminal,0,mvirkkunen/ice40-term,708516765,Verilog,ice40-term,37,1,2023-10-23 05:54:52+00:00,[],None
103,https://github.com/MohamedSamy59/-16-bit_ALU.git,2023-10-21 14:00:52+00:00,,0,MohamedSamy59/-16-bit_ALU,708092770,Verilog,-16-bit_ALU,8,1,2023-10-21 20:53:52+00:00,[],None
104,https://github.com/SakirHussain/Alarm-Clock.git,2023-10-26 10:17:42+00:00,,0,SakirHussain/Alarm-Clock,710249890,Verilog,Alarm-Clock,17429,1,2023-10-26 11:36:29+00:00,[],None
105,https://github.com/st256-ai/pulse-propagation-time-meter.git,2023-10-29 12:06:21+00:00,,0,st256-ai/pulse-propagation-time-meter,711482157,Verilog,pulse-propagation-time-meter,15,1,2023-11-01 21:43:02+00:00,[],None
106,https://github.com/soha-kd/MIPS-Single-Cycle-Processor.git,2023-10-20 22:28:28+00:00,,0,soha-kd/MIPS-Single-Cycle-Processor,707886351,Verilog,MIPS-Single-Cycle-Processor,4,1,2024-03-10 21:49:36+00:00,[],None
107,https://github.com/tasnia359/arm32-cpu-verilog.git,2023-10-30 09:58:14+00:00,,1,tasnia359/arm32-cpu-verilog,711852186,Verilog,arm32-cpu-verilog,367,0,2023-10-30 10:07:00+00:00,[],None
108,https://github.com/william881106/HDLBits_training.git,2023-10-28 15:16:46+00:00,Just a record about my training process in HDLBits,0,william881106/HDLBits_training,711220581,Verilog,HDLBits_training,923,0,2023-10-28 15:21:33+00:00,[],None
109,https://github.com/sprsr/FPGA.git,2023-11-04 23:08:01+00:00,,0,sprsr/FPGA,714462349,Verilog,FPGA,0,0,2023-11-04 23:08:54+00:00,[],None
110,https://github.com/vjkr/SiliconCompilerEFY.git,2023-10-20 09:23:34+00:00,,0,vjkr/SiliconCompilerEFY,707613518,Verilog,SiliconCompilerEFY,2,0,2023-10-20 09:29:37+00:00,[],None
111,https://github.com/ziky0827/learn_verilog.git,2023-10-25 06:47:36+00:00,,0,ziky0827/learn_verilog,709667333,Verilog,learn_verilog,192,0,2023-10-25 06:48:59+00:00,[],None
112,https://github.com/mohamedelsayed14/RISC-V-Phase-2-_Cache-Controller.git,2023-10-22 09:03:58+00:00,,0,mohamedelsayed14/RISC-V-Phase-2-_Cache-Controller,708338158,Verilog,RISC-V-Phase-2-_Cache-Controller,2104,0,2023-10-22 09:18:23+00:00,[],None
113,https://github.com/WilferCiro/blog-mips32bits.git,2023-10-28 20:43:31+00:00,,0,WilferCiro/blog-mips32bits,711305932,Verilog,blog-mips32bits,12,0,2023-10-28 20:43:53+00:00,[],None
114,https://github.com/jaehyukk/Finger_Counting_Converter.git,2023-10-29 11:15:21+00:00,,0,jaehyukk/Finger_Counting_Converter,711469280,Verilog,Finger_Counting_Converter,691,0,2023-10-29 13:31:38+00:00,[],None
115,https://github.com/stephen-kao/course-lab_3.git,2023-10-23 13:59:52+00:00,,0,stephen-kao/course-lab_3,708844909,Verilog,course-lab_3,2045,0,2023-10-23 15:15:11+00:00,[],None
116,https://github.com/suxijie/uart.git,2023-10-24 07:20:53+00:00,,0,suxijie/uart,709177067,Verilog,uart,2,0,2023-10-24 08:11:33+00:00,[],None
117,https://github.com/Peggyliao/FIR.git,2023-10-22 15:57:56+00:00,,0,Peggyliao/FIR,708453123,Verilog,FIR,4,0,2023-10-22 16:46:43+00:00,[],None
118,https://github.com/kbashus/Bashus_ECE128_Lab7.git,2023-10-29 22:31:15+00:00,,0,kbashus/Bashus_ECE128_Lab7,711650895,Verilog,Bashus_ECE128_Lab7,17,0,2023-10-30 23:27:20+00:00,[],None
119,https://github.com/keerthankopp/riscv-dobby-soc.git,2023-10-26 09:26:40+00:00, Dobby: an HPSN RISC-V 32IMC SoC,0,keerthankopp/riscv-dobby-soc,710229530,Verilog,riscv-dobby-soc,3290,0,2023-10-26 09:44:06+00:00,[],None
120,https://github.com/Aquiles2001/TP1_Arquitectira_de_computadoras.git,2023-10-28 03:52:23+00:00,,0,Aquiles2001/TP1_Arquitectira_de_computadoras,711045260,Verilog,TP1_Arquitectira_de_computadoras,2,0,2023-10-28 04:01:19+00:00,[],None
121,https://github.com/omareqbal/RISC-Processor.git,2023-10-30 15:35:30+00:00,,0,omareqbal/RISC-Processor,711997932,Verilog,RISC-Processor,7,0,2023-10-30 15:43:22+00:00,[],None
122,https://github.com/rejunity/tt05-lif-neuron.git,2023-10-31 13:25:51+00:00,,0,rejunity/tt05-lif-neuron,712438147,Verilog,tt05-lif-neuron,112,0,2023-10-31 13:25:58+00:00,[],https://api.github.com/licenses/apache-2.0
123,https://github.com/isikkusgoz/test_caravel.git,2023-11-01 15:59:02+00:00,,0,isikkusgoz/test_caravel,712987415,Verilog,test_caravel,11929,0,2023-11-01 16:00:32+00:00,[],https://api.github.com/licenses/apache-2.0
124,https://github.com/CGrossMartinez/VLSIDesign.git,2023-11-05 19:07:21+00:00,,0,CGrossMartinez/VLSIDesign,714755210,Verilog,VLSIDesign,37,0,2023-11-05 19:08:04+00:00,[],None
125,https://github.com/wanyangwy/logic_lab4.git,2023-11-05 23:41:37+00:00,,0,wanyangwy/logic_lab4,714833965,Verilog,logic_lab4,6523,0,2023-11-05 23:49:03+00:00,[],None
126,https://github.com/XXXJCSAMA/Computer-Composition.git,2023-11-05 09:06:06+00:00,,0,XXXJCSAMA/Computer-Composition,714572963,Verilog,Computer-Composition,6,0,2023-11-05 09:12:22+00:00,[],None
127,https://github.com/serge-balakshiy/myj1s.git,2023-11-03 12:58:05+00:00,cpu j1 for forth,0,serge-balakshiy/myj1s,713887491,Verilog,myj1s,2317,0,2023-11-03 12:58:22+00:00,[],https://api.github.com/licenses/apache-2.0
128,https://github.com/Rohitvgupta15/Uart_verilog.git,2023-11-07 07:01:41+00:00,,0,Rohitvgupta15/Uart_verilog,715450561,Verilog,Uart_verilog,11,0,2023-11-07 07:03:01+00:00,[],None
129,https://github.com/shwet638/project.git,2023-11-04 11:15:54+00:00,,0,shwet638/project,714252681,Verilog,project,41852,0,2023-11-04 11:18:06+00:00,[],None
130,https://github.com/Cutexbx/lab2.git,2023-10-31 04:12:08+00:00,cordic,0,Cutexbx/lab2,712234664,Verilog,lab2,5,0,2023-10-31 04:22:26+00:00,[],None
131,https://github.com/AmirhosseinZanjani/GTO2_test.git,2023-10-31 14:13:54+00:00,,0,AmirhosseinZanjani/GTO2_test,712461383,Verilog,GTO2_test,11929,0,2023-10-31 14:15:18+00:00,[],https://api.github.com/licenses/apache-2.0
132,https://github.com/szyang78/EC551_ENIGMA551.git,2023-11-01 02:01:30+00:00,,0,szyang78/EC551_ENIGMA551,712696158,Verilog,EC551_ENIGMA551,5,0,2023-11-01 02:03:47+00:00,[],None
133,https://github.com/saahil-p/DDCO-Project.git,2023-11-01 11:32:05+00:00,,0,saahil-p/DDCO-Project,712873309,Verilog,DDCO-Project,2,0,2023-11-01 11:32:10+00:00,[],None
134,https://github.com/luangalindo1/semaforo_verilog.git,2023-10-31 15:45:50+00:00,Projeto em Verilog HDL de um semáforo,0,luangalindo1/semaforo_verilog,712504761,Verilog,semaforo_verilog,1017,0,2023-10-31 15:49:19+00:00,[],None
135,https://github.com/crispy245/tt05-4-Bit-CSA-2-Stage-Pipelined-Multiplier-Crispo.git,2023-11-02 18:49:47+00:00,,0,crispy245/tt05-4-Bit-CSA-2-Stage-Pipelined-Multiplier-Crispo,713552162,Verilog,tt05-4-Bit-CSA-2-Stage-Pipelined-Multiplier-Crispo,38,0,2023-11-04 19:07:52+00:00,[],https://api.github.com/licenses/apache-2.0
136,https://github.com/veri9ood100/N-x-N-Matrix-Multiplicator.git,2023-11-06 04:41:58+00:00,N x N Matrix Multiplicator.,0,veri9ood100/N-x-N-Matrix-Multiplicator,714903827,Verilog,N-x-N-Matrix-Multiplicator,2,0,2023-11-06 04:44:38+00:00,[],None
137,https://github.com/otabek7/Datapath_Components_2.git,2023-11-02 20:06:08+00:00,,0,otabek7/Datapath_Components_2,713578654,Verilog,Datapath_Components_2,223,0,2023-11-03 01:42:32+00:00,"['datapath', 'verilog', 'verilog-hdl']",None
138,https://github.com/Aarush-Kashyap-221CS201/S2-T17-Binary-Arcade.git,2023-10-25 13:04:31+00:00,"This repository contains everything related to our project on Binary Arcade, ranging from Verilog Code and Logisim to theoretical descriptions.",0,Aarush-Kashyap-221CS201/S2-T17-Binary-Arcade,709815450,Verilog,S2-T17-Binary-Arcade,34930,0,2023-11-20 17:15:42+00:00,[],None
139,https://github.com/Dhanush0804/DDS_Project_S2-T21.git,2023-10-25 13:27:11+00:00,,1,Dhanush0804/DDS_Project_S2-T21,709825949,Verilog,DDS_Project_S2-T21,33397,0,2023-11-21 04:59:21+00:00,[],None
140,https://github.com/rejunity/tt05-spiking-neural-net.git,2023-10-31 12:55:49+00:00,,0,rejunity/tt05-spiking-neural-net,712425086,Verilog,tt05-spiking-neural-net,101,0,2023-10-31 12:55:55+00:00,[],https://api.github.com/licenses/apache-2.0
141,https://github.com/aniket-mtr/LED-Chaser-Game-1-.git,2023-10-30 17:30:26+00:00,"This is my project on Design of Digital Systems, B Tech, CSE, Second Year",0,aniket-mtr/LED-Chaser-Game-1-,712049006,Verilog,LED-Chaser-Game-1-,31432,0,2023-10-30 17:53:55+00:00,[],None
142,https://github.com/GU-Student-Projects/CPEN230.git,2023-10-22 23:16:24+00:00,Repository containing all verilog code for intro to digital logic.,0,GU-Student-Projects/CPEN230,708565679,Verilog,CPEN230,985,0,2023-11-03 06:37:29+00:00,[],https://api.github.com/licenses/mit
143,https://github.com/Peemgithub/Pong-project.git,2023-11-07 06:47:13+00:00,,0,Peemgithub/Pong-project,715445742,Verilog,Pong-project,1807,0,2023-11-07 06:58:07+00:00,[],None
144,https://github.com/JasperGrant/S-Machine-CPU.git,2023-10-25 17:12:17+00:00,A simple 16 bit Instruction set Architecture for a CPU known as the S-Machine,0,JasperGrant/S-Machine-CPU,709928684,Verilog,S-Machine-CPU,2115,0,2023-10-25 18:50:16+00:00,[],None
145,https://github.com/islameehassan/Pipelined-RISC-V-Processor.git,2023-11-02 15:33:42+00:00,A fully pipelined risc-v processor implemented in verilog and tested on an FPGA board,1,islameehassan/Pipelined-RISC-V-Processor,713472250,Verilog,Pipelined-RISC-V-Processor,4079,0,2023-11-05 14:43:49+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/vicharak-in/8_bit_multiplier.git,2023-10-20 11:03:41+00:00,,0,vicharak-in/8_bit_multiplier,707650030,Verilog,8_bit_multiplier,15113,0,2023-11-22 13:10:37+00:00,[],None
147,https://github.com/AntonioKaram/Final-Project-LFSR.git,2023-10-26 04:16:15+00:00,"Lab 3 repository. By Varun Taneja, Antonio Karam, Sean Froning, Brendan McGinn",0,AntonioKaram/Final-Project-LFSR,710123334,Verilog,Final-Project-LFSR,260,0,2023-12-09 02:45:56+00:00,[],None
148,https://github.com/RaymondMeng/Cryptographic-algorithm.git,2023-11-04 03:17:30+00:00,,0,RaymondMeng/Cryptographic-algorithm,714143969,Verilog,Cryptographic-algorithm,48,0,2023-12-05 15:35:22+00:00,[],https://api.github.com/licenses/mit
149,https://github.com/hellp002/Verilog_Project.git,2023-11-06 01:45:19+00:00,,0,hellp002/Verilog_Project,714859723,Verilog,Verilog_Project,410,0,2023-11-06 02:01:49+00:00,[],None
150,https://github.com/nbiancolin/whack-an-engineer.git,2023-11-05 19:37:15+00:00,"(but not in a mean way, in a fun way)",0,nbiancolin/whack-an-engineer,714765564,Verilog,whack-an-engineer,35757,0,2024-01-12 05:37:39+00:00,[],https://api.github.com/licenses/mit
151,https://github.com/waterloo-rocketry/aprecv.git,2023-11-05 02:30:09+00:00,SRAD APRS Receiver,0,waterloo-rocketry/aprecv,714494574,Verilog,aprecv,2649,0,2024-03-27 15:04:43+00:00,[],None
152,https://github.com/bogimaneeshkumar/mips-implementation.git,2023-10-20 14:17:24+00:00,,0,bogimaneeshkumar/mips-implementation,707725664,Verilog,mips-implementation,381,0,2023-10-20 14:26:22+00:00,[],None
153,https://github.com/rllycool/Verilog.git,2023-11-03 17:08:22+00:00,,0,rllycool/Verilog,713990716,Verilog,Verilog,64,0,2023-11-03 17:09:27+00:00,[],None
154,https://github.com/aleferri/dust16.git,2023-10-25 23:07:27+00:00,Smallest 16 bit cpu that fits in a medium/large cpld,0,aleferri/dust16,710049717,Verilog,dust16,44,0,2023-10-25 23:08:22+00:00,[],https://api.github.com/licenses/apache-2.0
155,https://github.com/srikanth12111/Day-09-Demultiplexer-Gate-Level-Modelling-.git,2023-10-22 04:33:59+00:00,,0,srikanth12111/Day-09-Demultiplexer-Gate-Level-Modelling-,708282759,Verilog,Day-09-Demultiplexer-Gate-Level-Modelling-,0,0,2023-10-22 04:40:19+00:00,[],None
156,https://github.com/davkin0203/ECE128-FPGA-Lab-7.git,2023-10-24 20:28:17+00:00,,0,davkin0203/ECE128-FPGA-Lab-7,709508596,Verilog,ECE128-FPGA-Lab-7,4,0,2023-10-24 20:30:20+00:00,[],None
157,https://github.com/youmustcreate/crc.git,2023-10-24 17:42:51+00:00,,0,youmustcreate/crc,709428345,Verilog,crc,1,0,2023-10-24 17:42:58+00:00,[],None
158,https://github.com/TeinkBR/ExtendedKalmanFilter.git,2023-10-26 12:17:16+00:00,Extended Kalman Filter in Verilog ,0,TeinkBR/ExtendedKalmanFilter,710296794,Verilog,ExtendedKalmanFilter,6,0,2023-10-26 12:18:17+00:00,[],None
159,https://github.com/ZiaulChoudhury/memTest.git,2023-10-26 08:24:22+00:00,,0,ZiaulChoudhury/memTest,710204369,Verilog,memTest,24,0,2023-10-26 08:39:15+00:00,[],None
160,https://github.com/LuccianoSileo/Estructuras.git,2023-10-21 07:57:22+00:00,,0,LuccianoSileo/Estructuras,707998815,Verilog,Estructuras,90,0,2023-10-21 08:01:43+00:00,[],None
161,https://github.com/wilfredkisku/COUNTER_CARAVEL_PROJ.git,2023-10-21 17:55:24+00:00,counter demo project for caravel interface,0,wilfredkisku/COUNTER_CARAVEL_PROJ,708162437,Verilog,COUNTER_CARAVEL_PROJ,11928,0,2023-10-21 17:56:44+00:00,[],https://api.github.com/licenses/apache-2.0
162,https://github.com/serega-drakon/LZA_module.git,2023-10-23 11:40:36+00:00,Leading zero anticipator module,0,serega-drakon/LZA_module,708783558,Verilog,LZA_module,5,0,2023-10-23 11:41:03+00:00,[],None
163,https://github.com/tsangr212/DSD_final.git,2023-10-21 07:19:34+00:00,,0,tsangr212/DSD_final,707990100,Verilog,DSD_final,5052,0,2023-10-21 07:21:46+00:00,[],None
164,https://github.com/Sevenlee888/ISP.git,2023-10-24 03:26:24+00:00,,1,Sevenlee888/ISP,709114771,Verilog,ISP,144559,0,2023-10-24 03:42:26+00:00,[],https://api.github.com/licenses/apache-2.0
165,https://github.com/advanehs/shree_ganesha_chip.git,2023-10-26 18:26:04+00:00,First Chip - ,0,advanehs/shree_ganesha_chip,710458539,Verilog,shree_ganesha_chip,11918,0,2023-10-26 18:27:33+00:00,[],https://api.github.com/licenses/apache-2.0
166,https://github.com/Hassan-2k03/LED-Display.git,2023-11-03 02:41:58+00:00,,0,Hassan-2k03/LED-Display,713680378,Verilog,LED-Display,3,0,2023-11-20 07:12:19+00:00,[],None
167,https://github.com/aishwarya-2511/fifo_ffvdd.git,2023-10-26 08:37:33+00:00,,0,aishwarya-2511/fifo_ffvdd,710209376,Verilog,fifo_ffvdd,12,0,2023-10-26 14:09:48+00:00,[],None
168,https://github.com/hh001-creator/8_point_FFT.git,2023-11-07 16:38:19+00:00,8 point DIT FFT implementation in verilog,0,hh001-creator/8_point_FFT,715693608,Verilog,8_point_FFT,8414,0,2023-11-25 06:09:20+00:00,[],None
169,https://github.com/Arnella16/DDS-Mini-Project-23-24.git,2023-10-31 02:55:51+00:00,Design of Digital Systems (DDS) course Mini-Project (Academic Year: 2023-24) details ...,5,Arnella16/DDS-Mini-Project-23-24,712215571,Verilog,DDS-Mini-Project-23-24,664,0,2023-10-31 03:11:31+00:00,[],None
170,https://github.com/algofoogle/raybox-zero-caravel.git,2023-10-29 01:08:38+00:00,caravel_user_project wrapper around raybox-zero,0,algofoogle/raybox-zero-caravel,711348221,Verilog,raybox-zero-caravel,417460,0,2023-10-29 01:24:16+00:00,[],https://api.github.com/licenses/apache-2.0
171,https://github.com/AKV-cloud/UART.git,2023-11-02 07:05:12+00:00,,0,AKV-cloud/UART,713265526,Verilog,UART,78,0,2023-11-29 10:18:22+00:00,[],None
172,https://github.com/HilloTS/Mips-Equipo-1.git,2023-10-30 16:39:18+00:00,,0,HilloTS/Mips-Equipo-1,712026633,Verilog,Mips-Equipo-1,44502,0,2023-11-30 02:28:55+00:00,[],None
173,https://github.com/sangameshgirne/verilog_RTL.git,2023-10-23 17:09:51+00:00,,0,sangameshgirne/verilog_RTL,708931071,Verilog,verilog_RTL,85,0,2023-10-23 17:13:17+00:00,[],None
174,https://github.com/CanadianDesk/FPGA_human_benchmark.git,2023-11-07 21:57:51+00:00,"Interactive skill based tests inspired by the Human Benchmark tests, made entirely using Verilog to run on the Cyclone V FPGA on a De1-SoC board.",1,CanadianDesk/FPGA_human_benchmark,715809772,Verilog,FPGA_human_benchmark,1081,0,2023-12-06 21:35:54+00:00,[],None
175,https://github.com/proppy/tt05-bytebeat.git,2023-11-01 09:23:57+00:00,,0,proppy/tt05-bytebeat,712824797,Verilog,tt05-bytebeat,1521,0,2023-11-01 10:23:59+00:00,[],https://api.github.com/licenses/apache-2.0
176,https://github.com/Muncherkin/tt_um_muncherkin_lioncage.git,2023-11-02 07:51:15+00:00,,1,Muncherkin/tt_um_muncherkin_lioncage,713281415,Verilog,tt_um_muncherkin_lioncage,32,0,2023-11-02 07:51:21+00:00,[],https://api.github.com/licenses/apache-2.0
177,https://github.com/jeffdi/tt-test.git,2023-11-02 05:28:53+00:00,,0,jeffdi/tt-test,713236108,Verilog,tt-test,19,0,2023-11-02 05:28:59+00:00,[],https://api.github.com/licenses/apache-2.0
178,https://github.com/nfjesifb/Leaky_Integrate_Fire_Neuron_Model.git,2023-11-02 05:23:06+00:00,LIF neuron in verilog for TT05,0,nfjesifb/Leaky_Integrate_Fire_Neuron_Model,713234523,Verilog,Leaky_Integrate_Fire_Neuron_Model,51,0,2023-11-03 03:16:18+00:00,[],https://api.github.com/licenses/apache-2.0
179,https://github.com/diferential/tt05-ringy.git,2023-11-04 14:06:17+00:00,,0,diferential/tt05-ringy,714300976,Verilog,tt05-ringy,17,0,2023-11-04 18:43:14+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/Aniket-Bodele/Division_nonrest.git,2023-11-05 09:44:33+00:00,It is the hardware implementation of non restoring division alogrithm in Verilog which is analyzed through waveforms It provide division of two N bit no. in less time complexity(can be more modefied by redusing one state). In the picture I performed division of No. 7 and 3 and get the result in register Q(Quotient) and register A(remainder).)  ,0,Aniket-Bodele/Division_nonrest,714568053,Verilog,Division_nonrest,228,0,2023-11-05 09:46:34+00:00,[],None
181,https://github.com/itu-itis21-kurtulusu20/A-basic-computer-designed-using-verilog.git,2023-10-28 15:05:35+00:00,All details are explained in the pdf.,0,itu-itis21-kurtulusu20/A-basic-computer-designed-using-verilog,711217246,Verilog,A-basic-computer-designed-using-verilog,23,0,2023-10-28 15:07:21+00:00,[],None
182,https://github.com/rogeermv/UABC_ELECTRONICA_MEXICALI.git,2023-10-30 03:35:43+00:00,,0,rogeermv/UABC_ELECTRONICA_MEXICALI,711725746,Verilog,UABC_ELECTRONICA_MEXICALI,32,0,2023-10-30 03:35:48+00:00,[],https://api.github.com/licenses/apache-2.0
183,https://github.com/sharminakthar/Labs-1.2.git,2023-11-02 12:46:08+00:00,"Labs covering different languages and disciplines (electrical, electronic, software, hardware, C, SystemVerilog, MATLAB)",0,sharminakthar/Labs-1.2,713396667,Verilog,Labs-1.2,6396,0,2023-11-07 20:13:16+00:00,[],None
184,https://github.com/Rohitkadam31/iiitb_r2_4bit_bm-Rohit.git,2023-11-06 13:44:00+00:00,Project,0,Rohitkadam31/iiitb_r2_4bit_bm-Rohit,715105367,Verilog,iiitb_r2_4bit_bm-Rohit,29,0,2023-11-08 12:37:45+00:00,[],None
185,https://github.com/noritsuna/micro_irritating_maze.git,2023-11-06 05:49:19+00:00,This is the micro irritating maze by OpenMPW-GF1.,0,noritsuna/micro_irritating_maze,714921803,Verilog,micro_irritating_maze,6432,0,2023-11-06 06:03:53+00:00,[],https://api.github.com/licenses/apache-2.0
186,https://github.com/CalvinHsu0901/Soc_design_Lab4-2.git,2023-11-06 05:47:26+00:00,,0,CalvinHsu0901/Soc_design_Lab4-2,714921334,Verilog,Soc_design_Lab4-2,1987,0,2023-11-09 14:26:26+00:00,[],None
187,https://github.com/davidDldu28/my_chip.git,2023-10-31 01:38:14+00:00,,0,davidDldu28/my_chip,712195431,Verilog,my_chip,11929,0,2023-10-31 01:39:39+00:00,[],https://api.github.com/licenses/apache-2.0
188,https://github.com/nurirfansyah/aigen_SDM_DAC_caravel.git,2023-11-06 22:50:11+00:00,"Exploration of the use of a LLM (ChatGPT 4.0) to design a sigma-delta modulator digital-to-analog converter, to be synthesized using Openlane with Caravel.",0,nurirfansyah/aigen_SDM_DAC_caravel,715320389,Verilog,aigen_SDM_DAC_caravel,11921,0,2023-11-06 22:54:16+00:00,[],https://api.github.com/licenses/apache-2.0
189,https://github.com/joshuanieh/SoC_Lab_4-2.git,2023-11-04 09:12:50+00:00,,0,joshuanieh/SoC_Lab_4-2,714221289,Verilog,SoC_Lab_4-2,13739,0,2023-11-15 12:14:15+00:00,[],None
190,https://github.com/farug/rapor.git,2023-10-30 07:48:51+00:00,,0,farug/rapor,711799890,Verilog,rapor,11929,0,2023-10-30 07:50:13+00:00,[],https://api.github.com/licenses/apache-2.0
191,https://github.com/rogeermv/UABC_ELECTRONICA_2023.git,2023-10-30 05:52:58+00:00,,0,rogeermv/UABC_ELECTRONICA_2023,711760119,Verilog,UABC_ELECTRONICA_2023,51,0,2023-10-30 05:53:03+00:00,[],https://api.github.com/licenses/apache-2.0
192,https://github.com/francabrera0/MIPS_Processor_Pipeline.git,2023-11-05 12:56:00+00:00,,0,francabrera0/MIPS_Processor_Pipeline,714631594,Verilog,MIPS_Processor_Pipeline,829,0,2023-11-11 21:20:42+00:00,[],None
193,https://github.com/justgotothedesk/Verilog.git,2023-10-22 11:38:50+00:00,,0,justgotothedesk/Verilog,708376631,Verilog,Verilog,21,0,2023-10-22 11:40:54+00:00,[],None
194,https://github.com/Cam2024/FPGA_VerilogHDL_implementation.git,2023-11-06 13:04:03+00:00,,0,Cam2024/FPGA_VerilogHDL_implementation,715087230,Verilog,FPGA_VerilogHDL_implementation,629,0,2024-02-13 20:27:09+00:00,[],None
195,https://github.com/RookieT0T/Single_Cycle_Processor_Design.git,2023-10-25 06:09:25+00:00,,0,RookieT0T/Single_Cycle_Processor_Design,709654371,Verilog,Single_Cycle_Processor_Design,31,0,2023-11-08 07:11:25+00:00,[],None
196,https://github.com/Star-Never-Falls/UCAS-CA-Lab-2023.git,2023-11-06 10:28:31+00:00,,0,Star-Never-Falls/UCAS-CA-Lab-2023,715024486,Verilog,UCAS-CA-Lab-2023,224,0,2024-01-02 11:56:42+00:00,[],None
197,https://github.com/DayDayKim/cxlssd_hal.git,2023-10-26 13:44:32+00:00,,0,DayDayKim/cxlssd_hal,710334845,Verilog,cxlssd_hal,21,0,2023-12-12 02:15:39+00:00,[],None
198,https://github.com/itsramazain/testcode.git,2023-10-25 20:46:42+00:00,,0,itsramazain/testcode,710015011,Verilog,testcode,47,0,2024-01-09 06:45:35+00:00,[],None
199,https://github.com/prax-1/Ds_lab.git,2023-10-27 12:33:50+00:00,,0,prax-1/Ds_lab,710782610,Verilog,Ds_lab,16,0,2023-11-24 17:55:40+00:00,[],None
200,https://github.com/diananerd/first-steps.git,2023-11-06 17:25:03+00:00,OpenLane First Steps,0,diananerd/first-steps,715209079,Verilog,first-steps,11921,0,2023-11-06 17:25:52+00:00,[],https://api.github.com/licenses/apache-2.0
201,https://github.com/dlmiles/tt05-i2c-bert.git,2023-10-26 09:09:00+00:00,I2C Bit Error Rate Test,0,dlmiles/tt05-i2c-bert,710222442,Verilog,tt05-i2c-bert,311,0,2023-10-26 09:11:51+00:00,[],https://api.github.com/licenses/apache-2.0
202,https://github.com/MarkEScheidker/DE1_SOC_gcd_hardware.git,2023-11-06 19:13:51+00:00,A project to implement hardware accelerated GCD on a DE1-SOC board using avalon memory mapped custom hardware,0,MarkEScheidker/DE1_SOC_gcd_hardware,715252424,Verilog,DE1_SOC_gcd_hardware,868495,0,2023-11-06 19:15:45+00:00,[],None
203,https://github.com/emm312/smolproc-emm-edition.git,2023-11-04 23:04:41+00:00,,0,emm312/smolproc-emm-edition,714461766,Verilog,smolproc-emm-edition,3310,0,2023-11-11 06:17:18+00:00,[],None
204,https://github.com/abdallah8tarek/Pipelined-RISC-V.git,2023-10-22 22:39:24+00:00,,0,abdallah8tarek/Pipelined-RISC-V,708558955,Verilog,Pipelined-RISC-V,1347,0,2023-11-14 18:18:46+00:00,[],None
205,https://github.com/Tharal-Pius/Some-General-RTL-modules.git,2023-11-03 06:19:56+00:00,,0,Tharal-Pius/Some-General-RTL-modules,713737479,Verilog,Some-General-RTL-modules,362,0,2023-11-09 12:43:17+00:00,[],None
206,https://github.com/ChutsE/Proyectos_FPGA.git,2023-10-20 00:01:30+00:00,"Scripts of hardware design on Verilog, design of different projects among them are the design of calculator, digital watch, compiled from Quartus.",0,ChutsE/Proyectos_FPGA,707453882,Verilog,Proyectos_FPGA,6899,0,2023-10-20 00:07:57+00:00,[],None
207,https://github.com/TunaFish-1/Arkanoid.git,2023-10-21 03:39:59+00:00,,0,TunaFish-1/Arkanoid,707942631,Verilog,Arkanoid,1678,0,2023-10-21 03:40:15+00:00,[],None
208,https://github.com/mordecaimaic/fpga_projects.git,2023-10-27 10:19:55+00:00,fpga,0,mordecaimaic/fpga_projects,710733667,Verilog,fpga_projects,187391,0,2023-10-27 10:25:10+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/mole99/leosoc-gfmpw-1.git,2023-11-05 11:14:13+00:00,A simple dual-core SoC with true random number generators as payload.,0,mole99/leosoc-gfmpw-1,714603813,Verilog,leosoc-gfmpw-1,265571,0,2023-11-05 14:36:05+00:00,[],https://api.github.com/licenses/apache-2.0
210,https://github.com/Shion-KR/Verilog_WEEK10.git,2023-11-05 20:58:24+00:00,,0,Shion-KR/Verilog_WEEK10,714800329,Verilog,Verilog_WEEK10,5,0,2023-11-05 20:59:38+00:00,[],None
211,https://github.com/shwet638/sa.git,2023-10-28 04:01:27+00:00,,0,shwet638/sa,711047049,Verilog,sa,24,0,2023-10-28 04:08:50+00:00,[],None
212,https://github.com/psjsptcoder/Delay_comparison_B-W_RCA-LACA_in_Verilog.git,2023-10-28 14:03:49+00:00,I have successfully validated and verified through Verilog simulation everything we've learned regarding the theoretical calculation of delay in a ripple carry adder and LACA.,0,psjsptcoder/Delay_comparison_B-W_RCA-LACA_in_Verilog,711198205,Verilog,Delay_comparison_B-W_RCA-LACA_in_Verilog,947,0,2023-10-28 15:11:13+00:00,[],None
213,https://github.com/prat-jain/Rubik-s-Cube-Simulator.git,2023-10-28 00:27:45+00:00,,0,prat-jain/Rubik-s-Cube-Simulator,711008227,Verilog,Rubik-s-Cube-Simulator,38416,0,2023-10-28 00:50:10+00:00,[],None
214,https://github.com/nrgser/MultyCycleMips.git,2023-10-25 09:52:48+00:00,"Implementation of Mips instructions in SingleCycle and MultiCycle by "" Verilog""",0,nrgser/MultyCycleMips,709738807,Verilog,MultyCycleMips,1214,0,2023-10-25 09:54:08+00:00,[],None
215,https://github.com/davidparent/QIF_Test.git,2023-11-04 19:39:32+00:00,,0,davidparent/QIF_Test,714398557,Verilog,QIF_Test,19,0,2023-11-04 19:39:37+00:00,[],https://api.github.com/licenses/apache-2.0
216,https://github.com/whshw/Verilog_Practice.git,2023-11-04 05:51:03+00:00,,0,whshw/Verilog_Practice,714174301,Verilog,Verilog_Practice,0,0,2023-11-04 05:53:12+00:00,[],None
217,https://github.com/czlucius/tt05_alu.git,2023-11-04 14:26:23+00:00,,0,czlucius/tt05_alu,714307172,Verilog,tt05_alu,83,0,2023-11-04 14:26:28+00:00,[],https://api.github.com/licenses/apache-2.0
218,https://github.com/Magicula/CodSoft.git,2023-11-04 13:58:48+00:00,Projects completed during my Artificial Intelligence Internship @CodSoft E-Learning Platform,0,Magicula/CodSoft,714298743,Verilog,CodSoft,32,0,2023-11-06 03:58:17+00:00,[],None
219,https://github.com/Razi-720/Verilog.git,2023-11-07 19:38:14+00:00,,0,Razi-720/Verilog,715765327,Verilog,Verilog,50,0,2023-11-08 15:13:41+00:00,[],None
220,https://github.com/usman1515/caravel_huffman_encoder_decoder.git,2023-11-07 10:10:23+00:00,Caravel user project incorporating a Huffman encoder and decoder for the GFMPW-1 open MPW Shuttle.,0,usman1515/caravel_huffman_encoder_decoder,715522732,Verilog,caravel_huffman_encoder_decoder,11921,0,2023-11-07 10:12:26+00:00,[],https://api.github.com/licenses/apache-2.0
221,https://github.com/mohos455/Lorenz-by-Euler-integrator.git,2023-11-07 12:38:05+00:00,,0,mohos455/Lorenz-by-Euler-integrator,715580769,Verilog,Lorenz-by-Euler-integrator,4,0,2023-11-07 12:45:44+00:00,[],None
222,https://github.com/Darshanskatagihallimath/IRP.git,2023-10-20 11:48:21+00:00,IRP_UART,0,Darshanskatagihallimath/IRP,707665556,Verilog,IRP,144,0,2023-10-26 12:56:19+00:00,[],None
223,https://github.com/sanjanaharish18/Pes_8_bit_bcd.git,2023-10-20 15:19:32+00:00,,0,sanjanaharish18/Pes_8_bit_bcd,707751834,Verilog,Pes_8_bit_bcd,5318,0,2023-11-06 01:44:20+00:00,[],None
224,https://github.com/Mr-Kaushal-22/Vending_Machine.git,2023-10-25 05:56:07+00:00,,0,Mr-Kaushal-22/Vending_Machine,709650284,Verilog,Vending_Machine,367,0,2023-10-25 05:58:31+00:00,[],None
225,https://github.com/souhardyadey2001/16x8-FIFO.git,2023-10-29 16:54:09+00:00,,0,souhardyadey2001/16x8-FIFO,711566407,Verilog,16x8-FIFO,134,0,2023-10-29 16:55:23+00:00,[],None
226,https://github.com/DouglasWWolf/51_byte_hdr_sidewinder_rdma.git,2023-10-29 08:35:59+00:00,,0,DouglasWWolf/51_byte_hdr_sidewinder_rdma,711428258,Verilog,51_byte_hdr_sidewinder_rdma,1687,0,2023-10-31 21:24:39+00:00,[],None
227,https://github.com/Sheng08/SoC-Lab-FIR.git,2023-10-22 07:52:35+00:00,SoC_Lab3,0,Sheng08/SoC-Lab-FIR,708321947,Verilog,SoC-Lab-FIR,5322,0,2023-10-22 16:08:58+00:00,[],None
228,https://github.com/jc3310/Mux4.git,2023-10-22 10:24:20+00:00,,0,jc3310/Mux4,708357613,Verilog,Mux4,1,0,2023-10-22 10:33:23+00:00,[],None
229,https://github.com/yaoenliu/Project-FPGA.git,2023-10-28 09:35:38+00:00,,0,yaoenliu/Project-FPGA,711123924,Verilog,Project-FPGA,40,0,2023-10-28 10:25:01+00:00,[],None
230,https://github.com/emshao/cpu.git,2023-10-29 04:53:38+00:00,,0,emshao/cpu,711384149,Verilog,cpu,1048,0,2023-10-29 04:59:38+00:00,[],None
231,https://github.com/Kai-Dun/FIFO.git,2023-10-31 05:22:43+00:00,,0,Kai-Dun/FIFO,712253479,Verilog,FIFO,6,0,2023-11-03 05:03:24+00:00,[],None
232,https://github.com/Kai-Dun/asy_FIFO.git,2023-10-31 05:46:34+00:00,,0,Kai-Dun/asy_FIFO,712261322,Verilog,asy_FIFO,6,0,2023-11-03 05:04:15+00:00,[],None
233,https://github.com/kevin127lam/ECE128-Lab7.git,2023-10-31 03:00:38+00:00,,0,kevin127lam/ECE128-Lab7,712216690,Verilog,ECE128-Lab7,5,0,2023-10-31 03:03:21+00:00,[],None
234,https://github.com/whutddk/Rift2Go_2300_GF180_MPW1.git,2023-11-02 15:34:23+00:00,,0,whutddk/Rift2Go_2300_GF180_MPW1,713472557,Verilog,Rift2Go_2300_GF180_MPW1,483847,0,2023-11-02 23:59:20+00:00,[],https://api.github.com/licenses/apache-2.0
235,https://github.com/dOwOb1212/NCU_VLSI_Design_2023_HW.git,2023-10-21 07:06:24+00:00,,0,dOwOb1212/NCU_VLSI_Design_2023_HW,707986323,Verilog,NCU_VLSI_Design_2023_HW,315,0,2023-10-21 07:13:39+00:00,[],None
236,https://github.com/jaiabhiram/risc.git,2023-10-21 07:03:03+00:00,,0,jaiabhiram/risc,707985374,Verilog,risc,8423,0,2023-10-21 07:03:59+00:00,[],None
237,https://github.com/Prthm-G/Noise-Filter-Simulink.git,2023-10-23 21:35:11+00:00,,0,Prthm-G/Noise-Filter-Simulink,709025810,Verilog,Noise-Filter-Simulink,2501,0,2023-10-23 21:36:36+00:00,[],None
238,https://github.com/AndreiStanoiu/maze-right-hand-rule-verilog.git,2023-10-23 17:29:51+00:00,Implemented the right hand rule to exit from a maze in verilog,0,AndreiStanoiu/maze-right-hand-rule-verilog,708939438,Verilog,maze-right-hand-rule-verilog,759,0,2023-10-23 17:32:27+00:00,[],None
239,https://github.com/CalvinHsu0901/Soc_design_Lab4-1.git,2023-11-02 07:38:29+00:00,,0,CalvinHsu0901/Soc_design_Lab4-1,713277123,Verilog,Soc_design_Lab4-1,1290,0,2023-11-02 07:51:02+00:00,[],None
240,https://github.com/AnshumatDinesh/Learn-Verilog.git,2023-11-02 10:56:21+00:00,,0,AnshumatDinesh/Learn-Verilog,713353958,Verilog,Learn-Verilog,20,0,2023-11-02 13:33:55+00:00,[],None
241,https://github.com/yanrun000/MPRTA.git,2023-11-02 09:04:33+00:00,,0,yanrun000/MPRTA,713308841,Verilog,MPRTA,15522,0,2023-11-02 09:13:51+00:00,[],None
242,https://github.com/Wevel/GFMPW_ExperiarSoC.git,2023-11-02 21:16:02+00:00,RISC-V SoC designed for the Efabless GlobalFoundries MPW Program.,0,Wevel/GFMPW_ExperiarSoC,713599820,Verilog,GFMPW_ExperiarSoC,11929,0,2023-11-02 21:17:24+00:00,[],https://api.github.com/licenses/apache-2.0
243,https://github.com/harshini-20-05/DDS-MINI-PROJECT-23-24.git,2023-10-21 17:46:01+00:00,,0,harshini-20-05/DDS-MINI-PROJECT-23-24,708159844,Verilog,DDS-MINI-PROJECT-23-24,70645,0,2023-11-21 03:54:40+00:00,[],None
244,https://github.com/felipx/arq-comp-tp2.git,2023-10-20 00:53:06+00:00,TP 2 arquitectura de computadoras,0,felipx/arq-comp-tp2,707464977,Verilog,arq-comp-tp2,92,0,2023-10-20 00:55:06+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/IgordaRosa/HDL_ProjetoFinal.git,2023-10-31 22:12:19+00:00,,0,IgordaRosa/HDL_ProjetoFinal,712642921,Verilog,HDL_ProjetoFinal,2472,0,2023-11-11 01:32:22+00:00,[],None
246,https://github.com/chms7/Modules.git,2023-10-24 09:00:28+00:00,Some useful modules,0,chms7/Modules,709214487,Verilog,Modules,129479,0,2023-10-24 09:05:36+00:00,[],None
247,https://github.com/Tinnaung/2PlayerPong-HWLAB.git,2023-11-03 10:40:38+00:00,for HW SYN LAB 2023,1,Tinnaung/2PlayerPong-HWLAB,713837327,Verilog,2PlayerPong-HWLAB,16650,0,2023-12-11 11:18:23+00:00,[],None
248,https://github.com/midiareshadi/systolic_array_RTL_implementation.git,2023-11-06 18:38:19+00:00,,0,midiareshadi/systolic_array_RTL_implementation,715238687,Verilog,systolic_array_RTL_implementation,130,0,2023-12-16 14:41:02+00:00,[],None
249,https://github.com/endothermiic/space-invaders.git,2023-11-05 00:32:04+00:00,Space Invaders implementation on a DE1-SoC Board (FPGA).,0,endothermiic/space-invaders,714475554,Verilog,space-invaders,449,0,2024-01-15 03:39:14+00:00,[],None
250,https://github.com/NikhilRout/doubledabble_8bit-3BCD.git,2023-11-04 17:50:09+00:00,Implementation of the Double Dabble Algorithm in Verilog to convert a 8 bit binary number to its 3 digit BCD equivalent,0,NikhilRout/doubledabble_8bit-3BCD,714369798,Verilog,doubledabble_8bit-3BCD,934,0,2024-01-12 18:42:06+00:00,"['double-dabble-algorithm', 'verilog']",None
251,https://github.com/Pa1mantri/TCL_Workshop.git,2023-11-02 12:19:48+00:00,5-Day TCL begginer to advanced workshop by VSD,0,Pa1mantri/TCL_Workshop,713386382,Verilog,TCL_Workshop,6690,0,2024-01-23 14:01:07+00:00,"['hardware-description-language', 'linux', 'open-source', 'opentimer', 'static-timing-analysis', 'synthesis', 'tcl', 'tcl-procedures', 'yosys']",None
252,https://github.com/BOSC-Heterogeneous-System-Group/MPU.git,2023-11-07 02:20:24+00:00,,1,BOSC-Heterogeneous-System-Group/MPU,715372450,Verilog,MPU,131611,0,2024-02-12 04:51:19+00:00,[],None
253,https://github.com/lav1510/cluster-lvl-switch-uvm-tb.git,2023-11-06 11:29:04+00:00,,0,lav1510/cluster-lvl-switch-uvm-tb,715048228,Verilog,cluster-lvl-switch-uvm-tb,126,0,2023-11-14 14:03:39+00:00,[],None
254,https://github.com/joerdsonsilva/tt05-multimode-modem.git,2023-10-27 21:39:02+00:00,Submission template for Tiny Tapeout 05,0,joerdsonsilva/tt05-multimode-modem,710976513,Verilog,tt05-multimode-modem,1994,0,2023-10-28 02:12:19+00:00,[],https://api.github.com/licenses/apache-2.0
255,https://github.com/its224/ece128_lab8.git,2023-10-31 19:19:38+00:00,,0,its224/ece128_lab8,712591306,Verilog,ece128_lab8,8,0,2023-10-31 19:20:55+00:00,[],None
256,https://github.com/A-Kyp/CN2.git,2023-10-20 12:57:05+00:00,Laboratoare CN2 UPB  2022-2023,0,A-Kyp/CN2,707692174,Verilog,CN2,145,0,2023-10-20 15:52:12+00:00,[],None
257,https://github.com/roboticvedant/CenterAlignedPWM-Verilog.git,2023-10-20 20:55:10+00:00,"Verilog code for a Center-Aligned PWM (CAPWM) module, crucial in power electronics for minimizing switching noise and harmonic distortion, reducing electromagnetic interference (EMI) and improving efficiency. Includes Verilog main module, testbench, and simulation results. Ideal for low-noise, high-efficiency PWM applications.",0,roboticvedant/CenterAlignedPWM-Verilog,707865377,Verilog,CenterAlignedPWM-Verilog,4626,0,2023-10-20 21:09:48+00:00,[],None
258,https://github.com/AnirudhDasari23/Verilog.git,2023-10-21 02:54:26+00:00,Verilog Codes from basic level to complex,0,AnirudhDasari23/Verilog,707934461,Verilog,Verilog,1,0,2023-10-21 03:26:34+00:00,[],None
259,https://github.com/GorakhiyaDrashti/Asynchronous-FIFO.git,2023-10-21 10:49:10+00:00,,0,GorakhiyaDrashti/Asynchronous-FIFO,708040984,Verilog,Asynchronous-FIFO,460,0,2023-10-21 10:50:53+00:00,[],None
260,https://github.com/rogeermv/PRUEBA_UABC.git,2023-11-07 05:50:49+00:00,,0,rogeermv/PRUEBA_UABC,715428348,Verilog,PRUEBA_UABC,10,0,2023-11-07 05:50:54+00:00,[],https://api.github.com/licenses/apache-2.0
261,https://github.com/nicepunn/SynLabProjPong.git,2023-11-07 05:54:28+00:00,,0,nicepunn/SynLabProjPong,715429434,Verilog,SynLabProjPong,130,0,2023-11-07 05:56:32+00:00,[],None
262,https://github.com/zaid2046/16-bit-MIPS-based-RISC-Processor.git,2023-11-07 06:48:22+00:00,,0,zaid2046/16-bit-MIPS-based-RISC-Processor,715446100,Verilog,16-bit-MIPS-based-RISC-Processor,5,0,2023-11-07 06:52:07+00:00,[],None
263,https://github.com/kennythecat/mips32.git,2023-10-23 15:49:35+00:00,,0,kennythecat/mips32,708897121,Verilog,mips32,3989,0,2023-10-23 15:49:52+00:00,[],None
264,https://github.com/AlirezaSgh/FPGA-Lab1.git,2023-10-31 17:48:51+00:00,,0,AlirezaSgh/FPGA-Lab1,712557186,Verilog,FPGA-Lab1,15,0,2023-10-31 17:51:38+00:00,[],None
265,https://github.com/Ashborn-SM/Serial-Peripheral-Interface.git,2023-10-24 16:48:47+00:00,,0,Ashborn-SM/Serial-Peripheral-Interface,709406674,Verilog,Serial-Peripheral-Interface,51,0,2023-10-24 16:49:17+00:00,[],None
266,https://github.com/m7md5303/ALSU-SV-Verification.git,2023-10-29 20:03:10+00:00,Verifying a 5-operation ALS unit with system verilog and generating the proper stimulus with suitable constraints on the inputs to check its functionality. That was done through watching the design performance on the waveform generated on Questa Sim.,0,m7md5303/ALSU-SV-Verification,711618417,Verilog,ALSU-SV-Verification,394,0,2023-10-29 22:37:36+00:00,[],None
267,https://github.com/atomicdog/caravel.git,2023-10-28 23:27:28+00:00,,0,atomicdog/caravel,711333968,Verilog,caravel,11929,0,2023-10-28 23:28:49+00:00,[],https://api.github.com/licenses/apache-2.0
268,https://github.com/explorarhema/Verilog_Projects.git,2023-11-01 15:57:43+00:00,,0,explorarhema/Verilog_Projects,712986848,Verilog,Verilog_Projects,6,0,2023-11-01 16:01:53+00:00,[],None
269,https://github.com/jc3310/FSM.git,2023-11-02 01:04:59+00:00,,0,jc3310/FSM,713164142,Verilog,FSM,0,0,2023-11-02 01:09:01+00:00,[],None
270,https://github.com/Imaryanjha/VERILOG.git,2023-11-02 21:41:03+00:00,#VERILOG,0,Imaryanjha/VERILOG,713606697,Verilog,VERILOG,368,0,2023-11-11 15:58:20+00:00,[],None
271,https://github.com/PoignardAzur/my_blinky_to_risc_v.git,2023-10-30 13:56:39+00:00,My attempt to follow the FemtoRV tutorial,0,PoignardAzur/my_blinky_to_risc_v,711950641,Verilog,my_blinky_to_risc_v,33,0,2023-11-02 12:32:54+00:00,[],https://api.github.com/licenses/mit
272,https://github.com/Vishviru07/HYDRO-SURE.git,2023-10-26 08:34:37+00:00,,0,Vishviru07/HYDRO-SURE,710208207,Verilog,HYDRO-SURE,208,0,2023-10-26 15:10:59+00:00,[],None
273,https://github.com/duyhieubui/unic-cass-ic4.git,2023-10-30 10:12:15+00:00,This is repository for UNIC-CASS IC4,0,duyhieubui/unic-cass-ic4,711857743,Verilog,unic-cass-ic4,25432,0,2023-10-30 10:12:21+00:00,[],https://api.github.com/licenses/apache-2.0
274,https://github.com/MoonGrt/FPGA-videoScaler.git,2023-10-26 15:49:09+00:00,,0,MoonGrt/FPGA-videoScaler,710393289,Verilog,FPGA-videoScaler,19984,0,2023-10-28 09:25:59+00:00,[],None
275,https://github.com/knowingwhatwant/Risc-V_Study_Proj_1.git,2023-10-26 04:32:30+00:00,first,0,knowingwhatwant/Risc-V_Study_Proj_1,710127191,Verilog,Risc-V_Study_Proj_1,35517,0,2023-10-26 06:53:38+00:00,[],None
276,https://github.com/kkmlyle/s2p_1105.git,2023-11-05 12:28:32+00:00,,0,kkmlyle/s2p_1105,714624112,Verilog,s2p_1105,6,0,2023-11-05 12:30:29+00:00,[],None
277,https://github.com/vascoluz/test.git,2023-11-04 21:59:51+00:00,,0,vascoluz/test,714443506,Verilog,test,11929,0,2023-11-04 22:01:20+00:00,[],https://api.github.com/licenses/apache-2.0
278,https://github.com/V-Pranathi/FPU_PICORV32.git,2023-11-05 09:48:51+00:00,,0,V-Pranathi/FPU_PICORV32,714568977,Verilog,FPU_PICORV32,250,0,2023-11-05 14:10:37+00:00,[],None
279,https://github.com/RoyMears/361vga.git,2023-11-06 17:42:53+00:00,,0,RoyMears/361vga,715216409,Verilog,361vga,8,0,2023-11-06 17:43:45+00:00,[],None
280,https://github.com/AhmedOsama2000/FIR_Filter.git,2023-11-06 19:28:26+00:00,Design of FIR Low Pass Filter,0,AhmedOsama2000/FIR_Filter,715258085,Verilog,FIR_Filter,552,0,2023-11-06 20:56:50+00:00,[],None
281,https://github.com/Chelqq/adders.git,2023-11-02 21:20:10+00:00,"Adders, made in Verilog 4 Computer Arch in CUCEI",0,Chelqq/adders,713601073,Verilog,adders,0,0,2023-11-02 21:23:18+00:00,[],None
282,https://github.com/jaehyukk/Hex-to-ASCII_Code_Converter.git,2023-10-29 11:59:10+00:00,,0,jaehyukk/Hex-to-ASCII_Code_Converter,711480377,Verilog,Hex-to-ASCII_Code_Converter,2,0,2023-10-29 12:00:40+00:00,[],None
283,https://github.com/rajdeep988/PWM_Shift_Verilog.git,2023-11-02 04:56:30+00:00,,0,rajdeep988/PWM_Shift_Verilog,713227162,Verilog,PWM_Shift_Verilog,1,0,2023-11-02 05:02:46+00:00,[],None
284,https://github.com/Tarta56/SODS_Project.git,2023-11-02 08:13:07+00:00,"This project provides a TCL command for PrimeTime, enabling a straightforward implementation of a post-synthesis leakage power minimization procedure. Developed as part of a contest project for the course ""Synthesis and Optimization of Digital Circuits""  at Politecnico di Torino. This tool is designed to streamline power optimization efforts.",0,Tarta56/SODS_Project,713289174,Verilog,SODS_Project,567,0,2023-11-02 08:39:18+00:00,"['primetime', 'tcl']",https://api.github.com/licenses/mit
285,https://github.com/kaveri307/Gray-to-Binary-Converter.git,2023-10-27 05:19:51+00:00,This repository consists of the RTL design and related essentials of a Gray to Binary Converter written in Verilog.,0,kaveri307/Gray-to-Binary-Converter,710628624,Verilog,Gray-to-Binary-Converter,92,0,2023-10-27 05:23:19+00:00,[],None
286,https://github.com/Suns-Caar/FPGA_Based_N-bit_Multiplier_Using_Double_Dabble_Method.git,2023-10-27 19:40:50+00:00,,0,Suns-Caar/FPGA_Based_N-bit_Multiplier_Using_Double_Dabble_Method,710946410,Verilog,FPGA_Based_N-bit_Multiplier_Using_Double_Dabble_Method,4,0,2023-10-27 19:42:03+00:00,[],None
287,https://github.com/raveena222/AES_verilog_code.git,2023-10-27 17:27:21+00:00,,0,raveena222/AES_verilog_code,710902325,Verilog,AES_verilog_code,7,0,2023-11-01 13:07:56+00:00,[],None
288,https://github.com/mirianthis/DIT207-ACA.git,2023-10-24 07:11:45+00:00,Advanced Computer Architecture,0,mirianthis/DIT207-ACA,709173774,Verilog,DIT207-ACA,30027,0,2023-10-24 07:18:11+00:00,[],None
289,https://github.com/jc3310/counter.git,2023-11-04 05:17:22+00:00,synchronous counter and asynchronous counter,0,jc3310/counter,714167339,Verilog,counter,0,0,2023-11-04 05:19:16+00:00,[],None
290,https://github.com/lazyleung/18545.git,2023-11-04 05:18:55+00:00,Copy of my college capstone project for archival purposes,0,lazyleung/18545,714167655,Verilog,18545,279256,0,2023-11-04 05:27:43+00:00,[],None
291,https://github.com/Pizza73/uart.git,2023-11-04 15:12:27+00:00,verilog uart ,0,Pizza73/uart,714322066,Verilog,uart,18,0,2023-11-04 15:17:58+00:00,[],https://api.github.com/licenses/gpl-3.0
292,https://github.com/chaozhuIP/IREControlBoardPro.git,2023-11-04 13:51:46+00:00,Irreversible electroporation control board project,0,chaozhuIP/IREControlBoardPro,714296486,Verilog,IREControlBoardPro,18,0,2023-11-04 15:05:41+00:00,[],None
293,https://github.com/shehab2020556/SPI.git,2023-11-03 20:42:12+00:00,,0,shehab2020556/SPI,714061852,Verilog,SPI,4,0,2023-11-03 20:45:20+00:00,[],None
294,https://github.com/aep227/MIPS_Lite.git,2023-11-06 03:21:10+00:00,Cut down MIPS inspired computer,0,aep227/MIPS_Lite,714884380,Verilog,MIPS_Lite,16,0,2023-11-07 01:24:12+00:00,[],None
295,https://github.com/samuel355082/ICLAB.git,2023-11-06 05:58:10+00:00,,0,samuel355082/ICLAB,714924311,Verilog,ICLAB,5,0,2023-11-06 05:59:19+00:00,[],None
296,https://github.com/nguyenducthe/CTMT.git,2023-11-06 13:43:14+00:00,,0,nguyenducthe/CTMT,715105014,Verilog,CTMT,4014,0,2023-11-06 14:01:32+00:00,[],None
297,https://github.com/KunSheng-Liu/MIPS-CPU.git,2023-11-02 17:09:01+00:00,Implement MIPS CPU architecture includes single cycle machine and pipe-lining machine by Verilog.,0,KunSheng-Liu/MIPS-CPU,713513134,Verilog,MIPS-CPU,10032,0,2023-11-02 17:24:20+00:00,[],None
298,https://github.com/efabless/usb_cdc_wrapper.git,2023-11-07 16:54:13+00:00,,0,efabless/usb_cdc_wrapper,715700416,Verilog,usb_cdc_wrapper,37648,0,2023-11-08 10:35:54+00:00,[],None
299,https://github.com/NadSafwat/Arch-Project-1.git,2023-11-06 08:12:01+00:00,,0,NadSafwat/Arch-Project-1,714969004,Verilog,Arch-Project-1,708,0,2023-11-06 08:36:03+00:00,[],None
300,https://github.com/SlimeVRS/proyecto-taller.git,2023-11-01 19:25:55+00:00,,0,SlimeVRS/proyecto-taller,713071403,Verilog,proyecto-taller,45245,0,2023-11-02 16:41:28+00:00,[],None
301,https://github.com/SreeDakshinya/S1-T18-Small-Scale-DES-Algorithm-Hardware-Implementation.git,2023-10-23 06:52:54+00:00,This repository contains the software files relevant to the simulation of our small-scale DES Algorithm.,0,SreeDakshinya/S1-T18-Small-Scale-DES-Algorithm-Hardware-Implementation,708676388,Verilog,S1-T18-Small-Scale-DES-Algorithm-Hardware-Implementation,34528,0,2023-11-22 13:21:22+00:00,[],None
302,https://github.com/875keshav/Design-and-Implementation-of-UART-communication-protocol-.git,2023-10-27 18:49:16+00:00,,0,875keshav/Design-and-Implementation-of-UART-communication-protocol-,710930391,Verilog,Design-and-Implementation-of-UART-communication-protocol-,30,0,2023-11-04 17:33:56+00:00,[],None
303,https://github.com/xixihahahha/digitalcircuit.git,2023-10-21 08:46:41+00:00,数字电路实验,0,xixihahahha/digitalcircuit,708010298,Verilog,digitalcircuit,3717,0,2023-10-21 15:23:14+00:00,['digital-circuits'],None
304,https://github.com/BrodyLiudzius/CECS-361-Final-Project.git,2023-10-25 04:56:42+00:00,,0,BrodyLiudzius/CECS-361-Final-Project,709634391,Verilog,CECS-361-Final-Project,1382,0,2023-10-25 04:56:51+00:00,[],https://api.github.com/licenses/mit
305,https://github.com/JonathanI19/Advanced-Processors-Final.git,2023-10-24 19:13:34+00:00,,0,JonathanI19/Advanced-Processors-Final,709463068,Verilog,Advanced-Processors-Final,204,0,2023-10-24 21:01:06+00:00,[],https://api.github.com/licenses/mit
306,https://github.com/LDFranck/SHA-256.git,2023-11-05 21:43:12+00:00,Custom ASIC Design for SHA-256,0,LDFranck/SHA-256,714810282,Verilog,SHA-256,165,0,2023-11-05 21:49:24+00:00,[],https://api.github.com/licenses/apache-2.0
307,https://github.com/JerryFishY/HDLcourse.git,2023-10-30 13:01:01+00:00,,0,JerryFishY/HDLcourse,711925079,Verilog,HDLcourse,15,0,2023-10-30 13:03:49+00:00,[],None
308,https://github.com/MohamedEbrahem1/No_RISC_No_FUN.git,2023-11-03 23:18:08+00:00,RISCV single cycle CPU,0,MohamedEbrahem1/No_RISC_No_FUN,714100262,Verilog,No_RISC_No_FUN,352,0,2024-01-27 02:06:00+00:00,['verilog'],https://api.github.com/licenses/mit
309,https://github.com/wasinsangdam/HDLBits.git,2023-10-25 05:11:51+00:00,,0,wasinsangdam/HDLBits,709638106,Verilog,HDLBits,37,0,2024-01-29 10:04:32+00:00,[],None
310,https://github.com/JMneverlose/Cplpl_bakjoon.git,2023-10-31 08:21:58+00:00,,0,JMneverlose/Cplpl_bakjoon,712316436,Verilog,Cplpl_bakjoon,102,0,2024-03-07 08:59:59+00:00,[],None
311,https://github.com/ElectronicsTinkerer/tt05-dds-collab.git,2023-10-22 19:56:31+00:00,2-week implementation of DDS with SPI interface,0,ElectronicsTinkerer/tt05-dds-collab,708522325,Verilog,tt05-dds-collab,91,0,2023-11-04 20:33:54+00:00,[],https://api.github.com/licenses/apache-2.0
312,https://github.com/efabless/sky130_ef_ip__xtal_osc_32k_DI.git,2023-11-05 16:01:43+00:00,,0,efabless/sky130_ef_ip__xtal_osc_32k_DI,714695497,Verilog,sky130_ef_ip__xtal_osc_32k_DI,375,0,2023-11-05 16:01:56+00:00,[],None
313,https://github.com/DDuMandoo/Hardware-Programming.git,2023-11-05 12:48:40+00:00,comsil2,0,DDuMandoo/Hardware-Programming,714629539,Verilog,Hardware-Programming,18,0,2023-11-07 12:27:08+00:00,[],None
314,https://github.com/arkNaveen/Snakes-and-Ladders.git,2023-11-04 22:17:10+00:00,,0,arkNaveen/Snakes-and-Ladders,714446988,Verilog,Snakes-and-Ladders,8,0,2023-11-04 22:17:17+00:00,[],None
315,https://github.com/Ivan890129/Soc_lab04.git,2023-11-07 13:54:55+00:00,,0,Ivan890129/Soc_lab04,715615721,Verilog,Soc_lab04,3282,0,2023-11-16 08:52:31+00:00,[],None
316,https://github.com/satabios/ttf-perceptron.git,2023-11-02 22:44:08+00:00,,0,satabios/ttf-perceptron,713622685,Verilog,ttf-perceptron,71,0,2023-11-03 23:33:53+00:00,[],https://api.github.com/licenses/apache-2.0
317,https://github.com/kaw324/ece128_lab6a.git,2023-10-24 04:24:46+00:00,,0,kaw324/ece128_lab6a,709128388,Verilog,ece128_lab6a,4,0,2023-10-24 04:28:46+00:00,[],None
318,https://github.com/Violetzx/MIPS_cpu.git,2023-10-22 21:39:08+00:00,,0,Violetzx/MIPS_cpu,708546855,Verilog,MIPS_cpu,18064,0,2023-10-22 21:43:32+00:00,[],None
319,https://github.com/embelon/caravel-sky130-opamp-cascode.git,2023-10-22 20:50:14+00:00,SKY130 Folded Cascode OpAmp integrated into Caravel,1,embelon/caravel-sky130-opamp-cascode,708535718,Verilog,caravel-sky130-opamp-cascode,276359,0,2023-10-22 21:03:27+00:00,[],https://api.github.com/licenses/apache-2.0
320,https://github.com/Mariela1051/DISPLAY.git,2023-10-20 21:11:57+00:00,,0,Mariela1051/DISPLAY,707869765,Verilog,DISPLAY,12,0,2023-10-20 21:12:02+00:00,[],https://api.github.com/licenses/apache-2.0
321,https://github.com/tsangr212/ICD_final.git,2023-10-21 06:44:02+00:00,,0,tsangr212/ICD_final,707979937,Verilog,ICD_final,3896,0,2023-10-21 06:46:58+00:00,[],None
322,https://github.com/NCBayaras/CECS361_IanCharlesJeremy.git,2023-10-20 02:05:40+00:00,,0,NCBayaras/CECS361_IanCharlesJeremy,707481769,Verilog,CECS361_IanCharlesJeremy,3,0,2023-10-20 02:15:34+00:00,[],None
323,https://github.com/devashish-11/RISCV32I_Processor-Design.git,2023-10-24 21:22:25+00:00,,0,devashish-11/RISCV32I_Processor-Design,709525221,Verilog,RISCV32I_Processor-Design,5215,0,2023-10-25 16:20:10+00:00,[],None
324,https://github.com/2427jim2427/soc_lab3.git,2023-10-21 23:04:47+00:00,,0,2427jim2427/soc_lab3,708228964,Verilog,soc_lab3,145,0,2023-10-21 23:09:57+00:00,[],None
325,https://github.com/thhongee/Soc_lab3.git,2023-10-23 14:30:13+00:00,,0,thhongee/Soc_lab3,708859872,Verilog,Soc_lab3,958,0,2023-10-23 14:32:40+00:00,[],None
326,https://github.com/kaveri307/PISO.git,2023-10-21 20:00:53+00:00,This repository consists of the RTL design and related essentials of Parallel In Serial Out (PISO) shift register written in Verilog.,0,kaveri307/PISO,708193712,Verilog,PISO,43,0,2023-10-21 20:02:06+00:00,[],None
327,https://github.com/srikanth12111/Day-06-Multiplexer-2to1-Gate-Level-Modelling-.git,2023-10-22 04:16:28+00:00,,0,srikanth12111/Day-06-Multiplexer-2to1-Gate-Level-Modelling-,708279495,Verilog,Day-06-Multiplexer-2to1-Gate-Level-Modelling-,0,0,2023-10-22 04:17:25+00:00,[],None
328,https://github.com/Ivan890129/soc_lab3.git,2023-10-22 15:53:49+00:00,,0,Ivan890129/soc_lab3,708451898,Verilog,soc_lab3,10231,0,2023-10-23 14:00:46+00:00,[],None
329,https://github.com/kaveri307/Square-Generator.git,2023-10-22 19:27:42+00:00,This repository consists of the RTL design and related essentials of Square Generator written in Verilog.,0,kaveri307/Square-Generator,708515072,Verilog,Square-Generator,23,0,2023-10-22 19:28:45+00:00,[],None
330,https://github.com/YutongChenVictor/MobileNet_Zynq.git,2023-10-27 07:33:40+00:00,MobileNet Implemented On Zynq,0,YutongChenVictor/MobileNet_Zynq,710671389,Verilog,MobileNet_Zynq,5,0,2023-10-27 09:23:32+00:00,[],https://api.github.com/licenses/mit
331,https://github.com/RohanS-14/-Implementation-of-Pipelined-Multi-Precision-1-2-and-4-Floating-point-Arithmetic-Operations.git,2023-10-27 06:04:02+00:00,,0,RohanS-14/-Implementation-of-Pipelined-Multi-Precision-1-2-and-4-Floating-point-Arithmetic-Operations,710640777,Verilog,-Implementation-of-Pipelined-Multi-Precision-1-2-and-4-Floating-point-Arithmetic-Operations,13,0,2023-10-27 06:04:58+00:00,[],None
332,https://github.com/Ritvik123487/lab5.git,2023-10-28 01:08:26+00:00,,0,Ritvik123487/lab5,711015110,Verilog,lab5,3,0,2023-10-28 01:08:46+00:00,[],None
333,https://github.com/Dakshpatel806/unicass_files.git,2023-10-31 01:25:01+00:00,,0,Dakshpatel806/unicass_files,712192058,Verilog,unicass_files,5,0,2023-11-01 18:15:30+00:00,[],None
334,https://github.com/Baungarten-CINVESTAV/HW_TI_Encryption.git,2023-10-30 23:54:56+00:00,The development of a Verilog module designed to store encryption keys used in various encryption algorithms with LLM.,0,Baungarten-CINVESTAV/HW_TI_Encryption,712171036,Verilog,HW_TI_Encryption,154684,0,2023-11-04 01:15:51+00:00,[],https://api.github.com/licenses/apache-2.0
335,https://github.com/aakashc97/GaborFilter.git,2023-10-30 18:49:27+00:00,Implementing image processing using Gabor Filter in verilog,0,aakashc97/GaborFilter,712080719,Verilog,GaborFilter,22,0,2023-10-30 18:51:22+00:00,[],None
336,https://github.com/snevindsouza/FPGA_Matrix_Timer_verilog.git,2023-10-21 03:13:31+00:00,"Design and implementation an embedded system using an FPGA to create a versatile timer with alarm functionality. The system utilises a multiplexed 7-segment display for time visualization, DIP switches and 4x4 matrix keypad for user input to set the timer, and a buzzer for the alarm. The FPGA will serve as the central control unit for the system.",0,snevindsouza/FPGA_Matrix_Timer_verilog,707937827,Verilog,FPGA_Matrix_Timer_verilog,19,0,2023-10-21 11:18:49+00:00,"['fpga', 'verilog']",https://api.github.com/licenses/mit
337,https://github.com/souhardyadey2001/8x16_asynchronous_single_port_ram.git,2023-10-29 16:46:26+00:00,,0,souhardyadey2001/8x16_asynchronous_single_port_ram,711564012,Verilog,8x16_asynchronous_single_port_ram,118,0,2023-10-29 16:49:03+00:00,[],None
338,https://github.com/souhardyadey2001/16x8_synchronous_dual_port_ram.git,2023-10-29 16:51:19+00:00,,0,souhardyadey2001/16x8_synchronous_dual_port_ram,711565530,Verilog,16x8_synchronous_dual_port_ram,152,0,2023-10-29 16:52:19+00:00,[],None
339,https://github.com/souhardyadey2001/vending-machine.git,2023-10-29 16:57:29+00:00,,0,souhardyadey2001/vending-machine,711567366,Verilog,vending-machine,108,0,2023-10-29 16:59:24+00:00,[],None
340,https://github.com/gr8linux/docker-linuxonlitex.git,2023-10-28 16:49:44+00:00,Dockerfile and required toolchain for run Linux on Sipeed primer 20k,0,gr8linux/docker-linuxonlitex,711247595,Verilog,docker-linuxonlitex,278413,0,2023-10-28 23:03:36+00:00,"['docker', 'fpga', 'linux', 'litex', 'sipeed', 'prime20k']",None
341,https://github.com/void-hoge/xilinx-verilog-emulators.git,2023-10-27 09:49:59+00:00,Verilog modules that emulate LUTs and CARRY4 of Xilinx FPGAs,0,void-hoge/xilinx-verilog-emulators,710722743,Verilog,xilinx-verilog-emulators,3,0,2023-10-27 09:50:46+00:00,[],None
342,https://github.com/2023-FALL-SoC-Team1/SoC_Lab4-1.git,2023-10-31 16:05:26+00:00,,0,2023-FALL-SoC-Team1/SoC_Lab4-1,712513592,Verilog,SoC_Lab4-1,16863,0,2023-11-02 15:46:04+00:00,[],None
343,https://github.com/yusufsur/caravel.git,2023-10-31 18:19:52+00:00,,0,yusufsur/caravel,712569731,Verilog,caravel,11929,0,2023-10-31 18:21:24+00:00,[],https://api.github.com/licenses/apache-2.0
344,https://github.com/pscheiben/CW-for-DDCA-and-practice.git,2023-10-29 18:59:27+00:00,Verilog on CMOD-A7,0,pscheiben/CW-for-DDCA-and-practice,711602182,Verilog,CW-for-DDCA-and-practice,13,0,2023-11-03 10:16:41+00:00,[],None
345,https://github.com/ravania/Projeto-Arquitetura.git,2023-10-29 00:54:53+00:00,,0,ravania/Projeto-Arquitetura,711346305,Verilog,Projeto-Arquitetura,20,0,2023-10-29 00:56:56+00:00,[],None
346,https://github.com/ZheChen-Bill/SoC_Design_Lab4_2.git,2023-10-29 08:19:47+00:00,,0,ZheChen-Bill/SoC_Design_Lab4_2,711424729,Verilog,SoC_Design_Lab4_2,14085,0,2023-11-09 17:38:13+00:00,[],None
347,https://github.com/nehranarendra/8_BIT-VEDIC-MULTIPLIER.git,2023-11-06 20:21:53+00:00,,0,nehranarendra/8_BIT-VEDIC-MULTIPLIER,715277056,Verilog,8_BIT-VEDIC-MULTIPLIER,2101,0,2023-11-07 14:17:37+00:00,[],https://api.github.com/licenses/mit
348,https://github.com/msp5382/hw-syn-lab-project.git,2023-11-07 04:04:34+00:00,,0,msp5382/hw-syn-lab-project,715399993,Verilog,hw-syn-lab-project,6,0,2023-11-07 04:15:23+00:00,[],None
349,https://github.com/ahmedashrafalaaser/single-cycle-RISC-V.git,2023-11-02 23:45:16+00:00,,0,ahmedashrafalaaser/single-cycle-RISC-V,713637514,Verilog,single-cycle-RISC-V,1201,0,2023-11-02 23:50:10+00:00,[],None
350,https://github.com/nishikinocurtis/coinctr.git,2023-11-02 08:34:03+00:00,,0,nishikinocurtis/coinctr,713296901,Verilog,coinctr,2,0,2023-11-02 08:34:59+00:00,[],None
351,https://github.com/merledu/ArcheV.git,2023-11-02 11:17:30+00:00,RISC-V RV-32i RTL Benchmark for evaluating Large Language Models.,1,merledu/ArcheV,713362151,Verilog,ArcheV,6820,0,2023-11-02 11:31:07+00:00,[],None
352,https://github.com/Marcotronics/project_complete.git,2023-10-31 23:39:07+00:00,,0,Marcotronics/project_complete,712663128,Verilog,project_complete,11929,0,2023-10-31 23:40:26+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/swapnilanand123/Combinational-Adder.git,2023-11-03 05:49:42+00:00,,0,swapnilanand123/Combinational-Adder,713727567,Verilog,Combinational-Adder,10,0,2023-11-03 05:52:29+00:00,[],None
354,https://github.com/Denus934/Sys-tech.git,2023-11-05 10:32:44+00:00,,0,Denus934/Sys-tech,714593225,Verilog,Sys-tech,9,0,2023-11-05 10:38:24+00:00,[],None
355,https://github.com/AlexLicuriceanu/arhitectura-procesoarelor-moderne.git,2023-10-23 14:50:59+00:00,Arhitectura Procesoarelor Moderne (APM) - UPB ACS 2023-2024,0,AlexLicuriceanu/arhitectura-procesoarelor-moderne,708869613,Verilog,arhitectura-procesoarelor-moderne,8571,0,2024-01-28 12:01:15+00:00,[],https://api.github.com/licenses/mit
356,https://github.com/pratham-exe/Shift-Add-Multiplication.git,2023-11-04 06:32:09+00:00,Shift Add Multiplication,0,pratham-exe/Shift-Add-Multiplication,714183372,Verilog,Shift-Add-Multiplication,149,0,2023-12-16 10:15:28+00:00,[],None
357,https://github.com/sudo-dqr/2023-Autumn-CO.git,2023-10-27 18:17:17+00:00,,0,sudo-dqr/2023-Autumn-CO,710919561,Verilog,2023-Autumn-CO,3824,0,2024-02-14 15:26:59+00:00,[],None
358,https://github.com/Mr-Kaushal-22/Microcontroller_Verilog_Code.git,2023-10-25 06:02:25+00:00,,0,Mr-Kaushal-22/Microcontroller_Verilog_Code,709652073,Verilog,Microcontroller_Verilog_Code,7,0,2023-10-25 06:09:52+00:00,[],None
359,https://github.com/jackeryli/verilog-cpu.git,2023-11-01 22:56:36+00:00,Simple CPU in verilog,0,jackeryli/verilog-cpu,713134244,Verilog,verilog-cpu,643,0,2024-01-17 01:58:32+00:00,[],None
360,https://github.com/gme-cefet/micro_2024-1.git,2023-10-25 16:09:38+00:00,"Projects of CEFET/RJ's students in the Microelectronic course, pertaining to class 2024/1.",0,gme-cefet/micro_2024-1,709902300,Verilog,micro_2024-1,2969,0,2024-03-04 15:26:14+00:00,[],https://api.github.com/licenses/apache-2.0
361,https://github.com/Ramsensei/ARM_Uniciclo.git,2023-10-24 15:52:59+00:00,,1,Ramsensei/ARM_Uniciclo,709383333,Verilog,ARM_Uniciclo,1221,0,2024-03-15 01:58:09+00:00,[],None
362,https://github.com/zyx7k/Verilog-4-Bit-ALU.git,2023-11-02 06:30:05+00:00,Implementing a 4-Bit ALU in Verilog,0,zyx7k/Verilog-4-Bit-ALU,713254255,Verilog,Verilog-4-Bit-ALU,59,0,2024-03-24 12:15:59+00:00,"['arithmetic-logic-unit', 'verilog']",None
363,https://github.com/muhammadtalhasami/RTL_Practice.git,2023-10-20 11:24:02+00:00,This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits.,0,muhammadtalhasami/RTL_Practice,707657042,Verilog,RTL_Practice,23,0,2024-03-26 18:07:12+00:00,"['muhammadtalhasami-github-', 'rtl', 'testbench', 'verilog', 'vhdl', '100daysofrtl', 'hardware-coding', 'verilog-practice']",None
364,https://github.com/mbeepo/veribeepo.git,2023-11-03 04:38:33+00:00,,0,mbeepo/veribeepo,713709013,Verilog,veribeepo,18,0,2023-11-03 04:43:02+00:00,[],None
365,https://github.com/pkn167/Risc-v_Processor.git,2023-10-30 06:38:41+00:00,,0,pkn167/Risc-v_Processor,711775048,Verilog,Risc-v_Processor,130,0,2023-10-30 06:44:02+00:00,[],None
366,https://github.com/trivikramchand/Intern.git,2023-10-23 06:21:50+00:00,,0,trivikramchand/Intern,708666214,Verilog,Intern,37,0,2023-11-11 10:07:21+00:00,[],https://api.github.com/licenses/bsd-2-clause
367,https://github.com/Eiza18/Ejemplo_Quartus_CPLD.git,2023-11-06 04:39:54+00:00,,0,Eiza18/Ejemplo_Quartus_CPLD,714903325,Verilog,Ejemplo_Quartus_CPLD,29,0,2023-11-06 04:43:46+00:00,[],None
368,https://github.com/ismet-erdem/test123.git,2023-11-04 10:57:00+00:00,,0,ismet-erdem/test123,714247754,Verilog,test123,35282,0,2023-11-04 10:57:50+00:00,[],https://api.github.com/licenses/apache-2.0
369,https://github.com/ApoorvaUec/testrepo.git,2023-11-05 04:37:57+00:00,,0,ApoorvaUec/testrepo,714517533,Verilog,testrepo,4,0,2023-11-05 07:28:34+00:00,[],None
370,https://github.com/alecjprobst/supercon2023.git,2023-11-03 21:18:50+00:00,,0,alecjprobst/supercon2023,714071349,Verilog,supercon2023,43,0,2023-11-03 22:59:35+00:00,[],https://api.github.com/licenses/apache-2.0
371,https://github.com/lkl110137918218/SoC-design_Lab4-1.git,2023-11-02 14:07:35+00:00,,0,lkl110137918218/SoC-design_Lab4-1,713432467,Verilog,SoC-design_Lab4-1,3273,0,2023-11-02 14:34:41+00:00,[],None
372,https://github.com/OneStepFurtherPlz/learn_git.git,2023-11-02 14:59:03+00:00,,0,OneStepFurtherPlz/learn_git,713456683,Verilog,learn_git,1,0,2023-11-02 15:02:15+00:00,[],None
373,https://github.com/tsheaves/tt05-tdc-hsc.git,2023-11-02 14:54:48+00:00,Time-to-digital converter test macro BUFBUF delayline,0,tsheaves/tt05-tdc-hsc,713454691,Verilog,tt05-tdc-hsc,215,0,2023-11-02 14:54:54+00:00,[],https://api.github.com/licenses/apache-2.0
374,https://github.com/nehranarendra/12-HOUR-CLOCK.git,2023-11-06 20:46:48+00:00,,0,nehranarendra/12-HOUR-CLOCK,715285216,Verilog,12-HOUR-CLOCK,1299,0,2023-11-07 14:17:38+00:00,[],https://api.github.com/licenses/mit
375,https://github.com/SidharthTR249/DDS-Mini-Project-T8.git,2023-10-25 16:34:07+00:00,,0,SidharthTR249/DDS-Mini-Project-T8,709912921,Verilog,DDS-Mini-Project-T8,24815,0,2023-11-21 04:22:47+00:00,[],None
376,https://github.com/adityavbhagwat/DDS-MINI-PROJECT.git,2023-10-26 13:18:36+00:00,Elevator Scheduling and controller system,0,adityavbhagwat/DDS-MINI-PROJECT,710322858,Verilog,DDS-MINI-PROJECT,35982,0,2023-11-15 11:24:54+00:00,[],None
377,https://github.com/Yangel300/Sumador_4_bits_7_seg.git,2023-10-22 17:49:15+00:00,,0,Yangel300/Sumador_4_bits_7_seg,708487280,Verilog,Sumador_4_bits_7_seg,3582,0,2023-12-02 03:05:45+00:00,[],None
378,https://github.com/faisalill/verilog.git,2023-11-07 17:15:41+00:00,,0,faisalill/verilog,715710017,Verilog,verilog,465,0,2023-11-07 17:48:49+00:00,[],None
379,https://github.com/BirddWang/DS_Practice.git,2023-10-24 03:21:52+00:00,,0,BirddWang/DS_Practice,709113638,Verilog,DS_Practice,18,0,2023-12-28 11:07:10+00:00,[],None
380,https://github.com/kaupupu/verilog.git,2023-11-07 08:36:28+00:00,,0,kaupupu/verilog,715484871,Verilog,verilog,51,0,2023-12-12 13:59:30+00:00,[],None
381,https://github.com/nandish-jha/full_microprocessor.git,2023-10-22 22:06:22+00:00,,0,nandish-jha/full_microprocessor,708552573,Verilog,full_microprocessor,2394,0,2023-12-13 18:48:55+00:00,[],None
382,https://github.com/liyuan-chang/SoC-Lab-Caravel-FIR.git,2023-11-06 14:09:26+00:00,,0,liyuan-chang/SoC-Lab-Caravel-FIR,715117114,Verilog,SoC-Lab-Caravel-FIR,14745,0,2023-11-17 05:09:46+00:00,[],None
383,https://github.com/HenryChang6/NCKU_digital_system_lab.git,2023-10-31 09:52:20+00:00,,0,HenryChang6/NCKU_digital_system_lab,712351979,Verilog,NCKU_digital_system_lab,29,0,2023-10-31 09:58:50+00:00,[],None
384,https://github.com/alanqwl/MIPS_alu.git,2023-11-05 13:19:22+00:00, a simple MIPS ALU implemented using Verilog Language,0,alanqwl/MIPS_alu,714638395,Verilog,MIPS_alu,246,0,2023-12-20 01:59:55+00:00,[],None
385,https://github.com/techsharada604/Team-10-DDS.git,2023-10-26 05:06:19+00:00,,0,techsharada604/Team-10-DDS,710136054,Verilog,Team-10-DDS,10730,0,2023-11-21 18:18:08+00:00,[],None
386,https://github.com/Sebastian-GA/RISCV_uC.git,2023-10-29 02:22:14+00:00,,0,Sebastian-GA/RISCV_uC,711359457,Verilog,RISCV_uC,2947,0,2023-10-29 02:23:58+00:00,[],None
387,https://github.com/PrabalMahajan11/iiitb_pwm_gen.git,2023-10-26 10:39:22+00:00,This project simulates the designed Pulse Width Modulated Wave Generator with Variable Duty Cycle. We can generate PWM wave and varry its DUTYCYCLE in steps of 10%,0,PrabalMahajan11/iiitb_pwm_gen,710258526,Verilog,iiitb_pwm_gen,109,0,2023-10-26 10:40:18+00:00,[],None
388,https://github.com/BFarkascode/DE0Nano_Digicam.git,2023-10-21 14:36:38+00:00,A digital camera programmed into a Terasic DE0Nano (camera control with SAMD21),0,BFarkascode/DE0Nano_Digicam,708103506,Verilog,DE0Nano_Digicam,90,0,2024-02-07 08:33:57+00:00,[],None
389,https://github.com/lowry0502/SOC_LAB3.git,2023-10-24 12:55:02+00:00,,0,lowry0502/SOC_LAB3,709302500,Verilog,SOC_LAB3,6071,0,2023-10-24 13:15:19+00:00,[],None
390,https://github.com/mauriya0202/pes_fmul.git,2023-10-20 10:47:03+00:00,,0,mauriya0202/pes_fmul,707644326,Verilog,pes_fmul,69,0,2023-10-20 10:47:47+00:00,[],None
391,https://github.com/Akarsh-Hegde/pes_full_subtractor.git,2023-10-20 14:52:48+00:00,,0,Akarsh-Hegde/pes_full_subtractor,707740953,Verilog,pes_full_subtractor,27,0,2023-10-21 08:19:16+00:00,[],None
392,https://github.com/Mrunalini-iitbbs/32-BIT-RISC-V.git,2023-10-21 07:28:33+00:00,,0,Mrunalini-iitbbs/32-BIT-RISC-V,707992186,Verilog,32-BIT-RISC-V,8,0,2023-10-21 07:32:35+00:00,[],None
393,https://github.com/AShLiX/EC413_CourseWorks.git,2023-10-21 22:21:28+00:00,,0,AShLiX/EC413_CourseWorks,708221786,Verilog,EC413_CourseWorks,124,0,2023-10-21 22:25:35+00:00,[],None
394,https://github.com/jimmy20000314/soc-lab3-fir.git,2023-10-22 16:11:00+00:00,implement fir with sram and some axilite control ,0,jimmy20000314/soc-lab3-fir,708457136,Verilog,soc-lab3-fir,9458,0,2023-11-07 08:46:38+00:00,[],None
395,https://github.com/mjc284/mjc284_CS4334.git,2023-10-22 21:04:36+00:00,Simple verilog codes to generate signals with the Cirrus logic cs4334 audio DAC.,0,mjc284/mjc284_CS4334,708539026,Verilog,mjc284_CS4334,8,0,2023-10-22 22:01:55+00:00,[],None
396,https://github.com/816-allen/SOC-Lab-FIR.git,2023-10-23 09:27:44+00:00,,0,816-allen/SOC-Lab-FIR,708733965,Verilog,SOC-Lab-FIR,4390,0,2023-10-23 14:30:05+00:00,[],None
397,https://github.com/ZhangMingFengZZ/uart.git,2023-10-23 08:13:05+00:00,,0,ZhangMingFengZZ/uart,708705252,Verilog,uart,20,0,2023-10-23 08:15:47+00:00,[],None
398,https://github.com/pjb325/ECE-128-Lab7.git,2023-10-24 20:35:03+00:00,,0,pjb325/ECE-128-Lab7,709510999,Verilog,ECE-128-Lab7,7,0,2023-10-24 20:42:15+00:00,[],None
399,https://github.com/kaveri307/SIPO.git,2023-10-20 18:37:10+00:00,This repository consists of the RTL design and related essentials of Serial In Parallel Out Shift Register written in Verilog.,0,kaveri307/SIPO,707824240,Verilog,SIPO,26,0,2023-10-20 18:39:58+00:00,[],None
400,https://github.com/FranciscaDB/PWM_MODULATOR.git,2023-10-20 15:09:44+00:00,Project Synopsys,0,FranciscaDB/PWM_MODULATOR,707748004,Verilog,PWM_MODULATOR,3891,0,2023-10-20 15:13:11+00:00,[],None
401,https://github.com/Prthm-G/Audio-Signal-Transmission-Through-Noisy-Channel.git,2023-10-23 21:36:57+00:00,,0,Prthm-G/Audio-Signal-Transmission-Through-Noisy-Channel,709026395,Verilog,Audio-Signal-Transmission-Through-Noisy-Channel,18731,0,2023-10-28 00:04:56+00:00,[],None
402,https://github.com/MinotiKarkhanis/Design-and-Simulation-of-Split-L1-Cache.git,2023-10-25 01:32:28+00:00,Design and Simulation of Split L1 Cache,0,MinotiKarkhanis/Design-and-Simulation-of-Split-L1-Cache,709585180,Verilog,Design-and-Simulation-of-Split-L1-Cache,315,0,2023-10-25 01:33:39+00:00,[],None
403,https://github.com/brinus/veriAdder.git,2023-10-26 08:09:29+00:00,,0,brinus/veriAdder,710198543,Verilog,veriAdder,7,0,2023-10-26 08:09:36+00:00,[],None
404,https://github.com/MustafaAH10/EE2026.git,2023-10-28 16:22:36+00:00,FPGA Design Project,0,MustafaAH10/EE2026,711239669,Verilog,EE2026,74,0,2023-10-28 16:24:52+00:00,[],None
405,https://github.com/Royalmaddy007/ALU_Nbits.git,2023-10-28 17:42:53+00:00,"This Quartus project file embodies a robust N-bit ALU, performing 32 operations on a Cyclone V FPGA, showcasing digital design and FPGA hardware synergy.",0,Royalmaddy007/ALU_Nbits,711262677,Verilog,ALU_Nbits,50,0,2023-10-28 17:43:51+00:00,[],None
406,https://github.com/HALFPASTEIGHT/-.git,2023-10-27 14:08:22+00:00,11111,0,HALFPASTEIGHT/-,710823611,Verilog,-,4,0,2023-10-27 14:09:05+00:00,[],None
407,https://github.com/jklovelove/sar_adc_for_public.git,2023-10-30 14:12:55+00:00,,0,jklovelove/sar_adc_for_public,711958360,Verilog,sar_adc_for_public,144,0,2023-10-30 14:13:03+00:00,[],https://api.github.com/licenses/apache-2.0
408,https://github.com/Abhiiishekyadav/RISC_V.git,2023-10-31 09:35:52+00:00,,0,Abhiiishekyadav/RISC_V,712345359,Verilog,RISC_V,71,0,2023-10-31 09:38:07+00:00,[],None
409,https://github.com/TINGxTING/Soc-design-Lab4-1.git,2023-10-31 12:13:45+00:00,,0,TINGxTING/Soc-design-Lab4-1,712407095,Verilog,Soc-design-Lab4-1,1134,0,2023-11-03 04:20:16+00:00,[],None
410,https://github.com/Sakunde10/NocNeuralNetwork.git,2023-10-30 10:33:03+00:00,,0,Sakunde10/NocNeuralNetwork,711866362,Verilog,NocNeuralNetwork,21,0,2023-10-30 16:02:57+00:00,[],None
411,https://github.com/LuizAlex98/VeSPA.git,2023-10-27 22:10:04+00:00,FPGA Embedded,0,LuizAlex98/VeSPA,710983250,Verilog,VeSPA,86,0,2023-10-27 22:46:54+00:00,[],None
412,https://github.com/jmadden173/tt05-lif-demo.git,2023-10-26 22:56:24+00:00,Leaky integrate fire neuron on hardware,0,jmadden173/tt05-lif-demo,710538857,Verilog,tt05-lif-demo,17,0,2023-10-26 22:56:30+00:00,[],https://api.github.com/licenses/apache-2.0
413,https://github.com/nitinshrinivas/Parallel-Fault-Simulations.git,2023-10-29 06:33:27+00:00,Simulating the faults for the ISCAS-85 : C432 27-channel interrupt controller circuit,0,nitinshrinivas/Parallel-Fault-Simulations,711402361,Verilog,Parallel-Fault-Simulations,1,0,2023-10-29 14:20:42+00:00,[],None
414,https://github.com/jaehyukk/Calculator_design.git,2023-10-29 11:37:36+00:00,,0,jaehyukk/Calculator_design,711474849,Verilog,Calculator_design,1412,0,2023-10-29 11:38:40+00:00,[],None
415,https://github.com/Liveir/PollingBooth.git,2023-11-03 20:50:49+00:00,A simple three-candidate polling booth system for FPGAs built with VerilogHDL.,0,Liveir/PollingBooth,714064152,Verilog,PollingBooth,146,0,2023-11-03 20:52:46+00:00,[],None
416,https://github.com/juinchuen/CE493.git,2023-10-26 19:08:22+00:00,We are gonna make an inverter on a chip because we can,0,juinchuen/CE493,710473766,Verilog,CE493,408147,0,2023-12-07 18:27:27+00:00,[],None
417,https://github.com/Kytolly/HDVLstudying.git,2023-10-30 13:54:10+00:00,主要描述计算机组成原理里的几个实验代码，仿真环境为Vivido,0,Kytolly/HDVLstudying,711949470,Verilog,HDVLstudying,5070,0,2023-10-30 14:27:53+00:00,[],None
418,https://github.com/dawi6p/SEW.git,2023-11-06 13:01:49+00:00,acoustic levitation on an 8x8 speaker array,0,dawi6p/SEW,715086220,Verilog,SEW,24514,0,2024-04-11 20:01:10+00:00,[],https://api.github.com/licenses/mit
419,https://github.com/cy-rick-lin/Reconfigurable-Multi-Precision-Floating-Point-Computation-Unit-for-Dot-Product-of-4D-Vectors.git,2023-11-04 08:32:52+00:00,,0,cy-rick-lin/Reconfigurable-Multi-Precision-Floating-Point-Computation-Unit-for-Dot-Product-of-4D-Vectors,714211473,Verilog,Reconfigurable-Multi-Precision-Floating-Point-Computation-Unit-for-Dot-Product-of-4D-Vectors,83,0,2023-11-10 13:23:50+00:00,[],None
420,https://github.com/Youngbeom94/HDL_bits_solution.git,2023-11-07 14:33:47+00:00,,0,Youngbeom94/HDL_bits_solution,715636153,Verilog,HDL_bits_solution,16,0,2023-11-08 03:10:27+00:00,"['hdlbits', 'hdlbitssolution']",https://api.github.com/licenses/mit
421,https://github.com/abdallah8tarek/RISC-V-with-cash-system.git,2023-10-22 22:31:54+00:00,,0,abdallah8tarek/RISC-V-with-cash-system,708557499,Verilog,RISC-V-with-cash-system,1730,0,2023-11-14 18:21:08+00:00,[],None
422,https://github.com/urish/tt05-skullfet.git,2023-10-27 07:36:31+00:00,Bare bones transistors for Tiny Tapeout 05,0,urish/tt05-skullfet,710672380,Verilog,tt05-skullfet,105,0,2023-10-27 14:23:06+00:00,[],https://api.github.com/licenses/apache-2.0
423,https://github.com/FerroelectricPhysics/uart_demo.git,2023-10-27 09:48:29+00:00,新起点开发板 uart代码打包,0,FerroelectricPhysics/uart_demo,710722187,Verilog,uart_demo,3373,0,2023-10-27 09:52:22+00:00,[],None
424,https://github.com/zaid2046/Advanced-Encryption-Standard-RTL-to-GDS-flow.git,2023-11-07 06:55:25+00:00,,0,zaid2046/Advanced-Encryption-Standard-RTL-to-GDS-flow,715448435,Verilog,Advanced-Encryption-Standard-RTL-to-GDS-flow,1033,0,2023-11-07 09:05:34+00:00,[],None
425,https://github.com/Ricky1647/Pipelined-CPU.git,2023-11-06 04:05:19+00:00,,0,Ricky1647/Pipelined-CPU,714895122,Verilog,Pipelined-CPU,14,0,2023-11-06 04:11:50+00:00,[],None
426,https://github.com/816-allen/SOC-Design-Lab4-1.git,2023-11-02 04:18:23+00:00,,0,816-allen/SOC-Design-Lab4-1,713217146,Verilog,SOC-Design-Lab4-1,595,0,2023-11-02 04:19:44+00:00,[],None
427,https://github.com/ronitnag04/verilog-projects.git,2023-11-04 04:06:36+00:00,,0,ronitnag04/verilog-projects,714153470,Verilog,verilog-projects,38,0,2023-11-04 04:11:29+00:00,[],None
428,https://github.com/wei-style/FPGA_UART.git,2023-11-01 14:32:33+00:00,ZYNQ Projects not involving the PS end of the spectrum,0,wei-style/FPGA_UART,712948161,Verilog,FPGA_UART,4,0,2023-11-02 12:33:41+00:00,[],None
429,https://github.com/GAURAVSDAS1996/yosys-tcl-ui-report.git,2023-11-01 15:53:43+00:00,,0,GAURAVSDAS1996/yosys-tcl-ui-report,712985106,Verilog,yosys-tcl-ui-report,749,0,2023-11-06 14:33:31+00:00,[],None
430,https://github.com/jc3310/adder.git,2023-10-30 00:39:46+00:00,"half_adder,full_adder",0,jc3310/adder,711674773,Verilog,adder,1,0,2023-10-30 00:42:42+00:00,[],None
431,https://github.com/Jaylenne/tt05-wta-pwm.git,2023-10-28 04:46:55+00:00,Verilog design for Tiny Tapeout 5,0,Jaylenne/tt05-wta-pwm,711055427,Verilog,tt05-wta-pwm,42,0,2023-11-03 09:28:20+00:00,[],https://api.github.com/licenses/apache-2.0
432,https://github.com/eileenbai/VLSI.git,2023-11-06 12:59:34+00:00,using verilog and FPGA to achieve circuit functions,0,eileenbai/VLSI,715085265,Verilog,VLSI,3,0,2023-11-06 13:34:12+00:00,[],None
433,https://github.com/serge-balakshiy/myj1sa.git,2023-11-03 13:03:11+00:00,j1 for forth system,0,serge-balakshiy/myj1sa,713889353,Verilog,myj1sa,11929,0,2023-11-03 13:04:52+00:00,[],https://api.github.com/licenses/apache-2.0
434,https://github.com/xkjjx/ECEN350Lab07Temp.git,2023-11-03 04:31:54+00:00,,0,xkjjx/ECEN350Lab07Temp,713707551,Verilog,ECEN350Lab07Temp,2,0,2023-11-03 04:35:56+00:00,[],None
435,https://github.com/srinidhiporandla/SRAM.git,2023-11-03 05:51:26+00:00,,0,srinidhiporandla/SRAM,713728122,Verilog,SRAM,3,0,2023-11-03 05:55:51+00:00,[],None
436,https://github.com/mathis-s/SoomRV-GF180.git,2023-10-31 19:10:19+00:00,,0,mathis-s/SoomRV-GF180,712588134,Verilog,SoomRV-GF180,11929,0,2023-10-31 19:11:49+00:00,[],https://api.github.com/licenses/apache-2.0
437,https://github.com/daisukex/udl-axi-for-block-design.git,2023-10-31 05:14:00+00:00,This environment generates udl_axi using Vivado Block Design.,0,daisukex/udl-axi-for-block-design,712250852,Verilog,udl-axi-for-block-design,130,0,2023-10-31 07:39:30+00:00,[],None
438,https://github.com/nirbhaayy/verilog_miniproject.git,2023-10-31 17:12:50+00:00,This repository contains Mini Project of 3EL41 Digital System Design,0,nirbhaayy/verilog_miniproject,712542405,Verilog,verilog_miniproject,11,0,2023-10-31 17:36:49+00:00,[],None
439,https://github.com/Kai-Dun/AMBA_APB3.git,2023-11-01 03:14:25+00:00,,0,Kai-Dun/AMBA_APB3,712713118,Verilog,AMBA_APB3,18,0,2023-11-03 05:04:45+00:00,[],None
440,https://github.com/Ashborn-SM/Universal-Asynchronous-Receiver-Transmitter.git,2023-10-28 16:03:45+00:00,,0,Ashborn-SM/Universal-Asynchronous-Receiver-Transmitter,711234193,Verilog,Universal-Asynchronous-Receiver-Transmitter,8,0,2023-10-28 16:04:04+00:00,[],None
441,https://github.com/matheus-VBLabs/tt05_chip_inventor_01.git,2023-11-04 16:51:29+00:00,,0,matheus-VBLabs/tt05_chip_inventor_01,714352673,Verilog,tt05_chip_inventor_01,13,0,2023-11-04 16:56:51+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/scottcjx/sc1005-verilog.git,2023-10-29 15:27:20+00:00,verilog is hell. this might help,0,scottcjx/sc1005-verilog,711540585,Verilog,sc1005-verilog,31,0,2023-10-30 01:41:53+00:00,[],https://api.github.com/licenses/gpl-3.0
443,https://github.com/v2agi/HDLBits.git,2023-10-29 07:52:57+00:00,,0,v2agi/HDLBits,711419036,Verilog,HDLBits,44,0,2023-10-29 07:55:56+00:00,[],None
444,https://github.com/AhmedHaridy59/Reconfigurable-CNN-Coprocessor.git,2023-10-31 18:22:29+00:00,Coprocessor function is to accelerate the critical operations by HW. There are some other operations executed in CPU by SW in parallel.,0,AhmedHaridy59/Reconfigurable-CNN-Coprocessor,712570878,Verilog,Reconfigurable-CNN-Coprocessor,2706,0,2023-10-31 18:35:00+00:00,[],None
445,https://github.com/curtiseng/smaple.git,2023-11-01 01:24:24+00:00,,0,curtiseng/smaple,712687011,Verilog,smaple,0,0,2023-11-01 01:25:16+00:00,[],None
446,https://github.com/jc3310/decoder4.git,2023-10-31 00:23:19+00:00,,0,jc3310/decoder4,712177518,Verilog,decoder4,0,0,2023-10-31 00:25:30+00:00,[],None
447,https://github.com/efabless/EF_DLL_SKY130.git,2023-11-02 16:02:30+00:00,,0,efabless/EF_DLL_SKY130,713484723,Verilog,EF_DLL_SKY130,17,0,2023-11-03 06:06:06+00:00,[],https://api.github.com/licenses/apache-2.0
448,https://github.com/danglevm/verilog-PONG.git,2023-11-03 19:41:40+00:00,,0,danglevm/verilog-PONG,714044468,Verilog,verilog-PONG,11,0,2023-11-14 01:56:32+00:00,[],None
449,https://github.com/Ravindra162/Traffic-Light-Controller-using-logisim-and-verilog.git,2023-10-25 10:42:05+00:00,It's a traffic light controller used at an intersection of a busy road and village road,0,Ravindra162/Traffic-Light-Controller-using-logisim-and-verilog,709757616,Verilog,Traffic-Light-Controller-using-logisim-and-verilog,37783,0,2023-11-22 04:37:52+00:00,[],None
450,https://github.com/DouglasWWolf/sidewinder_rdma.git,2023-11-01 10:25:03+00:00,"RDMA reference design, implemented on a Sidewinder",0,DouglasWWolf/sidewinder_rdma,712849349,Verilog,sidewinder_rdma,29357,0,2023-11-12 08:38:49+00:00,[],None
451,https://github.com/ADSR1042/Array_divider_generate.git,2023-10-27 02:13:45+00:00,a script to generate  any bits combinatorial logic unsigned integer array divider,0,ADSR1042/Array_divider_generate,710582851,Verilog,Array_divider_generate,38,0,2023-12-01 19:40:04+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/wjmaxwell/ECE464_FPGADesign.git,2023-11-02 13:51:25+00:00,,0,wjmaxwell/ECE464_FPGADesign,713425021,Verilog,ECE464_FPGADesign,7165,0,2023-12-10 21:27:12+00:00,[],None
453,https://github.com/adityasingh6256/riscv_picorv32.git,2023-10-31 13:34:59+00:00,riscv_ISA_toolchain_picorv32,0,adityasingh6256/riscv_picorv32,712442494,Verilog,riscv_picorv32,444,0,2023-12-11 05:09:23+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/murphadonut/VGA.git,2023-10-30 03:53:12+00:00,ECE 3710 VGA Display,0,murphadonut/VGA,711729831,Verilog,VGA,23794,0,2023-12-18 05:58:44+00:00,[],None
455,https://github.com/AlirezaSgh/ARM968E-S.git,2023-10-25 06:25:20+00:00,,0,AlirezaSgh/ARM968E-S,709659806,Verilog,ARM968E-S,2040,0,2024-01-15 08:10:43+00:00,[],None
456,https://github.com/F23-Omar-Bavly-Architecture/SingleCycleRV32I.git,2023-11-03 12:58:42+00:00,"A single cycle datapath block diagram and Verilog description supporting all of the RV32I instructions except for EBREAK (preventing the program counter from being updated anymore), ECALL and FENCE instructions will interpreted as no-op instructions that do nothing. 2 separate memories must be used for instructions and memory.",0,F23-Omar-Bavly-Architecture/SingleCycleRV32I,713887702,Verilog,SingleCycleRV32I,581,0,2024-01-22 13:48:40+00:00,[],https://api.github.com/licenses/gpl-3.0
457,https://github.com/D0745867/AES_proto.git,2023-10-21 06:57:44+00:00,This project is referred to http://zongyue.top:8090/archives/aes%E5%92%8Csm4s%E7%9B%92%E5%A4%8D%E5%90%88%E5%9F%9F%E5%AE%9E%E7%8E%B0%E6%96%B9%E6%B3%95 AES verilog exercises made for the basics of S-box generation,0,D0745867/AES_proto,707983867,Verilog,AES_proto,92287,0,2023-10-21 07:26:14+00:00,[],None
458,https://github.com/OmarElbasuny/Cache-System.git,2023-10-26 18:58:48+00:00,,0,OmarElbasuny/Cache-System,710470362,Verilog,Cache-System,10,0,2023-10-26 19:03:08+00:00,[],None
459,https://github.com/Cra2yPierr0t/INTERNET_SAKEBI.git,2023-11-02 09:25:04+00:00,Hardware Electronic Public Notice System,0,Cra2yPierr0t/INTERNET_SAKEBI,713317331,Verilog,INTERNET_SAKEBI,31,0,2023-11-02 10:20:47+00:00,[],None
460,https://github.com/kapis20/AES1.git,2023-10-20 19:51:37+00:00,,0,kapis20/AES1,707847601,Verilog,AES1,1712,0,2024-02-06 22:58:25+00:00,[],None
461,https://github.com/pkn167/-Computer-Architecture-.git,2023-11-03 06:43:05+00:00,,0,pkn167/-Computer-Architecture-,713745990,Verilog,-Computer-Architecture-,3105,0,2023-11-03 06:45:35+00:00,[],None
462,https://github.com/yuhungwei/soc_lab3.git,2023-10-25 13:54:50+00:00,FIR design,0,yuhungwei/soc_lab3,709839008,Verilog,soc_lab3,1611,0,2023-10-25 16:45:30+00:00,[],None
463,https://github.com/nabeehdaouk/BoothMultiplier.git,2023-10-25 04:57:25+00:00,Booth Multiplier FSM,0,nabeehdaouk/BoothMultiplier,709634573,Verilog,BoothMultiplier,6,0,2023-10-26 03:09:40+00:00,[],None
464,https://github.com/Maryuha/HDLbit-practice.git,2023-10-25 11:09:27+00:00,刷HDLbit,0,Maryuha/HDLbit-practice,709767946,Verilog,HDLbit-practice,6,0,2023-10-25 12:07:28+00:00,[],None
465,https://github.com/kaveri307/Binary-to-Gray-Converter.git,2023-10-25 19:08:13+00:00,This repository consists of the RTL design and related essentials of Binary to Gray Converter written in Verilog.,0,kaveri307/Binary-to-Gray-Converter,709982688,Verilog,Binary-to-Gray-Converter,14,0,2023-10-25 19:13:37+00:00,[],None
466,https://github.com/ccapen/Verilog-SPI.git,2023-10-20 04:23:12+00:00,SPI Master using Verilog HDL,0,ccapen/Verilog-SPI,707515253,Verilog,Verilog-SPI,16,0,2023-10-20 13:52:05+00:00,[],https://api.github.com/licenses/gpl-3.0
467,https://github.com/jc3310/demux4.git,2023-10-23 05:46:55+00:00,,0,jc3310/demux4,708656343,Verilog,demux4,0,0,2023-10-23 05:53:08+00:00,[],None
468,https://github.com/HoraceKuo/SoC-lab_3.git,2023-10-22 14:41:33+00:00,,0,HoraceKuo/SoC-lab_3,708429378,Verilog,SoC-lab_3,2815,0,2023-10-22 21:49:10+00:00,[],None
469,https://github.com/Error-404-NotFound/Verilog.git,2023-10-23 03:20:32+00:00,Verilog codes for CS206P course,0,Error-404-NotFound/Verilog,708622129,Verilog,Verilog,184,0,2023-10-23 03:23:00+00:00,[],None
470,https://github.com/william881106/DE10-nano---RIS-controller-with-RS232.git,2023-10-23 05:23:50+00:00,"RIS phase controller with RS232 on DE10-nano, also can be used on other board with GPIO",0,william881106/DE10-nano---RIS-controller-with-RS232,708650591,Verilog,DE10-nano---RIS-controller-with-RS232,174,0,2023-10-25 15:25:23+00:00,"['bluetooth', 'matlab', 'reconfigurable-intelligent-surfaces', 'rs232', 'verilog']",None
471,https://github.com/murattokez/asic-tutorial.git,2023-10-21 20:48:43+00:00,,0,murattokez/asic-tutorial,708203942,Verilog,asic-tutorial,11924,0,2023-10-21 20:50:08+00:00,[],https://api.github.com/licenses/apache-2.0
472,https://github.com/muhammadvip123/32-bit-single-cycle-RISCV-microprocessor-using-Verilog.git,2023-10-22 08:23:17+00:00,: Implementing the full architecture of RISCV along with a cache memory and data memory modules. ,0,muhammadvip123/32-bit-single-cycle-RISCV-microprocessor-using-Verilog,708328706,Verilog,32-bit-single-cycle-RISCV-microprocessor-using-Verilog,10,0,2023-10-22 08:25:20+00:00,[],None
473,https://github.com/srikanth12111/Day-02-Half-Adder-Gate-Level-Modelling-.git,2023-10-22 04:03:27+00:00,,0,srikanth12111/Day-02-Half-Adder-Gate-Level-Modelling-,708277051,Verilog,Day-02-Half-Adder-Gate-Level-Modelling-,0,0,2023-10-22 04:04:32+00:00,[],None
474,https://github.com/pruthvi0105/Computer-Organization-Arcitecture-Lab.git,2023-10-20 14:26:18+00:00,,0,pruthvi0105/Computer-Organization-Arcitecture-Lab,707729536,Verilog,Computer-Organization-Arcitecture-Lab,3187,0,2023-10-20 14:27:53+00:00,[],None
475,https://github.com/tusharshenoy/VLSI_LAB_Practice_Questions.git,2023-11-01 05:17:47+00:00,,0,tusharshenoy/VLSI_LAB_Practice_Questions,712746374,Verilog,VLSI_LAB_Practice_Questions,593,0,2023-11-01 15:31:54+00:00,[],None
476,https://github.com/TanjIsGray/ORF_HashPipe1.git,2023-10-22 00:07:27+00:00,Quad-fused stages BTC hash pipeline,0,TanjIsGray/ORF_HashPipe1,708238796,Verilog,ORF_HashPipe1,10,0,2023-11-12 19:13:54+00:00,[],None
477,https://github.com/r-smalec/hdl-processor.git,2023-10-23 12:48:45+00:00,HDL Verilog design of a simple processor,0,r-smalec/hdl-processor,708811554,Verilog,hdl-processor,68,0,2023-11-04 00:44:31+00:00,[],None
478,https://github.com/ohgabrieldias/fifth-ead-activity-TPAS-VLSI.git,2023-11-06 22:07:34+00:00,,0,ohgabrieldias/fifth-ead-activity-TPAS-VLSI,715308853,Verilog,fifth-ead-activity-TPAS-VLSI,1512,0,2023-11-06 22:34:25+00:00,[],https://api.github.com/licenses/mit
479,https://github.com/Rajat-Github-Chau/RISC---Processor.git,2023-10-25 16:23:03+00:00,RISC - Processor,0,Rajat-Github-Chau/RISC---Processor,709908370,Verilog,RISC---Processor,42,0,2023-11-21 03:18:48+00:00,[],None
480,https://github.com/AmruthSD/Smart-Bicycle.git,2023-10-25 15:20:46+00:00,,0,AmruthSD/Smart-Bicycle,709880467,Verilog,Smart-Bicycle,22072,0,2023-11-20 17:38:58+00:00,[],None
481,https://github.com/mrgouri/DDS-Mini-Project-23-24-Enhanced-Security-Locking-System.git,2023-10-22 18:55:47+00:00,Enhanced Security Locking Sytem - Design of Digital Systems(DDS) course mini project ,0,mrgouri/DDS-Mini-Project-23-24-Enhanced-Security-Locking-System,708506449,Verilog,DDS-Mini-Project-23-24-Enhanced-Security-Locking-System,79039,0,2023-11-20 16:25:26+00:00,[],None
482,https://github.com/DCR194/ece241MontanaJames.git,2023-11-05 19:25:03+00:00,,0,DCR194/ece241MontanaJames,714760052,Verilog,ece241MontanaJames,57751,0,2023-11-18 20:48:47+00:00,[],None
483,https://github.com/ushikawa93/efficient_lockin.git,2023-11-07 20:17:18+00:00,,0,ushikawa93/efficient_lockin,715778796,Verilog,efficient_lockin,114661,0,2023-11-07 20:23:28+00:00,[],None
484,https://github.com/sazaam/kumoh-HDL.git,2023-10-26 05:00:50+00:00,,0,sazaam/kumoh-HDL,710134627,Verilog,kumoh-HDL,10,0,2023-10-26 05:01:57+00:00,[],None
485,https://github.com/MonsieurKaos/2023_HDL_LanceurDe.git,2023-10-20 16:15:02+00:00,,0,MonsieurKaos/2023_HDL_LanceurDe,707773321,Verilog,2023_HDL_LanceurDe,8496,0,2023-10-20 16:23:07+00:00,[],None
486,https://github.com/majjitarunkumar/Verilog.git,2023-10-20 10:31:49+00:00,"In this Verilog,I will Upload the Verilog codes for Different problem.",0,majjitarunkumar/Verilog,707638948,Verilog,Verilog,4,0,2023-10-22 18:16:25+00:00,['verilog-programs'],None
487,https://github.com/mangakoji/SSWFMCW.git,2023-10-30 09:53:13+00:00,,0,mangakoji/SSWFMCW,711850141,Verilog,SSWFMCW,188,0,2023-10-30 09:55:06+00:00,[],None
488,https://github.com/Aniket-Bodele/Restoring_division_model.git,2023-11-05 07:47:19+00:00,"It Divides two N-bits no. in very much less time complexity and provide Quotient and Remainder in  register Q and A when done is high in the provided image I didnot use the command `timescale 1ns/1ps that why output comes after very large time otherwise it takes nanosec, In the given image I divided no. 7 by 3.",0,Aniket-Bodele/Restoring_division_model,714555734,Verilog,Restoring_division_model,207,0,2023-11-05 07:50:25+00:00,[],None
489,https://github.com/Siva-Subramanian897/RTL-cody.git,2023-11-05 14:48:24+00:00,,0,Siva-Subramanian897/RTL-cody,714666027,Verilog,RTL-cody,9,0,2023-11-05 15:55:53+00:00,[],None
490,https://github.com/libnas/caravel_usb1_project.git,2023-10-21 15:06:47+00:00,,0,libnas/caravel_usb1_project,708112740,Verilog,caravel_usb1_project,11924,0,2023-11-03 04:02:22+00:00,[],https://api.github.com/licenses/apache-2.0
491,https://github.com/keroroishappy/soc-design.git,2023-10-23 15:55:56+00:00,,0,keroroishappy/soc-design,708899965,Verilog,soc-design,30,0,2023-10-23 16:09:04+00:00,[],None
492,https://github.com/MODKWODK/Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA.git,2023-10-22 09:37:26+00:00,,0,MODKWODK/Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA,708346058,Verilog,Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA,18857,0,2023-10-29 15:52:26+00:00,[],None
493,https://github.com/jaehyukk/Hunch_Game_System.git,2023-10-29 12:01:32+00:00,,0,jaehyukk/Hunch_Game_System,711480926,Verilog,Hunch_Game_System,2,0,2023-10-29 12:02:42+00:00,[],None
494,https://github.com/chfissogoodman/Code.git,2023-10-27 08:01:26+00:00,,0,chfissogoodman/Code,710681597,Verilog,Code,2128,0,2023-10-27 08:02:46+00:00,[],None
495,https://github.com/Mr-Kaushal-22/Universal_Shift_Register.git,2023-10-25 06:03:23+00:00,,0,Mr-Kaushal-22/Universal_Shift_Register,709652377,Verilog,Universal_Shift_Register,1,0,2023-10-25 06:12:22+00:00,[],None
496,https://github.com/bioaisic/gf-serdes-tx.git,2023-10-31 19:56:33+00:00,SERDES with gf180MCU Opensource PDK for MPWGF-1a,0,bioaisic/gf-serdes-tx,712603765,Verilog,gf-serdes-tx,114929,0,2023-10-31 19:57:56+00:00,[],https://api.github.com/licenses/apache-2.0
497,https://github.com/olofk/subtest.git,2023-10-30 20:24:17+00:00,,0,olofk/subtest,712115157,Verilog,subtest,11929,0,2023-10-30 20:25:56+00:00,[],https://api.github.com/licenses/apache-2.0
498,https://github.com/D47learning/Hercules.git,2023-10-31 01:14:10+00:00,Source code for Hercules with two examples,0,D47learning/Hercules,712189496,Verilog,Hercules,9689,0,2023-10-31 01:18:59+00:00,[],None
499,https://github.com/107062301/Verilog-Writing-Machine.git,2023-10-24 06:51:32+00:00,,0,107062301/Verilog-Writing-Machine,709167168,Verilog,Verilog-Writing-Machine,73519,0,2023-10-24 06:57:35+00:00,[],None
500,https://github.com/its224/ece128-lab7.git,2023-10-24 19:05:21+00:00,,0,its224/ece128-lab7,709460032,Verilog,ece128-lab7,8,0,2023-10-24 19:19:11+00:00,[],None
501,https://github.com/xiaojiestudent/cva6-mnist.git,2023-10-25 20:08:55+00:00,在 RISC-V 开源 SoC cva6 上面增加一个贝叶斯推理模块，实现由硬件电路完成的快速 MNIST 数字识别。,0,xiaojiestudent/cva6-mnist,710003200,Verilog,cva6-mnist,367,0,2023-10-25 20:24:16+00:00,[],None
502,https://github.com/dolendravikas/single_cycle_cpu.git,2023-10-28 14:44:11+00:00,,0,dolendravikas/single_cycle_cpu,711210741,Verilog,single_cycle_cpu,1127,0,2023-10-28 14:50:29+00:00,[],None
503,https://github.com/marwaneltoukhy/caravel_user_project-gf180mcuD.git,2023-10-25 16:54:07+00:00,,0,marwaneltoukhy/caravel_user_project-gf180mcuD,709921196,Verilog,caravel_user_project-gf180mcuD,73649,0,2023-10-25 17:01:15+00:00,[],https://api.github.com/licenses/apache-2.0
504,https://github.com/rkmahto314/google-global-foundries-test.git,2023-11-03 15:58:14+00:00,Test Google Global Foundries design,0,rkmahto314/google-global-foundries-test,713963292,Verilog,google-global-foundries-test,105160,0,2023-11-03 15:59:40+00:00,[],https://api.github.com/licenses/apache-2.0
505,https://github.com/RodSchz/tt05-verilog-RodSchz.git,2023-11-03 17:50:11+00:00,,0,RodSchz/tt05-verilog-RodSchz,714005556,Verilog,tt05-verilog-RodSchz,27,0,2023-11-03 17:50:18+00:00,[],https://api.github.com/licenses/apache-2.0
506,https://github.com/matheus-VBLabs/tty05_test_3.git,2023-11-04 00:24:33+00:00,,0,matheus-VBLabs/tty05_test_3,714112207,Verilog,tty05_test_3,43,0,2023-11-04 01:16:59+00:00,[],https://api.github.com/licenses/apache-2.0
507,https://github.com/claytonfariasEC/AICHIP.git,2023-11-03 19:23:27+00:00,,0,claytonfariasEC/AICHIP,714039015,Verilog,AICHIP,11929,0,2023-11-03 19:59:22+00:00,[],https://api.github.com/licenses/apache-2.0
508,https://github.com/wrs225/AnalogBenChmark.git,2023-10-24 06:08:20+00:00,,0,wrs225/AnalogBenChmark,709153782,Verilog,AnalogBenChmark,81,0,2023-12-19 19:06:40+00:00,[],None
509,https://github.com/punyaphatsura/HW_Syn_Lab_Pong.git,2023-11-06 14:09:34+00:00,,1,punyaphatsura/HW_Syn_Lab_Pong,715117170,Verilog,HW_Syn_Lab_Pong,3373,0,2023-12-04 15:10:35+00:00,[],None
510,https://github.com/FrancoNB/ARQ_ICOMP_2023-TP2.git,2023-10-26 18:24:11+00:00,Implementación de una interfaz UART para el uso de la ALU.,0,FrancoNB/ARQ_ICOMP_2023-TP2,710457802,Verilog,ARQ_ICOMP_2023-TP2,35052,0,2024-01-16 15:39:37+00:00,[],https://api.github.com/licenses/gpl-3.0
511,https://github.com/linuslei/Verilog_Gaming_Project.git,2023-10-30 17:46:44+00:00,,0,linuslei/Verilog_Gaming_Project,712055592,Verilog,Verilog_Gaming_Project,1230,0,2024-01-16 21:26:51+00:00,[],None
512,https://github.com/yoss0902/RISC-V_progect.git,2023-10-30 14:24:31+00:00,An attempt to write RTL code for a RISC-V processor,0,yoss0902/RISC-V_progect,711963943,Verilog,RISC-V_progect,67,0,2023-12-26 20:37:01+00:00,[],None
513,https://github.com/LucasLan666666/UCAS-2023Fall-DC-code.git,2023-11-05 12:09:03+00:00,国科大2023秋 数字电路课程实验课相关代码(verilog) ,0,LucasLan666666/UCAS-2023Fall-DC-code,714618846,Verilog,UCAS-2023Fall-DC-code,2055,0,2023-12-14 15:55:34+00:00,[],None
514,https://github.com/c119cheng/2023-Fall-NYCU-Special-Topic-in-Computer-Aided-Design.git,2023-10-22 18:51:18+00:00,,0,c119cheng/2023-Fall-NYCU-Special-Topic-in-Computer-Aided-Design,708505179,Verilog,2023-Fall-NYCU-Special-Topic-in-Computer-Aided-Design,8448,0,2024-02-18 15:27:19+00:00,[],None
515,https://github.com/dhanush-kumar-invo/pes_cps.git,2023-10-21 07:16:33+00:00,,0,dhanush-kumar-invo/pes_cps,707989202,Verilog,pes_cps,37,0,2023-10-21 07:39:29+00:00,[],https://api.github.com/licenses/mit
516,https://github.com/Yashh2385/antim-c.git,2023-11-07 08:42:17+00:00,,1,Yashh2385/antim-c,715487103,Verilog,antim-c,648,0,2024-03-20 18:00:29+00:00,[],None
517,https://github.com/kevinsjy/FYP_sharing.git,2023-11-01 13:01:27+00:00,This is final year projet about RISC-V FPGA implementation,0,kevinsjy/FYP_sharing,712907685,Verilog,FYP_sharing,26,0,2024-03-23 17:55:47+00:00,[],None
518,https://github.com/hare-care/error-resilient-processor.git,2023-10-30 00:26:00+00:00,493 project,0,hare-care/error-resilient-processor,711672101,Verilog,error-resilient-processor,217555,0,2024-01-18 19:25:52+00:00,[],None
519,https://github.com/erik-persson/oric-ula.git,2023-11-05 18:02:17+00:00,Analysis and reproduction of Oric ULA circuit,0,erik-persson/oric-ula,714734730,Verilog,oric-ula,169,0,2023-11-05 18:12:08+00:00,[],https://api.github.com/licenses/mit
520,https://github.com/idrizp/alu.git,2023-10-31 12:59:47+00:00,MIPS instruction set implementation that I'm going to build using Verilog.,0,idrizp/alu,712426731,Verilog,alu,4,0,2023-11-13 21:25:46+00:00,[],None
521,https://github.com/mangakoji/AN_type_guide.git,2023-10-31 13:20:45+00:00,,0,mangakoji/AN_type_guide,712435778,Verilog,AN_type_guide,307,0,2023-10-31 13:51:34+00:00,[],None
522,https://github.com/devashish-11/SRAM_BIST_256X4b.git,2023-10-24 20:56:10+00:00,,0,devashish-11/SRAM_BIST_256X4b,709517444,Verilog,SRAM_BIST_256X4b,377,0,2023-10-24 20:59:40+00:00,[],None
523,https://github.com/mattvenn/8-bit-asic.git,2023-10-24 10:39:49+00:00,,0,mattvenn/8-bit-asic,709250970,Verilog,8-bit-asic,11917,0,2023-10-24 10:41:11+00:00,[],https://api.github.com/licenses/apache-2.0
524,https://github.com/ChengWeiYo/SoC_Lab3.git,2023-10-22 08:52:27+00:00,,0,ChengWeiYo/SoC_Lab3,708335562,Verilog,SoC_Lab3,1204,0,2023-10-22 09:18:55+00:00,[],None
525,https://github.com/danielfufu/SoC-lab3.git,2023-10-22 14:50:41+00:00,SoC lab3,0,danielfufu/SoC-lab3,708432331,Verilog,SoC-lab3,792,0,2023-10-22 15:11:53+00:00,[],None
526,https://github.com/JiyuanLyu/ECE550_PC4.git,2023-10-26 16:25:30+00:00,,0,JiyuanLyu/ECE550_PC4,710410844,Verilog,ECE550_PC4,51,0,2023-10-29 03:40:37+00:00,[],None
527,https://github.com/SriGayathri06/Implementation-of-RISC-Architecture.git,2023-10-25 17:23:43+00:00,Collaborated on backend design of a simple beginner friendly Microprocessor deploying RISC-V ISA,0,SriGayathri06/Implementation-of-RISC-Architecture,709933270,Verilog,Implementation-of-RISC-Architecture,17371,0,2023-10-25 17:26:44+00:00,[],None
528,https://github.com/swesan123/AdvancedFSM-CombinationLock-A-Hardware-Interfaced-Verilog-Project.git,2023-10-24 01:40:41+00:00,,0,swesan123/AdvancedFSM-CombinationLock-A-Hardware-Interfaced-Verilog-Project,709088072,Verilog,AdvancedFSM-CombinationLock-A-Hardware-Interfaced-Verilog-Project,11,0,2023-10-24 01:44:20+00:00,[],None
529,https://github.com/sungsungwu/SOC-Lab3.git,2023-10-24 11:02:03+00:00,,0,sungsungwu/SOC-Lab3,709258843,Verilog,SOC-Lab3,3139,0,2023-10-24 12:01:10+00:00,[],None
530,https://github.com/swesan123/Verilog-ALU-Design-with-Sequential-Circuits.git,2023-10-24 01:46:15+00:00,,0,swesan123/Verilog-ALU-Design-with-Sequential-Circuits,709089421,Verilog,Verilog-ALU-Design-with-Sequential-Circuits,23,0,2023-10-24 01:49:40+00:00,[],None
531,https://github.com/wxkhturf/boundary_note.git,2023-10-24 02:14:09+00:00,,0,wxkhturf/boundary_note,709096534,Verilog,boundary_note,5,0,2023-10-24 03:13:24+00:00,[],None
532,https://github.com/steezyneo/VLSI.git,2023-10-24 09:44:51+00:00,,0,steezyneo/VLSI,709230947,Verilog,VLSI,1,0,2023-10-24 09:47:46+00:00,[],None
533,https://github.com/yogyachawla/MIPS-5-stage-pipeline-processor-using-Verilog.git,2023-10-27 14:28:36+00:00,Instructions of MIPS architecture were chosen to design single-stage and 5 stage pipelined processor using Verilog.,0,yogyachawla/MIPS-5-stage-pipeline-processor-using-Verilog,710833195,Verilog,MIPS-5-stage-pipeline-processor-using-Verilog,744,0,2023-10-27 14:30:44+00:00,[],None
534,https://github.com/HALFPASTEIGHT/cuoter4.git,2023-10-27 03:19:15+00:00,四位二进制可加可减计数器,0,HALFPASTEIGHT/cuoter4,710599097,Verilog,cuoter4,5,0,2023-10-27 03:30:12+00:00,[],None
535,https://github.com/rogeermv/ELECTRONICA_UABC_MEXICALI.git,2023-10-30 04:30:37+00:00,,0,rogeermv/ELECTRONICA_UABC_MEXICALI,711738930,Verilog,ELECTRONICA_UABC_MEXICALI,27,0,2023-10-30 04:30:43+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/matheus-VBLabs/tty05_test_2.git,2023-11-01 20:57:04+00:00,,0,matheus-VBLabs/tty05_test_2,713101959,Verilog,tty05_test_2,30,0,2023-11-01 22:50:37+00:00,[],https://api.github.com/licenses/apache-2.0
537,https://github.com/misuhasowy/caravel.git,2023-10-28 02:58:02+00:00,dsfd,0,misuhasowy/caravel,711035234,Verilog,caravel,11929,0,2023-10-28 02:59:20+00:00,[],https://api.github.com/licenses/apache-2.0
538,https://github.com/htfab/cell-tester.git,2023-10-30 14:47:45+00:00,,0,htfab/cell-tester,711975235,Verilog,cell-tester,30604,0,2023-10-30 14:48:01+00:00,[],https://api.github.com/licenses/apache-2.0
539,https://github.com/Apoorva0712/FPGA-Smart-TLC.git,2023-10-30 07:13:46+00:00,an efficient Traffic Light controller is designed using Moore finite state machine. The circuit description is done in Verilog and the design is tested and simulated on FPGA board Spartan-3e.,0,Apoorva0712/FPGA-Smart-TLC,711786535,Verilog,FPGA-Smart-TLC,4,0,2023-10-30 07:36:36+00:00,[],None
540,https://github.com/Aniket-Bodele/Booth_Multiplier.git,2023-11-05 07:15:12+00:00,Booth _multiplier code is made on verilog and its timing diagram has been verified on Iverilog software. Here this hardware implementation of Booth multiplier multiplies N(variable) bit no. (which can changed through the code by putting the value of N) and provide the result in two N bit Registers A and Q in which A is MSB(8bits),0,Aniket-Bodele/Booth_Multiplier,714548747,Verilog,Booth_Multiplier,205,0,2023-11-05 07:25:44+00:00,[],None
541,https://github.com/kedarhiremath-intel/learn-tessent.git,2023-10-20 05:31:55+00:00,,0,kedarhiremath-intel/learn-tessent,707531983,Verilog,learn-tessent,357943,0,2023-11-05 17:39:26+00:00,[],None
542,https://github.com/srikanth12111/Day-08-Binary-to-gray-Gate-Level-Modelling-.git,2023-10-22 04:28:12+00:00,,0,srikanth12111/Day-08-Binary-to-gray-Gate-Level-Modelling-,708281684,Verilog,Day-08-Binary-to-gray-Gate-Level-Modelling-,0,0,2023-10-22 04:29:12+00:00,[],None
543,https://github.com/JaVD054/uart_rx.git,2023-10-22 04:11:07+00:00,,0,JaVD054/uart_rx,708278535,Verilog,uart_rx,3,0,2023-10-22 04:14:42+00:00,[],None
544,https://github.com/hbx1241/SoC_lab3.git,2023-10-22 11:22:18+00:00,,0,hbx1241/SoC_lab3,708372516,Verilog,SoC_lab3,2634,0,2023-10-22 11:42:51+00:00,[],None
545,https://github.com/Drashti268/FIFO.git,2023-10-23 06:51:59+00:00,,0,Drashti268/FIFO,708676077,Verilog,FIFO,2,0,2023-10-23 06:52:23+00:00,[],None
546,https://github.com/yousungyeh/course-lab_4-1.git,2023-10-30 17:56:46+00:00,,0,yousungyeh/course-lab_4-1,712059783,Verilog,course-lab_4-1,27147,0,2023-10-30 18:00:57+00:00,[],None
547,https://github.com/srinidhiporandla/Pattern-Detector.git,2023-11-03 05:58:40+00:00,,0,srinidhiporandla/Pattern-Detector,713730253,Verilog,Pattern-Detector,5,0,2023-11-03 06:01:10+00:00,[],None
548,https://github.com/caravelinamk/caravel_walkthrough.git,2023-11-03 14:33:28+00:00,,0,caravelinamk/caravel_walkthrough,713927677,Verilog,caravel_walkthrough,53033,0,2023-11-03 14:48:02+00:00,[],https://api.github.com/licenses/apache-2.0
549,https://github.com/tmiw/supercon2023-ttl.git,2023-11-03 21:18:50+00:00,,0,tmiw/supercon2023-ttl,714071346,Verilog,supercon2023-ttl,32,0,2023-11-04 08:16:25+00:00,[],https://api.github.com/licenses/apache-2.0
550,https://github.com/honnet/TinyTapeout_tt05-submission-template.git,2023-11-03 21:19:07+00:00,,0,honnet/TinyTapeout_tt05-submission-template,714071408,Verilog,TinyTapeout_tt05-submission-template,41,0,2023-11-03 23:08:43+00:00,[],https://api.github.com/licenses/apache-2.0
551,https://github.com/TinyTapeout/tt05-mask-rev-for-tim.git,2023-11-06 10:46:53+00:00,Displays Caravel Mask Revision on the Seven Segment Display,0,TinyTapeout/tt05-mask-rev-for-tim,715031648,Verilog,tt05-mask-rev-for-tim,15,0,2023-11-06 12:06:38+00:00,[],https://api.github.com/licenses/apache-2.0
552,https://github.com/shimulin/Digital_system.git,2023-11-07 08:10:40+00:00,,0,shimulin/Digital_system,715474848,Verilog,Digital_system,8,0,2023-11-07 09:35:50+00:00,[],None
553,https://github.com/jimmy20000314/lab4-1.git,2023-11-07 08:55:12+00:00,caravel soc userproject interface,0,jimmy20000314/lab4-1,715492094,Verilog,lab4-1,39551,0,2023-11-07 09:00:44+00:00,[],None
554,https://github.com/Poorvab2525/Team-4.git,2023-10-22 15:14:49+00:00,,0,Poorvab2525/Team-4,708440010,Verilog,Team-4,50913,0,2023-11-21 05:01:04+00:00,[],None
555,https://github.com/aryan-kundu/AutoSensingFireExtinguisher.git,2023-11-01 13:19:48+00:00,"This is a project developed to help make sure that fire in a specified place is extinguished without having to install water pipes everywhere, and will show you the exit path as per the fire in the area.",1,aryan-kundu/AutoSensingFireExtinguisher,712915194,Verilog,AutoSensingFireExtinguisher,23106,0,2023-11-20 18:38:08+00:00,[],None
556,https://github.com/rahul-mondal01/S1-T16-Dual-Dice.git,2023-10-25 15:34:16+00:00,This project explains everything related to our project on Dual Dice game,0,rahul-mondal01/S1-T16-Dual-Dice,709886629,Verilog,S1-T16-Dual-Dice,21531,0,2023-11-21 03:47:13+00:00,[],None
557,https://github.com/nitxir/Divider.git,2023-10-26 11:30:46+00:00,,0,nitxir/Divider,710278307,Verilog,Divider,327,0,2023-10-26 11:38:46+00:00,[],None
558,https://github.com/cyberdebb/abajur-automatico.git,2023-10-31 21:49:41+00:00,,1,cyberdebb/abajur-automatico,712636979,Verilog,abajur-automatico,20064,0,2023-12-12 02:48:49+00:00,[],None
559,https://github.com/Abhinay-c/Electricity_Billing_Machine.git,2023-10-31 06:54:22+00:00,,0,Abhinay-c/Electricity_Billing_Machine,712285677,Verilog,Electricity_Billing_Machine,329,0,2023-10-31 07:00:40+00:00,[],None
560,https://github.com/halaalfaris/MIPS32_single_cycle_processor.git,2023-10-31 14:41:59+00:00,This project presents the design and implementation of a single-cycle 32-bit MIPS processor  using Verilog HDL,0,halaalfaris/MIPS32_single_cycle_processor,712475196,Verilog,MIPS32_single_cycle_processor,84,0,2023-10-31 14:43:49+00:00,[],None
561,https://github.com/michael61112/AAML_TPU.git,2023-10-29 15:27:50+00:00,,0,michael61112/AAML_TPU,711540721,Verilog,AAML_TPU,102,0,2023-10-29 15:32:04+00:00,[],None
562,https://github.com/NathanSayer/P3050FG.git,2023-10-20 14:13:23+00:00,LWDAQ Function Generator,0,NathanSayer/P3050FG,707723936,Verilog,P3050FG,3153,0,2024-01-16 21:48:52+00:00,[],None
563,https://github.com/PlutoIsNotDwarf/4-bit-UPCOUNTER-DOWNCOUNTER.git,2023-10-30 04:39:44+00:00,,0,PlutoIsNotDwarf/4-bit-UPCOUNTER-DOWNCOUNTER,711741185,Verilog,4-bit-UPCOUNTER-DOWNCOUNTER,17,0,2024-04-11 06:48:55+00:00,[],None
564,https://github.com/pkn167/RISC-V_CPU.git,2023-11-03 06:53:29+00:00,,0,pkn167/RISC-V_CPU,713749913,Verilog,RISC-V_CPU,140,0,2023-11-03 06:55:35+00:00,[],None
565,https://github.com/fpganow/Market.Data.Filter.git,2023-10-29 14:28:57+00:00,Filters Normalized Market Data Messages using a WatchList,0,fpganow/Market.Data.Filter,711522764,Verilog,Market.Data.Filter,156910,0,2024-04-01 20:45:49+00:00,[],None
566,https://github.com/claytonfariasEC/RTLs.git,2023-11-01 16:44:50+00:00,Bem vindos ao moodle da disciplina de Circuitos Eletrônicos Integrados.  No semestre de 2023/2 os encontros da disciplina irão ocorrer nas segundas e quartas-feiras às 17h30 na sala 110A do Instituto Eletrotécnico.,0,claytonfariasEC/RTLs,713007283,Verilog,RTLs,90,0,2023-11-01 16:45:13+00:00,[],https://api.github.com/licenses/mit
567,https://github.com/srikanth12111/Day-07-Decoder-Gate-Level-Modelling-.git,2023-10-22 04:20:23+00:00,,0,srikanth12111/Day-07-Decoder-Gate-Level-Modelling-,708280188,Verilog,Day-07-Decoder-Gate-Level-Modelling-,0,0,2023-10-22 04:21:39+00:00,[],None
568,https://github.com/vaishbv/pes_tff.git,2023-10-21 03:50:38+00:00,,0,vaishbv/pes_tff,707944528,Verilog,pes_tff,31,0,2023-10-21 06:46:02+00:00,[],None
569,https://github.com/P-coryan/RISC-V_USM2023.git,2023-10-23 00:22:06+00:00,,0,P-coryan/RISC-V_USM2023,708580889,Verilog,RISC-V_USM2023,123,0,2023-10-23 00:24:31+00:00,[],None
570,https://github.com/Wujuichen/SOC-lab3.git,2023-10-24 11:55:40+00:00,,0,Wujuichen/SOC-lab3,709279064,Verilog,SOC-lab3,1948,0,2023-10-24 12:08:30+00:00,[],None
571,https://github.com/kevin127lam/ECE128-Lab6.git,2023-10-24 00:30:27+00:00,,0,kevin127lam/ECE128-Lab6,709071104,Verilog,ECE128-Lab6,4,0,2023-10-24 00:39:43+00:00,[],None
572,https://github.com/PapaDimitr/Computer-Organization-and-Design.git,2023-11-01 17:49:58+00:00,This were all the lab exercises from the course will be stored,0,PapaDimitr/Computer-Organization-and-Design,713035016,Verilog,Computer-Organization-and-Design,1167,0,2023-12-15 11:20:01+00:00,[],None
573,https://github.com/elephish1116/NTUCA.git,2023-11-05 07:44:25+00:00,,0,elephish1116/NTUCA,714555112,Verilog,NTUCA,98,0,2023-11-05 07:52:35+00:00,[],None
574,https://github.com/pyamnihc/tt05-um-ks-pyamnihc.git,2023-10-24 18:06:40+00:00,Karplus-Strong string synthesis,0,pyamnihc/tt05-um-ks-pyamnihc,709437595,Verilog,tt05-um-ks-pyamnihc,87,0,2024-01-24 18:10:53+00:00,[],https://api.github.com/licenses/apache-2.0
575,https://github.com/seba-orellana/UART_Verilog.git,2023-11-05 01:01:23+00:00,,0,seba-orellana/UART_Verilog,714480107,Verilog,UART_Verilog,89,0,2023-11-05 01:21:45+00:00,[],None
576,https://github.com/anthonydotmoe/mda.git,2023-11-05 04:44:52+00:00,MDA Graphics Card,0,anthonydotmoe/mda,714518751,Verilog,mda,15559,0,2023-11-05 04:47:33+00:00,[],None
577,https://github.com/MihailoCode/test2.git,2023-11-05 14:39:29+00:00,,0,MihailoCode/test2,714663203,Verilog,test2,18,0,2023-11-05 14:39:34+00:00,[],https://api.github.com/licenses/apache-2.0
578,https://github.com/kskyou/tt05.git,2023-11-01 03:48:02+00:00,,0,kskyou/tt05,712722381,Verilog,tt05,16,0,2023-11-03 01:07:14+00:00,[],https://api.github.com/licenses/apache-2.0
579,https://github.com/kevin861222/VLSI_FIFO-MAC.git,2023-11-01 14:37:17+00:00,,0,kevin861222/VLSI_FIFO-MAC,712950307,Verilog,VLSI_FIFO-MAC,295,0,2023-11-01 14:38:29+00:00,[],https://api.github.com/licenses/mit
580,https://github.com/PrachiGupta82/matrix_manupulation_ip.git,2023-10-30 10:12:01+00:00,,0,PrachiGupta82/matrix_manupulation_ip,711857653,Verilog,matrix_manupulation_ip,13,0,2023-10-30 11:31:09+00:00,[],None
581,https://github.com/tharencandi/16bit_CPU.git,2023-11-04 22:45:20+00:00,,0,tharencandi/16bit_CPU,714458512,Verilog,16bit_CPU,75871,0,2023-11-04 22:47:04+00:00,[],None
582,https://github.com/RuthBezabeh/VerilogAudio.git,2023-11-07 19:08:18+00:00,Uses Verilog code and a DE10-lite board to play audio saved to the board based on switch selection ,0,RuthBezabeh/VerilogAudio,715754369,Verilog,VerilogAudio,6734,0,2023-11-07 19:13:31+00:00,[],None
583,https://github.com/yousungyeh/course-lab_4-0.git,2023-10-24 20:42:49+00:00,,0,yousungyeh/course-lab_4-0,709513467,Verilog,course-lab_4-0,146,0,2023-10-30 17:56:18+00:00,[],None
584,https://github.com/tim21525/SOC-lab3.git,2023-10-25 15:03:21+00:00,,0,tim21525/SOC-lab3,709872107,Verilog,SOC-lab3,2289,0,2023-10-25 15:05:02+00:00,[],None
585,https://github.com/GauthamMulay/pes_fpmul.git,2023-10-25 09:30:44+00:00,,0,GauthamMulay/pes_fpmul,709730174,Verilog,pes_fpmul,9,0,2023-10-25 09:58:26+00:00,[],None
586,https://github.com/mabhari/tt05-my_simple_timer.git,2023-10-28 00:59:04+00:00,,0,mabhari/tt05-my_simple_timer,711013485,Verilog,tt05-my_simple_timer,58,0,2023-10-28 00:59:10+00:00,[],https://api.github.com/licenses/apache-2.0
587,https://github.com/diadatp/tt05_spigot_e.git,2023-10-28 10:53:43+00:00,,0,diadatp/tt05_spigot_e,711143798,Verilog,tt05_spigot_e,109,0,2023-10-28 12:12:01+00:00,[],https://api.github.com/licenses/apache-2.0
588,https://github.com/MorganeLu/Processor-MIPS.git,2023-10-26 20:36:04+00:00,,0,MorganeLu/Processor-MIPS,710502651,Verilog,Processor-MIPS,205,0,2023-10-26 20:51:51+00:00,[],None
589,https://github.com/RealSilviaZhang/COMPUTER-ARCHITECTURE.git,2023-10-31 07:50:33+00:00,KU COSE222 computer architecture: 32-bit ARM single cycle processor,0,RealSilviaZhang/COMPUTER-ARCHITECTURE,712304833,Verilog,COMPUTER-ARCHITECTURE,32942,0,2023-10-31 07:56:43+00:00,[],None
590,https://github.com/gchenfc/Gerrys-Custom-ASIC-tt05.git,2023-10-29 19:58:40+00:00,My small ASIC design submitted for Tiny Tapeout 05,0,gchenfc/Gerrys-Custom-ASIC-tt05,711617296,Verilog,Gerrys-Custom-ASIC-tt05,6422,0,2023-10-29 19:58:45+00:00,[],https://api.github.com/licenses/apache-2.0
591,https://github.com/ryanayoung/tto5_superconsubmission003.git,2023-11-03 22:27:35+00:00,,0,ryanayoung/tto5_superconsubmission003,714090103,Verilog,tto5_superconsubmission003,10,0,2023-11-03 22:27:41+00:00,[],https://api.github.com/licenses/apache-2.0
592,https://github.com/Niharika-Kummithi/Synthesis_UI_using_TCL.git,2023-11-02 14:05:19+00:00,,0,Niharika-Kummithi/Synthesis_UI_using_TCL,713431337,Verilog,Synthesis_UI_using_TCL,3919,0,2023-11-02 14:56:23+00:00,[],None
593,https://github.com/Rohan-Chandra-04/S2-T-14-DDS-Mini-Project-2023-24.git,2023-10-30 13:24:51+00:00,,0,Rohan-Chandra-04/S2-T-14-DDS-Mini-Project-2023-24,711935820,Verilog,S2-T-14-DDS-Mini-Project-2023-24,21385,0,2023-11-21 05:20:59+00:00,[],None
594,https://github.com/Ayush-327/Comparch_lab_sol_23-24.git,2023-11-05 10:20:17+00:00,Solutions to Lab Sheets of Computer Architecture course offered in Sem-1 23-24,0,Ayush-327/Comparch_lab_sol_23-24,714590258,Verilog,Comparch_lab_sol_23-24,18,0,2023-11-05 10:23:50+00:00,[],None
595,https://github.com/kumaarakg/t21-dds-mini-project.git,2023-10-26 13:43:31+00:00,,0,kumaarakg/t21-dds-mini-project,710334338,Verilog,t21-dds-mini-project,62254,0,2023-10-26 13:45:21+00:00,[],None
596,https://github.com/sangmeshwari/WashingMachine.git,2023-10-25 15:27:07+00:00,,0,sangmeshwari/WashingMachine,709883428,Verilog,WashingMachine,97,0,2023-11-23 06:44:48+00:00,[],None
597,https://github.com/ChitteshK139/DDCO_mini_project.git,2023-10-29 07:11:59+00:00,,0,ChitteshK139/DDCO_mini_project,711410224,Verilog,DDCO_mini_project,671,0,2023-10-29 07:13:09+00:00,[],https://api.github.com/licenses/mit
598,https://github.com/person1163/risc_v_project.git,2023-11-01 23:09:27+00:00,,0,person1163/risc_v_project,713137278,Verilog,risc_v_project,4393,0,2023-11-30 00:33:38+00:00,[],None
599,https://github.com/dixit122/cache_controller.git,2023-11-06 18:56:29+00:00,,0,dixit122/cache_controller,715245895,Verilog,cache_controller,383,0,2023-12-02 07:23:35+00:00,[],None
600,https://github.com/kirsjo/ECE128-Lab8.git,2023-10-31 19:14:37+00:00,,0,kirsjo/ECE128-Lab8,712589606,Verilog,ECE128-Lab8,2,0,2023-10-31 20:02:04+00:00,[],None
601,https://github.com/efabless/sky130_ef_ip__rc_osc_500k_DI.git,2023-11-07 09:02:22+00:00,,0,efabless/sky130_ef_ip__rc_osc_500k_DI,715494894,Verilog,sky130_ef_ip__rc_osc_500k_DI,180,0,2023-11-07 09:02:33+00:00,[],None
602,https://github.com/huankai0731/soc_lab4-1.git,2023-11-04 16:32:02+00:00,,0,huankai0731/soc_lab4-1,714346740,Verilog,soc_lab4-1,21842,0,2023-11-04 16:34:10+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/VoltsBD/VirtualMachineBus.git,2023-11-03 01:40:36+00:00,This contains a Virtual Machine Bus Architecture that can interface the Improved RISC Processor to 4 Devices,0,VoltsBD/VirtualMachineBus,713665288,Verilog,VirtualMachineBus,117,0,2023-11-03 01:43:28+00:00,[],None
604,https://github.com/develone/jpeg.git,2023-11-04 00:45:00+00:00,,0,develone/jpeg,714115651,Verilog,jpeg,109,0,2023-11-04 00:51:28+00:00,[],None
605,https://github.com/nfjesifb/Leaky_Integrate_Fire_Neuron_Model_test.git,2023-11-04 02:52:45+00:00,,0,nfjesifb/Leaky_Integrate_Fire_Neuron_Model_test,714139283,Verilog,Leaky_Integrate_Fire_Neuron_Model_test,17,0,2023-11-04 02:52:50+00:00,[],https://api.github.com/licenses/apache-2.0
606,https://github.com/asgarisepide/DROICv3_CPLD_Verilog.git,2023-11-07 01:51:02+00:00,,0,asgarisepide/DROICv3_CPLD_Verilog,715364360,Verilog,DROICv3_CPLD_Verilog,5,0,2023-11-07 02:14:12+00:00,[],None
607,https://github.com/Ritvik123487/ECE241-LAB6.git,2023-10-31 03:06:48+00:00,,0,Ritvik123487/ECE241-LAB6,712218154,Verilog,ECE241-LAB6,3,0,2023-10-31 03:08:35+00:00,[],None
608,https://github.com/SHAHIDMEHMOODS/Serdes.git,2023-10-27 16:07:00+00:00,,0,SHAHIDMEHMOODS/Serdes,710872741,Verilog,Serdes,428,0,2023-10-27 16:07:15+00:00,[],None
609,https://github.com/nelson1216/SoC_fir.git,2023-10-23 06:32:45+00:00,Lab3 of SoC ,0,nelson1216/SoC_fir,708669503,Verilog,SoC_fir,1674,0,2023-10-23 06:38:32+00:00,[],None
610,https://github.com/WillArnold1/ECE-123-Lab7.git,2023-11-01 00:44:26+00:00,Sources and testbench for ECE 128 Lab #5,0,WillArnold1/ECE-123-Lab7,712677637,Verilog,ECE-123-Lab7,5,0,2023-11-01 00:46:51+00:00,[],None
611,https://github.com/JENHAOLU/Soc_LAB3.git,2023-10-25 14:36:08+00:00,,0,JENHAOLU/Soc_LAB3,709859378,Verilog,Soc_LAB3,3898,0,2023-10-25 14:39:31+00:00,[],None
612,https://github.com/khaja7289/exam_cocotb.git,2023-10-25 11:45:05+00:00,,0,khaja7289/exam_cocotb,709781928,Verilog,exam_cocotb,384,0,2023-10-25 11:52:40+00:00,[],None
613,https://github.com/SungChul-CHA/AddSub_Verilog.git,2023-11-05 01:29:32+00:00,,0,SungChul-CHA/AddSub_Verilog,714484593,Verilog,AddSub_Verilog,4,0,2023-11-05 01:30:37+00:00,[],None
614,https://github.com/naveedabbasi/Chip_1.git,2023-11-04 05:26:07+00:00,,0,naveedabbasi/Chip_1,714169155,Verilog,Chip_1,11929,0,2023-11-04 06:20:02+00:00,[],https://api.github.com/licenses/apache-2.0
615,https://github.com/Dhruvit62442/Mtech_ADSD.git,2023-11-03 06:15:06+00:00,the codes performed in lab,0,Dhruvit62442/Mtech_ADSD,713735829,Verilog,Mtech_ADSD,1,0,2023-11-03 06:18:08+00:00,[],None
616,https://github.com/chloewangmeow/SoC_Lab4-1.git,2023-10-31 06:20:55+00:00,,0,chloewangmeow/SoC_Lab4-1,712274072,Verilog,SoC_Lab4-1,31400,0,2023-10-31 07:52:32+00:00,[],None
617,https://github.com/A8stern/cs_itmo_comp_arch.git,2023-11-02 09:12:43+00:00,,0,A8stern/cs_itmo_comp_arch,713312025,Verilog,cs_itmo_comp_arch,5,0,2023-11-02 10:01:25+00:00,[],None
618,https://github.com/PatriChou/lab-caravel-fir.git,2023-11-07 12:39:28+00:00,,0,PatriChou/lab-caravel-fir,715581372,Verilog,lab-caravel-fir,3892,0,2023-11-08 15:59:44+00:00,[],None
619,https://github.com/MarkEScheidker/custom_NIOS_GCD_instruction.git,2023-11-05 22:21:56+00:00,"A simple implementation of a multi cycle instruction on a nios soft processor, and some c code to run and time it.",0,MarkEScheidker/custom_NIOS_GCD_instruction,714818474,Verilog,custom_NIOS_GCD_instruction,200322,0,2023-11-05 22:34:22+00:00,[],None
620,https://github.com/azhur12/Comp-architecture.git,2023-11-02 10:41:45+00:00,,0,azhur12/Comp-architecture,713348087,Verilog,Comp-architecture,18,0,2023-11-02 10:52:28+00:00,[],None
621,https://github.com/SantiagoChamie/pruebaLibM06.git,2023-10-25 18:34:45+00:00,,0,SantiagoChamie/pruebaLibM06,709970719,Verilog,pruebaLibM06,9115,0,2023-10-25 18:36:42+00:00,[],None
622,https://github.com/ferdirizaldi/CPU-Simulation-Verilog.git,2023-10-20 16:56:16+00:00,Basic CPU design with verilog. and observed with simulated machine gtkwave,0,ferdirizaldi/CPU-Simulation-Verilog,707788545,Verilog,CPU-Simulation-Verilog,8,0,2023-10-20 16:57:57+00:00,"['cpu', 'design', 'gtkwave', 'verilog']",None
623,https://github.com/leoheisler/maquina_estados_Final.git,2023-10-20 18:18:38+00:00,,0,leoheisler/maquina_estados_Final,707817805,Verilog,maquina_estados_Final,146,0,2023-10-20 18:19:12+00:00,[],None
624,https://github.com/CalvinHsu0901/Soc_design_Lab3_FIR.git,2023-10-20 17:25:07+00:00,Lab3_FIR,0,CalvinHsu0901/Soc_design_Lab3_FIR,707799045,Verilog,Soc_design_Lab3_FIR,2746,0,2023-10-20 17:35:36+00:00,[],None
625,https://github.com/Harshit4712/Verilog_code_for-different-applications.git,2023-10-20 08:49:46+00:00,,0,Harshit4712/Verilog_code_for-different-applications,707598871,Verilog,Verilog_code_for-different-applications,1,0,2023-10-20 08:51:38+00:00,[],None
626,https://github.com/srikanth12111/Day-03-Full-Adder-Gate-Level-Modelling-.git,2023-10-22 04:05:55+00:00,,0,srikanth12111/Day-03-Full-Adder-Gate-Level-Modelling-,708277490,Verilog,Day-03-Full-Adder-Gate-Level-Modelling-,0,0,2023-10-22 04:06:52+00:00,[],None
627,https://github.com/AnirudhDasari23/VLSI_Project.git,2023-10-21 03:37:28+00:00,Mod-9 down counter with asynchronous reset,0,AnirudhDasari23/VLSI_Project,707942199,Verilog,VLSI_Project,5,0,2023-10-21 03:41:49+00:00,[],None
628,https://github.com/AahilRafiq/DDS-miniproject-T8.git,2023-10-25 05:53:06+00:00,,0,AahilRafiq/DDS-miniproject-T8,709649405,Verilog,DDS-miniproject-T8,60979,0,2023-11-20 16:50:01+00:00,[],None
629,https://github.com/Cioraz/DDS-Mini-Project.git,2023-10-22 19:51:21+00:00,,0,Cioraz/DDS-Mini-Project,708521008,Verilog,DDS-Mini-Project,63460,0,2023-11-21 04:29:17+00:00,[],None
630,https://github.com/molly5617/Verilog2023.git,2023-10-30 03:43:12+00:00,,0,molly5617/Verilog2023,711727435,Verilog,Verilog2023,1587,0,2023-10-30 03:57:08+00:00,[],None
631,https://github.com/KevinMathewEC/FFT_ESDCS_Project.git,2023-11-07 16:54:38+00:00,,1,KevinMathewEC/FFT_ESDCS_Project,715700582,Verilog,FFT_ESDCS_Project,749,0,2023-11-07 17:59:27+00:00,[],None
632,https://github.com/HedinGarcia/morse-code-translator.git,2023-10-24 15:13:01+00:00,Digital Systems Design course project that creates a Morse code translator using the Basys 3 FPGA,0,HedinGarcia/morse-code-translator,709365551,Verilog,morse-code-translator,39,0,2023-10-24 15:18:26+00:00,[],None
633,https://github.com/TimothyGeissler/Huffman_Accelerator.git,2023-10-26 01:48:15+00:00,Huffman Compression Acceleration Co-processor,0,TimothyGeissler/Huffman_Accelerator,710085396,Verilog,Huffman_Accelerator,1135,0,2023-11-15 04:59:59+00:00,[],None
634,https://github.com/limajonatas/mi-cd-p2.git,2023-10-21 18:12:01+00:00,Problema 2 do Módulo Integrado de Circuitos Digititais (PBL),0,limajonatas/mi-cd-p2,708167060,Verilog,mi-cd-p2,21449,0,2023-10-21 18:18:09+00:00,[],None
635,https://github.com/jmack2201/code-a-chip-des.git,2023-11-05 18:15:33+00:00,,0,jmack2201/code-a-chip-des,714739647,Verilog,code-a-chip-des,1602,0,2023-11-05 18:32:00+00:00,[],https://api.github.com/licenses/apache-2.0
636,https://github.com/baguioni/arm-5-stage-pipelined-processor.git,2023-10-25 18:23:02+00:00,,0,baguioni/arm-5-stage-pipelined-processor,709965078,Verilog,arm-5-stage-pipelined-processor,2,0,2023-12-28 17:17:45+00:00,[],None
637,https://github.com/Hkmt68/LFSR_in_verilog.git,2023-11-07 00:37:49+00:00,,0,Hkmt68/LFSR_in_verilog,715345938,Verilog,LFSR_in_verilog,6,0,2023-12-23 13:40:19+00:00,[],None
638,https://github.com/indigolxy/Vector-Processor.git,2023-10-20 14:42:28+00:00,,0,indigolxy/Vector-Processor,707736359,Verilog,Vector-Processor,19203,0,2023-11-18 10:30:05+00:00,[],None
639,https://github.com/TeodoraLiurca/ProiectFIC.git,2023-11-05 15:56:46+00:00,,0,TeodoraLiurca/ProiectFIC,714693961,Verilog,ProiectFIC,4252,0,2024-01-03 19:49:35+00:00,[],None
640,https://github.com/pychego/HDLBits.git,2023-10-22 01:25:10+00:00,,0,pychego/HDLBits,708250430,Verilog,HDLBits,2085,0,2023-10-22 01:25:17+00:00,[],None
641,https://github.com/gonza2468/tfg.git,2023-10-25 17:08:06+00:00,,0,gonza2468/tfg,709926953,Verilog,tfg,11918,0,2023-11-10 22:31:42+00:00,[],https://api.github.com/licenses/apache-2.0
642,https://github.com/vermaelectronics/Vending-Machine.git,2023-11-01 22:09:23+00:00,,0,vermaelectronics/Vending-Machine,713122552,Verilog,Vending-Machine,6,0,2023-11-01 22:10:45+00:00,[],None
643,https://github.com/rogeermv/Electronica_UABC.git,2023-10-30 02:37:28+00:00,,0,rogeermv/Electronica_UABC,711711309,Verilog,Electronica_UABC,40,0,2023-10-30 03:02:41+00:00,[],https://api.github.com/licenses/apache-2.0
644,https://github.com/Shion-KR/Verilog_WEEK09.git,2023-10-29 17:41:54+00:00,,0,Shion-KR/Verilog_WEEK09,711580567,Verilog,Verilog_WEEK09,5,0,2023-10-29 17:44:31+00:00,[],None
645,https://github.com/matheus-VBLabs/tty05_test_1.git,2023-10-31 19:36:48+00:00,,0,matheus-VBLabs/tty05_test_1,712597116,Verilog,tty05_test_1,29,0,2023-10-31 19:57:05+00:00,[],https://api.github.com/licenses/apache-2.0
646,https://github.com/dan20kim/Motion-Compensation-IC.git,2023-11-06 11:23:00+00:00,,0,dan20kim/Motion-Compensation-IC,715045680,Verilog,Motion-Compensation-IC,20109,0,2023-11-06 11:23:48+00:00,[],https://api.github.com/licenses/apache-2.0
647,https://github.com/rogeermv/UABC-ELECTRONICA.git,2023-10-27 20:45:16+00:00,,0,rogeermv/UABC-ELECTRONICA,710964199,Verilog,UABC-ELECTRONICA,12,0,2023-10-27 20:45:21+00:00,[],https://api.github.com/licenses/apache-2.0
648,https://github.com/TanTej31/UART_Protocol_FPGA.git,2023-10-27 10:19:05+00:00,Implementation of UART communication protocol in FPGA using verilog modelling.,0,TanTej31/UART_Protocol_FPGA,710733387,Verilog,UART_Protocol_FPGA,2,0,2023-10-27 10:51:19+00:00,[],None
649,https://github.com/otabek7/Intro_to_Verilog.git,2023-10-27 18:16:46+00:00,,0,otabek7/Intro_to_Verilog,710919376,Verilog,Intro_to_Verilog,453,0,2023-10-27 18:21:31+00:00,"['verilog', 'verilog-hdl']",None
650,https://github.com/barperetz1/thesisSNN.git,2023-10-30 13:21:00+00:00,,0,barperetz1/thesisSNN,711934010,Verilog,thesisSNN,911,0,2023-10-30 13:21:52+00:00,[],None
651,https://github.com/Khoray/mips_cpu.git,2023-10-30 12:02:12+00:00,,0,Khoray/mips_cpu,711900663,Verilog,mips_cpu,24515,0,2023-10-30 12:03:30+00:00,[],None
652,https://github.com/psychogenic/tt05-shaman.git,2023-10-28 08:40:13+00:00,SHA256 hardware implementation,0,psychogenic/tt05-shaman,711109418,Verilog,tt05-shaman,494,0,2023-10-28 08:40:19+00:00,[],https://api.github.com/licenses/apache-2.0
653,https://github.com/adriannovosel/tt05-test.git,2023-10-28 16:22:18+00:00,,0,adriannovosel/tt05-test,711239573,Verilog,tt05-test,23,0,2023-10-28 16:22:23+00:00,[],https://api.github.com/licenses/apache-2.0
654,https://github.com/NouranAbdelaziz/USB_CDC.git,2023-11-02 08:00:51+00:00,,0,NouranAbdelaziz/USB_CDC,713284573,Verilog,USB_CDC,40,0,2023-11-02 08:17:04+00:00,[],None
655,https://github.com/marcoandonosie/EE108_Lab4.git,2023-11-03 04:29:00+00:00,,0,marcoandonosie/EE108_Lab4,713706922,,EE108_Lab4,77,0,2023-11-03 04:29:00+00:00,[],None
656,https://github.com/jaoeul/fpga.git,2023-11-03 13:00:30+00:00,,0,jaoeul/fpga,713888385,Verilog,fpga,20,0,2023-11-03 13:05:46+00:00,[],None
657,https://github.com/hbx1241/SoC_lab4-1.git,2023-11-07 04:08:16+00:00,,0,hbx1241/SoC_lab4-1,715400963,Verilog,SoC_lab4-1,2,0,2023-11-07 04:37:55+00:00,[],None
658,https://github.com/ookkai/Decimal-to-7-Seg-Display.git,2023-10-28 14:59:53+00:00,,0,ookkai/Decimal-to-7-Seg-Display,711215516,Verilog,Decimal-to-7-Seg-Display,1,0,2023-10-28 15:01:41+00:00,[],None
659,https://github.com/yannickreiss/tt05-stack-memory.git,2023-10-31 12:42:35+00:00,,0,yannickreiss/tt05-stack-memory,712419403,Verilog,tt05-stack-memory,25,0,2023-10-31 12:45:40+00:00,[],https://api.github.com/licenses/apache-2.0
660,https://github.com/PatriChou/lab-exmem-fir.git,2023-10-31 13:22:52+00:00,,0,PatriChou/lab-exmem-fir,712436761,Verilog,lab-exmem-fir,3036,0,2023-10-31 13:30:12+00:00,[],None
661,https://github.com/BbaekGiwon/CSE3016_GWB.git,2023-10-30 06:23:47+00:00,서강대학교 컴퓨터공학실험2(CSE3016),0,BbaekGiwon/CSE3016_GWB,711769964,Verilog,CSE3016_GWB,7,0,2023-10-30 06:59:17+00:00,[],None
662,https://github.com/ranan-usp/gf_project.git,2023-11-06 01:42:56+00:00,,0,ranan-usp/gf_project,714859152,Verilog,gf_project,73645,0,2023-11-06 02:06:05+00:00,[],https://api.github.com/licenses/apache-2.0
663,https://github.com/Essenceia/tcp.git,2023-11-07 19:50:42+00:00,RTL implementation of the a single socket TCP client,0,Essenceia/tcp,715769525,Verilog,tcp,375,0,2023-11-07 19:51:57+00:00,"['rtl', 'tcp-client', 'verilog']",None
664,https://github.com/davidparent/TEST.git,2023-11-04 19:56:54+00:00,,0,davidparent/TEST,714403667,Verilog,TEST,10,0,2023-11-04 19:56:59+00:00,[],https://api.github.com/licenses/apache-2.0
665,https://github.com/naoto-0114/UART_lesson.git,2023-11-04 14:08:14+00:00,,0,naoto-0114/UART_lesson,714301573,Verilog,UART_lesson,2,0,2023-11-04 14:11:09+00:00,[],None
666,https://github.com/srinidhiporandla/counters.git,2023-11-03 05:24:09+00:00,,0,srinidhiporandla/counters,713720426,Verilog,counters,8,0,2023-11-03 06:14:55+00:00,[],None
667,https://github.com/rogeermv/PRUEBA_UABC_MEXICALI.git,2023-11-07 23:18:02+00:00,,0,rogeermv/PRUEBA_UABC_MEXICALI,715830843,Verilog,PRUEBA_UABC_MEXICALI,45,0,2023-11-07 23:18:08+00:00,[],https://api.github.com/licenses/apache-2.0
668,https://github.com/Arnella16/LINE-FOLLOWING-MAZE-SOLVER.git,2023-10-24 06:04:11+00:00,,0,Arnella16/LINE-FOLLOWING-MAZE-SOLVER,709152463,Verilog,LINE-FOLLOWING-MAZE-SOLVER,59350,0,2023-11-02 15:41:46+00:00,[],None
669,https://github.com/SthuthiS54/SECURE_VOTE-S1-T7.git,2023-10-21 09:59:48+00:00,,0,SthuthiS54/SECURE_VOTE-S1-T7,708028240,Verilog,SECURE_VOTE-S1-T7,18886,0,2023-11-21 03:53:50+00:00,[],None
670,https://github.com/HimaneeshYadala/Automated-Reception-Desk.git,2023-10-25 09:49:09+00:00,,0,HimaneeshYadala/Automated-Reception-Desk,709737337,Verilog,Automated-Reception-Desk,24553,0,2023-11-21 05:23:05+00:00,[],None
671,https://github.com/SudeepJoshi22/FFT_HARDWARE.git,2023-11-07 16:45:09+00:00,FFT Hardware written in TL-Verilog.,0,SudeepJoshi22/FFT_HARDWARE,715696453,Verilog,FFT_HARDWARE,41,0,2023-11-07 16:47:02+00:00,[],None
672,https://github.com/RookieT0T/Pipelined_Processor_Design.git,2023-10-26 18:08:22+00:00,,0,RookieT0T/Pipelined_Processor_Design,710451937,Verilog,Pipelined_Processor_Design,35,0,2023-11-25 15:36:07+00:00,[],None
673,https://github.com/yihsintsai1003/lab4.git,2023-10-26 04:49:55+00:00,,0,yihsintsai1003/lab4,710131665,Verilog,lab4,40,0,2023-10-26 14:14:15+00:00,[],None
674,https://github.com/JoyenBenitto/pes_sort.git,2023-10-29 05:26:53+00:00,Tightly coupled in the SoC for enhancing performance in big data and DBMS related workload with Pes_Sort.,0,JoyenBenitto/pes_sort,711389835,Verilog,pes_sort,25020,0,2023-11-26 14:31:10+00:00,[],https://api.github.com/licenses/mit
675,https://github.com/fafachen61/SoC_lab_lab4-1.git,2023-10-30 16:41:03+00:00,,0,fafachen61/SoC_lab_lab4-1,712027420,Verilog,SoC_lab_lab4-1,25747,0,2023-12-02 14:18:42+00:00,[],None
676,https://github.com/WarrenNou/Lab-6.git,2023-10-24 03:03:26+00:00,,0,WarrenNou/Lab-6,709109122,Verilog,Lab-6,7,0,2023-12-03 03:41:41+00:00,[],None
677,https://github.com/MahmouodMagdi/Modular-Inverse.git,2023-10-20 15:09:40+00:00,A SystemVerilog Implementation of the Montgomery Modular Inverse with Binary Extended Euclidean Algorithm,0,MahmouodMagdi/Modular-Inverse,707747979,Verilog,Modular-Inverse,1690,0,2023-10-20 22:12:45+00:00,[],None
678,https://github.com/MYNAMEHOLO/ICCONTEST_2023_preminary.git,2023-10-23 06:58:42+00:00,ICCONTEST_2023_preminary,0,MYNAMEHOLO/ICCONTEST_2023_preminary,708678253,Verilog,ICCONTEST_2023_preminary,5,0,2023-10-23 07:09:10+00:00,[],None
679,https://github.com/Marcotronics/ALU32b.git,2023-10-23 20:01:09+00:00,,0,Marcotronics/ALU32b,708996377,Verilog,ALU32b,11917,0,2023-10-23 20:02:42+00:00,[],https://api.github.com/licenses/apache-2.0
680,https://github.com/Sainky16/adder_code.git,2023-10-25 15:59:16+00:00,first time using git for the verilog coding,0,Sainky16/adder_code,709897671,Verilog,adder_code,1,0,2023-11-06 10:19:38+00:00,[],None
681,https://github.com/NeverLuck2001/EDAchallenge.git,2023-10-25 09:23:11+00:00,,0,NeverLuck2001/EDAchallenge,709727156,Verilog,EDAchallenge,939,0,2023-10-31 07:05:20+00:00,[],None
682,https://github.com/irtiq7/Verilog_HDL_fundamentals_of_digital_design_and_verification.git,2023-10-26 11:27:06+00:00,## Verilog HDL fundamentals of digital design and verification,0,irtiq7/Verilog_HDL_fundamentals_of_digital_design_and_verification,710276890,Verilog,Verilog_HDL_fundamentals_of_digital_design_and_verification,789,0,2023-10-26 11:28:27+00:00,[],None
683,https://github.com/vigneshs41/LINTING.git,2023-10-25 11:55:44+00:00,,0,vigneshs41/LINTING,709786243,Verilog,LINTING,6,0,2023-10-25 11:59:08+00:00,[],None
684,https://github.com/srikanth12111/Day-05-Full-Subtractor-Gate-Level-Modelling-.git,2023-10-22 04:10:12+00:00,,0,srikanth12111/Day-05-Full-Subtractor-Gate-Level-Modelling-,708278345,Verilog,Day-05-Full-Subtractor-Gate-Level-Modelling-,0,0,2023-10-22 04:11:30+00:00,[],None
685,https://github.com/0xTJ/tt05-tinyrv.git,2023-10-21 19:14:01+00:00,,0,0xTJ/tt05-tinyrv,708182689,Verilog,tt05-tinyrv,54,0,2023-10-21 21:38:36+00:00,[],https://api.github.com/licenses/apache-2.0
686,https://github.com/JBavitha/pes_sdw.git,2023-10-21 06:11:00+00:00,,0,JBavitha/pes_sdw,707971421,Verilog,pes_sdw,110,0,2023-10-21 06:11:42+00:00,[],None
687,https://github.com/skrjtech/aiFPGAs.git,2023-10-24 16:07:47+00:00,AIモデルをFPGAに組み込む目的としている,0,skrjtech/aiFPGAs,709389885,Verilog,aiFPGAs,4594,0,2023-10-24 17:39:11+00:00,[],None
688,https://github.com/krish-iyer/FPGA-Game.git,2023-11-05 18:27:45+00:00,,0,krish-iyer/FPGA-Game,714743784,Verilog,FPGA-Game,109948,0,2023-12-07 06:27:41+00:00,[],None
689,https://github.com/kenny0915/System_on_Chip_Lab.git,2023-10-26 11:37:27+00:00,,0,kenny0915/System_on_Chip_Lab,710280963,Verilog,System_on_Chip_Lab,7147,0,2023-10-26 11:43:11+00:00,[],None
690,https://github.com/3190432045/D1-misc.git,2023-10-23 18:26:21+00:00,,0,3190432045/D1-misc,708961323,Verilog,D1-misc,1230,0,2023-11-07 14:40:04+00:00,[],None
691,https://github.com/Chaoyang2007/rs_dec.git,2023-10-28 13:27:30+00:00,An RS-FEC Decoder,0,Chaoyang2007/rs_dec,711187425,Verilog,rs_dec,24,0,2023-10-28 15:57:57+00:00,[],None
692,https://github.com/Yuan-Yaodong/LSI-Designs.git,2023-11-04 06:39:46+00:00,projects of IC or FPGA,0,Yuan-Yaodong/LSI-Designs,714185124,Verilog,LSI-Designs,1369,0,2023-11-04 06:47:04+00:00,[],None
693,https://github.com/Pink-Balloon-Eternal/ctf-writeups.git,2023-10-29 08:12:46+00:00,Collection of writups made by our team during ctfs,1,Pink-Balloon-Eternal/ctf-writeups,711423243,Verilog,ctf-writeups,6095,0,2023-11-27 10:02:45+00:00,[],None
694,https://github.com/gpwaob92679/ntu-scld-2023-fall-quartus-lab.git,2023-11-06 15:57:06+00:00,Quartus Lab assignments of NTU EE's switching circuit and logic design course (2023 fall).,0,gpwaob92679/ntu-scld-2023-fall-quartus-lab,715168201,Verilog,ntu-scld-2023-fall-quartus-lab,19020,0,2024-01-19 21:39:55+00:00,"['ntu', 'logic-design', 'quartus']",None
695,https://github.com/anishkum7/mia.git,2023-10-25 03:09:55+00:00,Matrix Inversion Accelerator I2I,0,anishkum7/mia,709608650,Verilog,mia,6998,0,2024-02-06 23:52:04+00:00,[],None
696,https://github.com/urielcho/ITA23_GFMPW1.git,2023-10-29 20:54:39+00:00,,0,urielcho/ITA23_GFMPW1,711630567,Verilog,ITA23_GFMPW1,63757,0,2023-10-29 20:56:03+00:00,[],https://api.github.com/licenses/apache-2.0
697,https://github.com/KuantekAS/KNT-Embedded-Design-Flow.git,2023-11-07 07:48:17+00:00,,0,KuantekAS/KNT-Embedded-Design-Flow,715466870,Verilog,KNT-Embedded-Design-Flow,3592,0,2023-11-07 07:54:44+00:00,[],None
698,https://github.com/abdallah8tarek/single-cycle-RISC-V.git,2023-10-22 17:36:14+00:00,,0,abdallah8tarek/single-cycle-RISC-V,708483423,Verilog,single-cycle-RISC-V,1094,0,2023-11-14 18:20:00+00:00,[],None
699,https://github.com/Cutout1/tt05-flappy-vga.git,2023-10-29 06:51:40+00:00,,0,Cutout1/tt05-flappy-vga,711406030,Verilog,tt05-flappy-vga,18,0,2023-10-29 09:39:10+00:00,[],https://api.github.com/licenses/apache-2.0
700,https://github.com/namnguyen269/edabk-soc.git,2023-10-29 08:44:47+00:00,,0,namnguyen269/edabk-soc,711430101,Verilog,edabk-soc,11929,0,2023-10-29 08:46:13+00:00,[],https://api.github.com/licenses/apache-2.0
701,https://github.com/bvhieu10/TIMER_8BIT.git,2023-10-23 05:02:34+00:00,,0,bvhieu10/TIMER_8BIT,708645424,Verilog,TIMER_8BIT,7242,0,2023-10-23 06:10:25+00:00,[],None
702,https://github.com/kirsjo/ECE128-Lab7.git,2023-10-27 15:36:19+00:00,,0,kirsjo/ECE128-Lab7,710861244,Verilog,ECE128-Lab7,4,0,2023-10-27 15:37:16+00:00,[],None
703,https://github.com/vishal-eas/Verilog-basics.git,2023-10-26 13:59:23+00:00,,0,vishal-eas/Verilog-basics,710341770,Verilog,Verilog-basics,13,0,2023-10-26 14:01:43+00:00,[],None
704,https://github.com/jjv224/ECE128---Lab-7.git,2023-10-24 20:24:37+00:00,,0,jjv224/ECE128---Lab-7,709506503,Verilog,ECE128---Lab-7,4,0,2023-10-24 20:26:08+00:00,[],None
705,https://github.com/kkmlyle/thesis_1030.git,2023-10-29 23:06:04+00:00,,0,kkmlyle/thesis_1030,711657456,Verilog,thesis_1030,95,0,2023-10-29 23:07:22+00:00,[],None
706,https://github.com/GarapatiVidyaSri/FPGA-Speaks.git,2023-10-31 13:55:19+00:00,,0,GarapatiVidyaSri/FPGA-Speaks,712452254,Verilog,FPGA-Speaks,45,0,2023-10-31 13:57:16+00:00,[],None
707,https://github.com/hugodiasg/dpga_unic-cass.git,2023-10-29 18:29:02+00:00,,0,hugodiasg/dpga_unic-cass,711593906,Verilog,dpga_unic-cass,20132,0,2023-10-29 18:34:45+00:00,[],None
708,https://github.com/Nagabhushanam2005/eX_Calci.git,2023-10-23 11:32:10+00:00,,0,Nagabhushanam2005/eX_Calci,708780183,Verilog,eX_Calci,61324,0,2023-11-20 17:56:24+00:00,[],None
709,https://github.com/sanjaybhat2004/DDS-Mini-Project-23-24-Team-23-S2.git,2023-10-29 18:56:06+00:00,,1,sanjaybhat2004/DDS-Mini-Project-23-24-Team-23-S2,711601294,Verilog,DDS-Mini-Project-23-24-Team-23-S2,88152,0,2023-10-29 19:20:51+00:00,[],None
710,https://github.com/emilgoh/three-phase.git,2023-11-05 09:10:38+00:00,Three Phase PWM with Dead Time,0,emilgoh/three-phase,714574020,Verilog,three-phase,268,0,2023-11-05 09:30:11+00:00,[],None
711,https://github.com/theablemo/DSD-Project.git,2023-10-21 21:47:29+00:00,This code is for the final project of the Digital System Design course taught by Dr.Farshad Baharvand on the Fall semester of 2020,0,theablemo/DSD-Project,708215689,Verilog,DSD-Project,5145,0,2023-10-21 21:56:48+00:00,"['digital-system-design', 'dsd', 'verilog']",None
712,https://github.com/srikanth12111/Day-04-Half-Subtractor-Gate-Level-Modelling-.git,2023-10-22 04:07:50+00:00,,0,srikanth12111/Day-04-Half-Subtractor-Gate-Level-Modelling-,708277853,Verilog,Day-04-Half-Subtractor-Gate-Level-Modelling-,0,0,2023-10-22 04:09:27+00:00,[],None
713,https://github.com/NguyenHaiMinh-UIT/Do_An.git,2023-10-22 09:08:17+00:00,Usb_host core with RISC-V RV32I,0,NguyenHaiMinh-UIT/Do_An,708339248,Verilog,Do_An,4,0,2023-10-26 07:17:07+00:00,[],None
714,https://github.com/DoubiZhizun/BSTMSM-OS.git,2023-10-24 06:18:55+00:00,Open source the verilog and host code of BSTMSM,0,DoubiZhizun/BSTMSM-OS,709157022,Verilog,BSTMSM-OS,258,0,2023-10-24 06:34:48+00:00,[],None
715,https://github.com/BarakBinyamin/Trojan-Detection.git,2023-10-24 00:35:28+00:00,Some generic probabilistic methodologies to identify hardware trojans in arbitrary hardware designs,0,BarakBinyamin/Trojan-Detection,709072188,Verilog,Trojan-Detection,1613,0,2023-10-31 03:33:48+00:00,"['fpga', 'hardware-security', 'trojan-detection']",None
716,https://github.com/RitterKhai/FIFO.git,2023-11-05 05:36:09+00:00,,0,RitterKhai/FIFO,714528346,Verilog,FIFO,12891,0,2023-11-05 05:41:48+00:00,[],None
717,https://github.com/HALFPASTEIGHT/counter.git,2023-11-04 12:35:36+00:00,加法计数器，到9蜂鸣器工作,0,HALFPASTEIGHT/counter,714273968,Verilog,counter,4,0,2023-11-04 12:36:31+00:00,[],None
718,https://github.com/juliaglz/Microcontroller.git,2023-11-03 16:25:13+00:00,,0,juliaglz/Microcontroller,713974130,Verilog,Microcontroller,29,0,2023-11-03 16:27:13+00:00,[],None
719,https://github.com/thenorili/Turing-Complete-with-customasm.git,2023-11-06 03:28:44+00:00,,0,thenorili/Turing-Complete-with-customasm,714886194,Verilog,Turing-Complete-with-customasm,21,0,2023-11-06 03:40:32+00:00,[],None
720,https://github.com/875keshav/Four_way_Traffic_Light_Controller.git,2023-11-04 05:08:11+00:00,,0,875keshav/Four_way_Traffic_Light_Controller,714165420,Verilog,Four_way_Traffic_Light_Controller,16,0,2023-11-04 05:11:55+00:00,[],None
721,https://github.com/aiunderstand/tt05-REBEL2-balanced-ternary-ALU.git,2023-11-04 00:19:49+00:00,,0,aiunderstand/tt05-REBEL2-balanced-ternary-ALU,714111347,Verilog,tt05-REBEL2-balanced-ternary-ALU,53,0,2023-11-04 01:55:47+00:00,[],https://api.github.com/licenses/apache-2.0
722,https://github.com/els2357/8bitCalculator.git,2023-11-03 16:50:15+00:00,8-bit ALU Calculator in System Verilog,0,els2357/8bitCalculator,713983672,Verilog,8bitCalculator,8499,0,2023-11-03 16:54:38+00:00,[],None
723,https://github.com/CarlosGS99/Chronometer_UdG.git,2023-11-04 06:07:27+00:00,,0,CarlosGS99/Chronometer_UdG,714177902,Verilog,Chronometer_UdG,28,0,2023-11-04 06:42:18+00:00,[],https://api.github.com/licenses/apache-2.0
724,https://github.com/rufiano/verilog.git,2023-11-03 16:41:33+00:00,,0,rufiano/verilog,713980251,Verilog,verilog,18,0,2023-11-03 18:17:37+00:00,[],None
725,https://github.com/sungsungwu/soc_lab4-1.git,2023-10-31 12:50:12+00:00,,0,sungsungwu/soc_lab4-1,712422710,Verilog,soc_lab4-1,574,0,2023-10-31 12:52:41+00:00,[],None
726,https://github.com/CEJMU/tt05-alu.git,2023-10-30 14:31:43+00:00,Simple ALU which will be used in lecture for demonstration purposes,0,CEJMU/tt05-alu,711967392,Verilog,tt05-alu,204,0,2023-11-01 17:36:01+00:00,[],https://api.github.com/licenses/apache-2.0
727,https://github.com/necaticakaci/gfmpw1a_test.git,2023-10-30 13:16:29+00:00,,0,necaticakaci/gfmpw1a_test,711931900,Verilog,gfmpw1a_test,11929,0,2023-10-30 13:18:00+00:00,[],https://api.github.com/licenses/apache-2.0
728,https://github.com/srinidhiporandla/Synchronous-FIFO.git,2023-11-03 06:06:19+00:00,,0,srinidhiporandla/Synchronous-FIFO,713732711,Verilog,Synchronous-FIFO,3,0,2023-11-03 06:08:58+00:00,[],None
729,https://github.com/stefanalexjura/ac.git,2023-11-06 11:05:18+00:00,,0,stefanalexjura/ac,715038823,Verilog,ac,131,0,2023-11-06 11:06:57+00:00,[],None
730,https://github.com/nehranarendra/VENDING-MACHINE.git,2023-11-07 19:48:30+00:00,,0,nehranarendra/VENDING-MACHINE,715768793,Verilog,VENDING-MACHINE,154,0,2023-11-08 20:01:37+00:00,[],https://api.github.com/licenses/mit
731,https://github.com/Muzamil-Sikander/2nd-class-of-coal-lab.git,2023-11-07 07:54:23+00:00,,0,Muzamil-Sikander/2nd-class-of-coal-lab,715469039,Verilog,2nd-class-of-coal-lab,3,0,2023-11-07 07:57:25+00:00,[],None
732,https://github.com/xyDong0223/System-on-Chip-Design-using-FPGA.git,2023-11-02 03:39:11+00:00,,0,xyDong0223/System-on-Chip-Design-using-FPGA,713207396,Verilog,System-on-Chip-Design-using-FPGA,189,0,2023-11-02 03:42:33+00:00,[],None
733,https://github.com/ValueAchooMatthew/2DA4-Verilog-Code.git,2023-11-07 04:01:44+00:00,Storage for the Verilog Code I have created in my systems design course,0,ValueAchooMatthew/2DA4-Verilog-Code,715399335,Verilog,2DA4-Verilog-Code,2,0,2023-11-07 04:01:50+00:00,[],None
734,https://github.com/peace0627/PID-controller-for-FPGA.git,2023-11-07 04:15:39+00:00,,0,peace0627/PID-controller-for-FPGA,715402921,Verilog,PID-controller-for-FPGA,1,0,2023-11-07 04:16:59+00:00,[],None
735,https://github.com/MagdElDinAhmed/ArchProjMS2.git,2023-10-31 20:51:57+00:00,,0,MagdElDinAhmed/ArchProjMS2,712621228,Verilog,ArchProjMS2,60,0,2023-10-31 20:54:20+00:00,[],None
736,https://github.com/val12121/Estructura.git,2023-10-22 21:15:03+00:00,,0,val12121/Estructura,708541545,Verilog,Estructura,162,0,2023-10-22 21:15:16+00:00,[],None
737,https://github.com/yashpandey474/Verilog-Modelling.git,2023-11-04 13:04:13+00:00,Code practicing verilog modelling from various resources on multiple topics,0,yashpandey474/Verilog-Modelling,714282170,Verilog,Verilog-Modelling,174,0,2023-11-24 22:23:49+00:00,[],None
738,https://github.com/IslamAdam/JESD204_dev.git,2023-10-20 11:22:19+00:00,,0,IslamAdam/JESD204_dev,707656473,,JESD204_dev,194,0,2023-11-07 04:33:33+00:00,[],None
739,https://github.com/dlau-xilinx/qdma_git_explore.git,2023-10-20 18:00:20+00:00,,0,dlau-xilinx/qdma_git_explore,707811411,Verilog,qdma_git_explore,408,0,2023-10-27 17:52:38+00:00,[],None
740,https://github.com/Judyhengyu/Single-cycle-CPU.git,2023-10-21 07:05:27+00:00,,0,Judyhengyu/Single-cycle-CPU,707986049,Verilog,Single-cycle-CPU,1303,0,2023-10-21 07:15:43+00:00,[],None
741,https://github.com/EENemo/SOC_Lab3.git,2023-10-21 14:06:25+00:00,,0,EENemo/SOC_Lab3,708094475,Verilog,SOC_Lab3,3725,0,2023-10-21 14:48:31+00:00,[],None
742,https://github.com/jadenbanze/426proj.git,2023-10-26 15:09:57+00:00,ECEN 426 - Ring Oscillator Project,0,jadenbanze/426proj,710374768,Verilog,426proj,22,0,2023-11-29 00:16:49+00:00,[],None
743,https://github.com/LyraN66/huee_project.git,2023-11-01 12:17:57+00:00,Project,0,LyraN66/huee_project,712890407,Verilog,huee_project,16201,0,2023-11-01 12:19:18+00:00,[],https://api.github.com/licenses/apache-2.0
744,https://github.com/mabrains/gf180mcu_riscv_soc.git,2023-10-29 09:16:39+00:00,GlobalFoundries 180nm MCU Analog/Digital IPs for Caravel-GFMPW1,0,mabrains/gf180mcu_riscv_soc,711437559,Verilog,gf180mcu_riscv_soc,867584,0,2023-12-13 07:33:38+00:00,[],https://api.github.com/licenses/apache-2.0
745,https://github.com/nandish-jha/traffi_light_controller_with_pedestrian_lights.git,2023-10-23 01:05:16+00:00,,0,nandish-jha/traffi_light_controller_with_pedestrian_lights,708589520,Verilog,traffi_light_controller_with_pedestrian_lights,3209,0,2023-12-13 18:50:01+00:00,[],None
746,https://github.com/AlexMerkulov71/tuner.git,2023-10-26 03:39:01+00:00,Attempted simulation of a guitar tuner,0,AlexMerkulov71/tuner,710113947,Verilog,tuner,7,0,2023-11-17 18:24:42+00:00,[],None
747,https://github.com/AceOfRay/RISC-Microcontroller.git,2023-11-03 04:11:52+00:00,CPE233 ,0,AceOfRay/RISC-Microcontroller,713702497,Verilog,RISC-Microcontroller,7378,0,2023-12-22 00:03:32+00:00,[],None
748,https://github.com/aj3944/riscv-32i-fpga.git,2023-11-01 04:11:10+00:00,RISC-V RV32I FPGA Implementation ,0,aj3944/riscv-32i-fpga,712729117,Verilog,riscv-32i-fpga,37537,0,2024-01-20 02:20:12+00:00,[],None
749,https://github.com/karol5432/WdPM-microprocessor.git,2023-10-31 17:36:38+00:00,HDL microprocessor,0,karol5432/WdPM-microprocessor,712552390,Verilog,WdPM-microprocessor,969,0,2023-10-31 17:54:18+00:00,[],None
750,https://github.com/thiskappaisgrey/research-stuff.git,2023-10-26 03:49:49+00:00,,0,thiskappaisgrey/research-stuff,710116703,Verilog,research-stuff,39201,0,2024-01-23 20:38:08+00:00,[],None
751,https://github.com/efabless/EF_I2S.git,2023-11-05 16:20:02+00:00,"Two-wire I2S synchronous serial interface, compatible with I2S specification.",0,efabless/EF_I2S,714701311,Verilog,EF_I2S,177,0,2023-11-05 16:22:37+00:00,[],https://api.github.com/licenses/apache-2.0
752,https://github.com/Leenkee/digits_experiment.git,2023-10-26 03:57:02+00:00,,0,Leenkee/digits_experiment,710118562,Verilog,digits_experiment,588,0,2024-04-11 08:33:31+00:00,[],None
753,https://github.com/pjb325/ECE-128-Lab-8.git,2023-10-31 20:15:10+00:00,,0,pjb325/ECE-128-Lab-8,712609707,Verilog,ECE-128-Lab-8,12,0,2023-10-31 20:16:04+00:00,[],None
754,https://github.com/Drashti268/Comparator.git,2023-10-23 06:49:36+00:00,,0,Drashti268/Comparator,708675283,Verilog,Comparator,1,0,2023-10-23 06:50:53+00:00,[],None
755,https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR.git,2023-10-21 18:11:13+00:00,2023 FALL NYCU SOC LAB3 FIR,0,edwardchang9/2023-FALL-NYCU-SOC-LAB3-FIR,708166868,Verilog,2023-FALL-NYCU-SOC-LAB3-FIR,1566,0,2023-10-21 18:12:36+00:00,[],None
756,https://github.com/Mr-Kaushal-22/7-Bit_Hamming_Code.git,2023-10-24 13:10:21+00:00,,0,Mr-Kaushal-22/7-Bit_Hamming_Code,709309095,Verilog,7-Bit_Hamming_Code,586,0,2023-10-25 05:20:20+00:00,[],None
757,https://github.com/HexSDR/uart_to_i2c.git,2023-10-25 02:21:36+00:00,,0,HexSDR/uart_to_i2c,709597098,Verilog,uart_to_i2c,23,0,2023-10-25 02:22:46+00:00,[],None
758,https://github.com/Mr-Kaushal-22/LVDS_Data_Acquisition.git,2023-10-25 05:21:33+00:00,,0,Mr-Kaushal-22/LVDS_Data_Acquisition,709640717,Verilog,LVDS_Data_Acquisition,1301,0,2023-10-25 05:25:05+00:00,[],None
759,https://github.com/y232578y/112-1-SoC-Design.git,2023-10-25 03:28:32+00:00,,0,y232578y/112-1-SoC-Design,709613249,Verilog,112-1-SoC-Design,2167,0,2023-10-25 03:42:27+00:00,[],None
760,https://github.com/indiatoryy/Verilog-Labs.git,2023-10-22 15:13:41+00:00,A selection of Verilog lab assignments from ECE253,0,indiatoryy/Verilog-Labs,708439639,Verilog,Verilog-Labs,1516,0,2023-10-22 15:25:57+00:00,[],None
761,https://github.com/williamchang0825/Lab3.git,2023-10-20 19:52:22+00:00,fir,0,williamchang0825/Lab3,707847842,Verilog,Lab3,781,0,2023-10-22 11:35:13+00:00,[],None
762,https://github.com/emareeeb/ddco-iverilogChallenges.git,2023-10-20 05:35:48+00:00,Everything it takes to solve the Iverilog Labs - 3rd DDCO Sem.,0,emareeeb/ddco-iverilogChallenges,707532952,Verilog,ddco-iverilogChallenges,238,0,2023-10-20 13:02:58+00:00,[],None
763,https://github.com/ani171/pes_vending_machine.git,2023-10-20 16:59:31+00:00,,0,ani171/pes_vending_machine,707789780,Verilog,pes_vending_machine,276,0,2023-10-21 02:52:33+00:00,[],None
764,https://github.com/tsangr212/CA_final_project.git,2023-10-21 06:21:13+00:00,,0,tsangr212/CA_final_project,707973713,Verilog,CA_final_project,5159,0,2023-10-21 06:25:48+00:00,[],None
765,https://github.com/adityasahu1203/Alarm_clock_verilog.git,2023-10-26 19:07:51+00:00,Alarm clock project utilising different modules coded in verilog,0,adityasahu1203/Alarm_clock_verilog,710473569,Verilog,Alarm_clock_verilog,15,0,2023-10-26 19:26:31+00:00,[],None
766,https://github.com/manjushettar/tt-183.git,2023-10-26 23:24:36+00:00,,0,manjushettar/tt-183,710544975,Verilog,tt-183,32,0,2023-10-26 23:24:41+00:00,[],https://api.github.com/licenses/apache-2.0
767,https://github.com/gfg-development/tt-size-exploration.git,2023-10-25 15:24:23+00:00,,0,gfg-development/tt-size-exploration,709882164,Verilog,tt-size-exploration,40,0,2023-10-25 15:24:29+00:00,[],https://api.github.com/licenses/apache-2.0
768,https://github.com/oguzhanvtnsvr/caravel-sim.git,2023-10-26 17:18:30+00:00,,0,oguzhanvtnsvr/caravel-sim,710432221,Verilog,caravel-sim,11918,0,2023-10-26 17:19:51+00:00,[],https://api.github.com/licenses/apache-2.0
769,https://github.com/CowBae7777/Week5_4a9g0065.git,2023-11-02 01:41:53+00:00,,0,CowBae7777/Week5_4a9g0065,713174064,Verilog,Week5_4a9g0065,865,0,2023-11-02 02:05:13+00:00,[],None
770,https://github.com/AKV-cloud/Square-Root-Computation-Using-Cordic.git,2023-11-02 07:27:47+00:00,,0,AKV-cloud/Square-Root-Computation-Using-Cordic,713273399,Verilog,Square-Root-Computation-Using-Cordic,98,0,2023-11-02 07:30:30+00:00,[],None
771,https://github.com/tim21525/SOC-lab4-1.git,2023-11-01 09:37:09+00:00,,0,tim21525/SOC-lab4-1,712830363,Verilog,SOC-lab4-1,18515,0,2023-11-01 09:42:22+00:00,[],None
772,https://github.com/BTFLV/tt05-btflv-8bit-fp-adder.git,2023-11-02 00:54:26+00:00,8 Bit Floating Point Adder for Tiny Tapeout 05,0,BTFLV/tt05-btflv-8bit-fp-adder,713161832,Verilog,tt05-btflv-8bit-fp-adder,679,0,2023-11-02 01:14:17+00:00,[],https://api.github.com/licenses/apache-2.0
773,https://github.com/shalan/MS_WDT32.git,2023-10-30 12:42:39+00:00,A simple WatchDog Timer (WDT),1,shalan/MS_WDT32,711917387,Verilog,MS_WDT32,20,0,2023-11-06 10:18:16+00:00,[],https://api.github.com/licenses/apache-2.0
774,https://github.com/uclcrypto/spook-masked-hardware.git,2023-10-27 15:38:15+00:00,,0,uclcrypto/spook-masked-hardware,710862013,Verilog,spook-masked-hardware,791,0,2023-10-27 15:40:15+00:00,[],
775,https://github.com/vascoluz/caravel_analog_test.git,2023-11-04 17:07:29+00:00,,0,vascoluz/caravel_analog_test,714357529,Verilog,caravel_analog_test,2044,0,2023-11-04 17:08:41+00:00,[],https://api.github.com/licenses/apache-2.0
776,https://github.com/zhutao-a/Image_Upsampling.git,2023-11-03 13:42:08+00:00,,0,zhutao-a/Image_Upsampling,713905462,Verilog,Image_Upsampling,81249,0,2023-11-03 14:05:36+00:00,[],None
777,https://github.com/abhishek-kakkar/tt05-verilog-7seg-clock.git,2023-11-03 21:43:48+00:00,7 Segment Clock with Verilog for Tiny Tapeout,0,abhishek-kakkar/tt05-verilog-7seg-clock,714078124,Verilog,tt05-verilog-7seg-clock,23,0,2023-11-03 21:43:55+00:00,[],https://api.github.com/licenses/apache-2.0
778,https://github.com/stak2/eeic-exp2-fpga-public.git,2023-11-03 15:37:52+00:00,,0,stak2/eeic-exp2-fpga-public,713955088,Verilog,eeic-exp2-fpga-public,2,0,2023-11-03 16:18:13+00:00,[],None
779,https://github.com/yvesfhsu/4-bit-full-adder.git,2023-11-04 10:29:10+00:00,A 4-bit full adder designed with Quartus II,0,yvesfhsu/4-bit-full-adder,714240456,Verilog,4-bit-full-adder,9,0,2023-11-05 03:09:11+00:00,[],https://api.github.com/licenses/mit
780,https://github.com/mn3040/TinyTapeout-Verilog.git,2023-11-03 06:43:55+00:00,,0,mn3040/TinyTapeout-Verilog,713746306,Verilog,TinyTapeout-Verilog,10,0,2023-11-03 06:44:16+00:00,[],None
781,https://github.com/kkmlyle/top1106.git,2023-11-06 18:18:56+00:00,,0,kkmlyle/top1106,715231216,Verilog,top1106,70,0,2023-11-06 18:20:22+00:00,[],None
782,https://github.com/IslamAdam/example.git,2023-11-05 00:05:45+00:00,,0,IslamAdam/example,714471358,Verilog,example,11929,0,2023-11-05 00:07:08+00:00,[],https://api.github.com/licenses/apache-2.0
783,https://github.com/Seanium/Computer-Organization.git,2023-11-05 14:12:28+00:00,,0,Seanium/Computer-Organization,714654865,Verilog,Computer-Organization,12272,0,2023-11-05 14:22:53+00:00,[],None
784,https://github.com/RitterKhai/Matrix_Multiply.git,2023-11-05 05:42:14+00:00,,0,RitterKhai/Matrix_Multiply,714529509,Verilog,Matrix_Multiply,186889,0,2023-11-05 05:45:02+00:00,[],None
785,https://github.com/kkmlyle/top1105.git,2023-11-05 12:30:51+00:00,,0,kkmlyle/top1105,714624693,Verilog,top1105,70,0,2023-11-05 12:32:04+00:00,[],None
786,https://github.com/AgainTW/RTL_demosaic.git,2023-11-05 09:37:23+00:00,,0,AgainTW/RTL_demosaic,714580090,Verilog,RTL_demosaic,106,0,2023-11-05 13:52:15+00:00,[],None
787,https://github.com/Ikarthikmb/ai_accelerator.git,2023-11-06 06:49:20+00:00,,0,Ikarthikmb/ai_accelerator,714939867,Verilog,ai_accelerator,11921,0,2023-11-06 06:50:03+00:00,[],https://api.github.com/licenses/apache-2.0
788,https://github.com/Josephood7/SoC-lab4.git,2023-11-06 14:29:12+00:00,,0,Josephood7/SoC-lab4,715126480,Verilog,SoC-lab4,826,0,2023-11-06 15:48:35+00:00,[],None
789,https://github.com/Birminness/Fourier-Transform.git,2023-10-29 01:02:39+00:00,,0,Birminness/Fourier-Transform,711347315,Verilog,Fourier-Transform,20,0,2023-10-29 01:10:43+00:00,[],None
790,https://github.com/yunuseryilmaz18/os_efpga.git,2023-10-31 10:45:54+00:00,,0,yunuseryilmaz18/os_efpga,712373376,Verilog,os_efpga,11929,0,2023-10-31 10:47:16+00:00,[],https://api.github.com/licenses/apache-2.0
791,https://github.com/klei22/tto5.git,2023-11-03 22:36:37+00:00,,0,klei22/tto5,714091907,Verilog,tto5,33,0,2023-11-04 06:03:11+00:00,[],https://api.github.com/licenses/apache-2.0
792,https://github.com/mikiken/TD4.git,2023-10-26 07:00:31+00:00,電気電子工学実験3 テーマS(a)の自由設計で「CPUの創りかた」を実装する,0,mikiken/TD4,710172467,Verilog,TD4,3824,0,2023-11-20 11:11:59+00:00,[],None
793,https://github.com/GopalchettyTejaswi/FPGA-Coursera-Course.git,2023-10-29 19:26:57+00:00,Coursera Specialization on FPGA Design for Embedded Systems (by University of Colorado Boulder),0,GopalchettyTejaswi/FPGA-Coursera-Course,711609283,Verilog,FPGA-Coursera-Course,348049,0,2023-11-17 13:20:21+00:00,[],https://api.github.com/licenses/mit
794,https://github.com/1oveydev/Digital-Design-Lab.git,2023-10-30 10:14:53+00:00,COMP0225-001 디지털 설계 및 실험,0,1oveydev/Digital-Design-Lab,711858760,Verilog,Digital-Design-Lab,1224,0,2023-10-30 11:17:02+00:00,[],None
795,https://github.com/sebasqr22/squesada_ebarrantes_icalderon_digital_design_lab_2023.git,2023-10-23 16:15:47+00:00,,0,sebasqr22/squesada_ebarrantes_icalderon_digital_design_lab_2023,708908381,Verilog,squesada_ebarrantes_icalderon_digital_design_lab_2023,821,0,2023-11-22 03:34:23+00:00,[],None
796,https://github.com/arjun-vegeta/T20_DDS-mini-project.git,2023-10-30 13:27:21+00:00,,0,arjun-vegeta/T20_DDS-mini-project,711937016,Verilog,T20_DDS-mini-project,44374,0,2023-11-20 17:36:19+00:00,[],None
797,https://github.com/JMneverlose/RiscV_5stg_PPL_processor.git,2023-10-27 18:44:57+00:00,,0,JMneverlose/RiscV_5stg_PPL_processor,710929025,Verilog,RiscV_5stg_PPL_processor,2229,0,2023-11-23 10:06:27+00:00,[],None
798,https://github.com/juinchuen/CE361.git,2023-10-23 04:46:51+00:00,,0,juinchuen/CE361,708641863,Verilog,CE361,5022,0,2023-10-23 05:44:14+00:00,[],None
799,https://github.com/MForystek/CS256-project.git,2023-10-30 11:30:07+00:00,,0,MForystek/CS256-project,711888328,Verilog,CS256-project,310951,0,2023-12-07 08:28:24+00:00,[],None
800,https://github.com/0xTJ/tilerisc.git,2023-11-06 15:36:20+00:00,,0,0xTJ/tilerisc,715158407,Verilog,tilerisc,607982,0,2023-12-16 13:33:04+00:00,[],https://api.github.com/licenses/apache-2.0
801,https://github.com/khizaralishah1/risc-v-design.git,2023-10-28 13:27:43+00:00,,0,khizaralishah1/risc-v-design,711187501,Verilog,risc-v-design,11232,0,2023-10-28 13:32:09+00:00,[],None
802,https://github.com/AryanAAB/Automatic-Traffic-Light.git,2023-10-29 16:51:02+00:00,,1,AryanAAB/Automatic-Traffic-Light,711565417,Verilog,Automatic-Traffic-Light,750,0,2023-12-12 15:50:48+00:00,[],None
803,https://github.com/HowToSaveMyLife/boom_pro.git,2023-11-06 15:29:12+00:00,,0,HowToSaveMyLife/boom_pro,715155098,Verilog,boom_pro,4959,0,2023-12-20 13:49:11+00:00,[],None
804,https://github.com/z-inform/fpga-courses.git,2023-10-24 16:31:37+00:00,,0,z-inform/fpga-courses,709399874,Verilog,fpga-courses,935,0,2023-10-24 16:32:13+00:00,[],None
805,https://github.com/jimmyPayan/ECE369Lab.git,2023-10-24 21:06:13+00:00,,0,jimmyPayan/ECE369Lab,709520459,Verilog,ECE369Lab,122,0,2024-01-12 00:31:09+00:00,[],None
806,https://github.com/chaozhuIP/IREControlBoardScreen.git,2023-11-07 13:35:24+00:00,1、触摸屏调节参数,0,chaozhuIP/IREControlBoardScreen,715605703,Verilog,IREControlBoardScreen,574,0,2024-01-11 08:56:58+00:00,[],None
807,https://github.com/Ther-nullptr/fsk-hamming-system.git,2023-10-22 06:18:34+00:00,,0,Ther-nullptr/fsk-hamming-system,708302211,Verilog,fsk-hamming-system,35,0,2024-01-06 11:32:27+00:00,[],None
808,https://github.com/mohammadhasanloo/Computer-Architecture-Laboratory.git,2023-11-01 11:44:58+00:00,,0,mohammadhasanloo/Computer-Architecture-Laboratory,712878048,Verilog,Computer-Architecture-Laboratory,61399,0,2024-02-12 07:52:25+00:00,[],None
809,https://github.com/Mr-Kaushal-22/Sequence_detector.git,2023-10-25 06:02:57+00:00,,0,Mr-Kaushal-22/Sequence_detector,709652240,Verilog,Sequence_detector,5,0,2023-10-25 06:11:02+00:00,[],None
810,https://github.com/Zixu-Geng/processor.git,2023-10-27 16:38:13+00:00,,0,Zixu-Geng/processor,710884678,Verilog,processor,7213,0,2024-03-10 03:53:40+00:00,[],None
811,https://github.com/MathBorgess/verilog_hardware_intro.git,2023-11-05 16:26:10+00:00,,0,MathBorgess/verilog_hardware_intro,714703324,Verilog,verilog_hardware_intro,471,0,2023-12-03 23:10:30+00:00,[],https://api.github.com/licenses/mit
812,https://github.com/fpganow/Market.Data.Bats.Parser.git,2023-10-29 14:03:17+00:00,CBOE/BATS Pitch Parser in LabVIEW FPGA,0,fpganow/Market.Data.Bats.Parser,711514906,Verilog,Market.Data.Bats.Parser,43050,0,2024-01-02 04:29:15+00:00,[],None
813,https://github.com/gunavant-s/Ling-Adder-64-bit.git,2023-11-06 09:45:01+00:00,A Ling adder is a particularly fast binary adder designed using H. Ling's equations.,0,gunavant-s/Ling-Adder-64-bit,715006372,Verilog,Ling-Adder-64-bit,345,0,2024-03-22 11:28:45+00:00,[],None
814,https://github.com/Shrivatsan2002/eyrc23_AB_3762.git,2023-10-28 07:20:15+00:00,Eynatra 2023-24,0,Shrivatsan2002/eyrc23_AB_3762,711089386,Verilog,eyrc23_AB_3762,6733,0,2024-04-11 05:43:00+00:00,[],None
815,https://github.com/AdharshAlluri/or_example.git,2023-11-07 09:28:15+00:00,,0,AdharshAlluri/or_example,715505306,Verilog,or_example,22350,0,2023-11-07 09:52:12+00:00,[],None
816,https://github.com/efabless/sky130_ef_ip__xtal_osc_16M_DI.git,2023-11-06 11:26:46+00:00,,0,efabless/sky130_ef_ip__xtal_osc_16M_DI,715047256,Verilog,sky130_ef_ip__xtal_osc_16M_DI,110,0,2023-11-06 11:27:10+00:00,[],None
817,https://github.com/Sahanahn/tt05-qif.git,2023-11-06 00:16:14+00:00,,0,Sahanahn/tt05-qif,714840545,Verilog,tt05-qif,113,0,2023-11-06 20:17:19+00:00,[],https://api.github.com/licenses/apache-2.0
818,https://github.com/LazySheeeeep/CA_lab3-7_pipeline-cpu.git,2023-11-07 13:50:46+00:00,"Experiments of computer architecture, a tricky course in junior year 2nd semester held by school of computer science and technology in DUT.",0,LazySheeeeep/CA_lab3-7_pipeline-cpu,715613497,Verilog,CA_lab3-7_pipeline-cpu,12099,0,2023-11-07 14:13:11+00:00,[],None
819,https://github.com/KunSheng-Liu/Jump-Ball.git,2023-11-02 18:04:44+00:00,It's a small game project done by Verilog.,0,KunSheng-Liu/Jump-Ball,713535183,Verilog,Jump-Ball,1065,0,2023-11-02 18:14:09+00:00,[],None
820,https://github.com/VishruthSKumar/S2-T20-HYDROSURE.git,2023-10-30 15:35:14+00:00,,1,VishruthSKumar/S2-T20-HYDROSURE,711997817,Verilog,S2-T20-HYDROSURE,34278,0,2023-11-21 04:48:51+00:00,[],None
821,https://github.com/Mariela1051/DISPLAYYYYYYYYYYYYYYYYY.git,2023-10-20 21:14:18+00:00,,0,Mariela1051/DISPLAYYYYYYYYYYYYYYYYY,707870398,Verilog,DISPLAYYYYYYYYYYYYYYYYY,12,0,2023-10-20 21:14:23+00:00,[],https://api.github.com/licenses/apache-2.0
822,https://github.com/AashiSrivastava/Project_11_Multiplexers.git,2023-10-21 13:29:46+00:00,"A multiplexer, often abbreviated as ""mux,"" is a digital electronic device used in digital circuits to select one of several input data lines and forward it to a single output line.  This project covers 2to1 and 4to1 mux designed with Verilog.",0,AashiSrivastava/Project_11_Multiplexers,708083590,Verilog,Project_11_Multiplexers,526,0,2023-10-21 13:30:17+00:00,[],None
823,https://github.com/PatriChou/FIR.git,2023-10-21 13:51:37+00:00,,0,PatriChou/FIR,708090057,Verilog,FIR,3694,0,2023-10-21 13:55:01+00:00,[],None
824,https://github.com/KAPTAN001/100-DAYS-OF-RTL.git,2023-10-23 01:13:26+00:00,"Hello All, My Name is Kaptan Singh. I mostly use ModelSim software and sometimes Xilinx ISE 14.7 Design Suite software for the simulation of RTL Codes. I am challenging myself and will try to post atleast 1 RTL Code daily written in the Verilog language.",0,KAPTAN001/100-DAYS-OF-RTL,708591182,Verilog,100-DAYS-OF-RTL,1949,0,2023-10-23 05:31:56+00:00,[],None
825,https://github.com/aniket-mtr/LED-Chaser-Game.git,2023-10-20 11:39:04+00:00,This is my project on Design of Digital Systems,0,aniket-mtr/LED-Chaser-Game,707662255,Verilog,LED-Chaser-Game,1274,0,2023-10-20 11:48:47+00:00,[],None
826,https://github.com/Wilye/risc-pipeline-cpu.git,2023-10-23 17:19:32+00:00,5 Stage Classic Risc Pipeline in Verilog,0,Wilye/risc-pipeline-cpu,708935212,Verilog,risc-pipeline-cpu,11,0,2023-10-23 17:21:23+00:00,[],None
827,https://github.com/danbaws/adder-quartus-verilog.git,2023-10-24 16:31:56+00:00,"Adder in Intel Quartus, based on Switches. Output on 7 segment display.",0,danbaws/adder-quartus-verilog,709399993,Verilog,adder-quartus-verilog,3,0,2023-10-24 16:35:03+00:00,[],None
828,https://github.com/AeroX2/tt05-verilog-rom-test.git,2023-10-22 01:37:45+00:00,,0,AeroX2/tt05-verilog-rom-test,708252614,Verilog,tt05-verilog-rom-test,16,0,2023-10-22 01:37:49+00:00,[],https://api.github.com/licenses/apache-2.0
829,https://github.com/srikanth12111/Day-01-Basic-Gates-Gate-Level-Modelling-.git,2023-10-22 04:00:26+00:00,,0,srikanth12111/Day-01-Basic-Gates-Gate-Level-Modelling-,708276633,Verilog,Day-01-Basic-Gates-Gate-Level-Modelling-,0,0,2023-10-22 04:02:19+00:00,[],None
830,https://github.com/inkwanhwang/piplined-cpu.git,2023-10-25 11:36:10+00:00,Verilog implementation of pipelined CPU for TSC instructions,0,inkwanhwang/piplined-cpu,709778380,Verilog,piplined-cpu,9,0,2023-10-25 11:44:32+00:00,[],None
831,https://github.com/Mr-Kaushal-22/ATM_Machine.git,2023-10-25 05:50:06+00:00,,0,Mr-Kaushal-22/ATM_Machine,709648490,Verilog,ATM_Machine,847,0,2023-10-25 05:52:11+00:00,[],None
832,https://github.com/jc3310/encoder4.git,2023-10-25 03:19:38+00:00,,0,jc3310/encoder4,709611040,Verilog,encoder4,1,0,2023-10-25 03:27:50+00:00,[],None
833,https://github.com/alexdocu1/Lab6.git,2023-10-25 03:51:03+00:00,,0,alexdocu1/Lab6,709618607,Verilog,Lab6,2,0,2023-10-25 03:52:51+00:00,[],None
834,https://github.com/Mr-Kaushal-22/ALU_16_Operations.git,2023-10-25 06:03:51+00:00,,0,Mr-Kaushal-22/ALU_16_Operations,709652524,Verilog,ALU_16_Operations,1,0,2023-10-25 06:07:37+00:00,[],None
835,https://github.com/beastbybirth2/fpga.git,2023-10-25 19:35:05+00:00,,0,beastbybirth2/fpga,709991887,Verilog,fpga,1,0,2023-10-25 19:35:35+00:00,[],None
836,https://github.com/CodyTinker/RTLExercises.git,2023-11-07 01:10:24+00:00,Sample RTL coding exercises,0,CodyTinker/RTLExercises,715353829,Verilog,RTLExercises,5,0,2023-11-07 01:52:04+00:00,[],None
837,https://github.com/bhavinpt/fifo-scan-dft.git,2023-11-07 07:46:21+00:00,"Inserted RTL-level scan chain, performed fault detection using test patterns, and analyzed its PPA to observe the cost of scan.",0,bhavinpt/fifo-scan-dft,715466197,Verilog,fifo-scan-dft,53,0,2023-11-07 07:47:59+00:00,[],None
838,https://github.com/Muzamil-Sikander/2nd-class-of-coal-lab-task2.git,2023-11-07 08:10:47+00:00,,0,Muzamil-Sikander/2nd-class-of-coal-lab-task2,715474888,Verilog,2nd-class-of-coal-lab-task2,2,0,2023-11-07 08:11:49+00:00,[],None
839,https://github.com/MUDITBAJAJ/AES-128-ENCRYPTION--CBC-VERILOG-CODE.git,2023-11-01 14:03:45+00:00,,0,MUDITBAJAJ/AES-128-ENCRYPTION--CBC-VERILOG-CODE,712934643,Verilog,AES-128-ENCRYPTION--CBC-VERILOG-CODE,13,0,2023-11-01 14:37:42+00:00,[],None
840,https://github.com/MohammadParsaTheFirst/UART_in_verilog.git,2023-10-31 19:00:51+00:00,Creating a module that implements an UART which sends and receives bytes of data.,0,MohammadParsaTheFirst/UART_in_verilog,712584744,Verilog,UART_in_verilog,466,0,2023-10-31 19:02:33+00:00,[],None
841,https://github.com/Danial-Gharib/Horizontal-Distance-Calculator.git,2023-10-26 15:00:16+00:00,calculating horizontal distance with given acceleration and horizontal angle,0,Danial-Gharib/Horizontal-Distance-Calculator,710370266,Verilog,Horizontal-Distance-Calculator,4129,0,2023-10-26 15:17:55+00:00,[],None
842,https://github.com/amirhosseinZare23/RISC_V-CPU.git,2023-10-28 16:58:27+00:00,a simulation of RISC V cpu wich implemented in verilog,0,amirhosseinZare23/RISC_V-CPU,711250080,Verilog,RISC_V-CPU,9,0,2023-10-28 17:01:32+00:00,[],None
843,https://github.com/Mariela1051/dds.git,2023-10-27 21:22:04+00:00,,0,Mariela1051/dds,710972982,Verilog,dds,12,0,2023-10-27 21:22:11+00:00,[],https://api.github.com/licenses/apache-2.0
844,https://github.com/tomerbt21/UART.git,2023-11-05 06:52:57+00:00,,0,tomerbt21/UART,714544025,Verilog,UART,211,0,2023-11-05 06:53:40+00:00,[],None
845,https://github.com/Dhanusha-Chittidi/FPGAspeaks.git,2023-11-05 17:42:29+00:00,,0,Dhanusha-Chittidi/FPGAspeaks,714727852,Verilog,FPGAspeaks,40,0,2023-11-05 17:44:18+00:00,[],None
846,https://github.com/asinghani/dinogame-tt05.git,2023-11-04 07:01:16+00:00,Chromium dinosaur game as an ASIC!,0,asinghani/dinogame-tt05,714189994,Verilog,dinogame-tt05,21,0,2023-11-06 02:55:18+00:00,[],https://api.github.com/licenses/apache-2.0
847,https://github.com/iamcon1314/ALU.git,2023-10-30 14:00:10+00:00,,0,iamcon1314/ALU,711952348,Verilog,ALU,3,0,2023-10-30 14:01:00+00:00,[],None
848,https://github.com/fixxer/stepfpga_simple_calc.git,2023-10-30 12:07:53+00:00,A rudimentary RPN calculator for STEP FPGA development board.,0,fixxer/stepfpga_simple_calc,711902953,Verilog,stepfpga_simple_calc,2082,0,2023-10-30 12:35:59+00:00,[],https://api.github.com/licenses/mit
849,https://github.com/shivi2207sahay/Design_with_RISCV.git,2023-11-05 15:52:03+00:00,,0,shivi2207sahay/Design_with_RISCV,714691521,Verilog,Design_with_RISCV,17,0,2023-11-06 07:29:29+00:00,[],None
850,https://github.com/srosales700/i2c-test.git,2023-11-07 18:53:35+00:00,,0,srosales700/i2c-test,715748711,Verilog,i2c-test,11921,0,2023-11-07 18:54:23+00:00,[],https://api.github.com/licenses/apache-2.0
851,https://github.com/rportocarrero/GFMPW-1-Project1.git,2023-11-07 14:23:31+00:00,This is a project for the open silicon GFMPW-1 shuttle,0,rportocarrero/GFMPW-1-Project1,715631041,Verilog,GFMPW-1-Project1,11921,0,2023-11-07 14:24:21+00:00,[],https://api.github.com/licenses/apache-2.0
852,https://github.com/ccparke4/ECE-464.git,2023-11-02 14:15:25+00:00,,0,ccparke4/ECE-464,713436197,Verilog,ECE-464,9938,0,2023-11-02 14:27:01+00:00,[],None
853,https://github.com/wjmaxwell/ECE310_ComplexDigitalDesign.git,2023-11-02 13:32:59+00:00,,0,wjmaxwell/ECE310_ComplexDigitalDesign,713416664,Verilog,ECE310_ComplexDigitalDesign,3808,0,2023-11-02 14:20:14+00:00,[],None
854,https://github.com/Mubarak200320/Mubarak200320.git,2023-10-26 10:59:51+00:00,Config files for my GitHub profile.,0,Mubarak200320/Mubarak200320,710266507,Verilog,Mubarak200320,552,0,2023-10-26 11:08:00+00:00,"['config', 'github-config']",None
855,https://github.com/vishal-eas/SIMD.git,2023-10-26 13:55:19+00:00,,0,vishal-eas/SIMD,710339841,Verilog,SIMD,1136,0,2023-10-26 14:55:41+00:00,[],https://api.github.com/licenses/gpl-3.0
856,https://github.com/asgarisepide/ADPLL_LoopFilter.git,2023-10-26 18:01:29+00:00,Loop Filter,0,asgarisepide/ADPLL_LoopFilter,710449297,Verilog,ADPLL_LoopFilter,12,0,2023-10-26 18:03:11+00:00,[],None
857,https://github.com/Muzamil-Sikander/1st-class-of-coal.git,2023-10-31 08:05:22+00:00,,0,Muzamil-Sikander/1st-class-of-coal,712310187,Verilog,1st-class-of-coal,2,0,2023-10-31 08:07:05+00:00,[],None
858,https://github.com/adithyasai2020/verilog-project.git,2023-10-21 05:00:17+00:00,EE619 verilog project,0,adithyasai2020/verilog-project,707957486,Verilog,verilog-project,38,0,2023-10-21 05:37:09+00:00,[],None
859,https://github.com/YangHaram1/mips4-verlilog-.git,2023-10-21 04:27:41+00:00,,0,YangHaram1/mips4-verlilog-,707951262,Verilog,mips4-verlilog-,26,0,2023-10-21 09:29:30+00:00,[],None
860,https://github.com/kaw324/ece128_lab7.git,2023-10-31 05:52:07+00:00,,0,kaw324/ece128_lab7,712263161,Verilog,ece128_lab7,3,0,2023-10-31 05:54:45+00:00,[],None
861,https://github.com/mr-ruvs/Proyecto-1-Digital-.git,2023-10-30 04:59:06+00:00,Maquinas de estados finitos,0,mr-ruvs/Proyecto-1-Digital-,711745833,Verilog,Proyecto-1-Digital-,10,0,2023-10-30 05:01:53+00:00,[],None
862,https://github.com/amendoz1/Lab5.git,2023-11-06 08:44:27+00:00,,0,amendoz1/Lab5,714981476,,Lab5,61,0,2023-11-06 08:44:27+00:00,[],None
863,https://github.com/adammlove/single-cycle-processor.git,2023-11-07 22:52:28+00:00,,0,adammlove/single-cycle-processor,715824573,Verilog,single-cycle-processor,299,0,2023-11-07 22:59:47+00:00,[],None
864,https://github.com/kuederleR/ECE215_Final_Project.git,2023-11-07 16:12:43+00:00,,0,kuederleR/ECE215_Final_Project,715682126,Verilog,ECE215_Final_Project,10560,0,2023-11-16 17:27:53+00:00,[],None
865,https://github.com/DouglasWWolf/sidewinder_simframe.git,2023-10-23 06:50:43+00:00,Sidewinder simulated frame data generator,0,DouglasWWolf/sidewinder_simframe,708675648,Verilog,sidewinder_simframe,377061,0,2023-10-24 04:17:24+00:00,[],None
866,https://github.com/Yorbre25/SIMD_processor.git,2023-10-21 18:52:21+00:00,SIMD processor,0,Yorbre25/SIMD_processor,708177413,Verilog,SIMD_processor,71640,0,2024-02-12 18:52:32+00:00,[],None
867,https://github.com/GlenChenPo/Glens-Code.git,2023-10-30 07:25:08+00:00,To take down the code that I've written in course.,0,GlenChenPo/Glens-Code,711790419,Verilog,Glens-Code,41404,0,2024-01-19 16:01:46+00:00,[],None
868,https://github.com/tloc410/Digital-Lock.git,2023-11-03 05:03:56+00:00,Bài tập lớn Môn thiết kế luận lý - CO1025 HK222 ,0,tloc410/Digital-Lock,713715355,Verilog,Digital-Lock,5215,0,2023-11-04 02:48:40+00:00,[],None
869,https://github.com/CLEEIV/AXI.git,2023-10-23 10:30:51+00:00,,0,CLEEIV/AXI,708757528,Verilog,AXI,28,0,2023-10-23 10:42:57+00:00,[],None
870,https://github.com/TheVandeleuriaCypher/AES128-FPGA.git,2023-11-04 13:49:02+00:00,Implementing AES128 cbc on in verilog to encrypt and decrypt data,0,TheVandeleuriaCypher/AES128-FPGA,714295646,Verilog,AES128-FPGA,88,0,2023-12-20 15:23:18+00:00,[],None
871,https://github.com/Pritham13/arm7tdmi.git,2023-10-25 17:34:23+00:00,,0,Pritham13/arm7tdmi,709937793,Verilog,arm7tdmi,1998,0,2023-12-25 18:08:07+00:00,[],None
872,https://github.com/weixiang1118/SocLab3.git,2023-10-23 13:31:50+00:00,2023 FALL SOC design lab3作業,0,weixiang1118/SocLab3,708831150,Verilog,SocLab3,1211,0,2024-01-16 10:12:31+00:00,[],None
873,https://github.com/Anonymous642/UCCA.git,2023-10-30 17:47:20+00:00,,0,Anonymous642/UCCA,712055881,Verilog,UCCA,4095,0,2023-10-31 04:04:20+00:00,[],None
874,https://github.com/galrene/bi-aps.git,2023-11-05 16:10:20+00:00,Architectures of Computer Systems course at FIT CVUT,0,galrene/bi-aps,714698290,Verilog,bi-aps,869,0,2024-03-17 23:48:35+00:00,[],None
875,https://github.com/jiqian1984/soc_work_test.git,2023-10-20 08:12:38+00:00,for study and test,0,jiqian1984/soc_work_test,707583686,Verilog,soc_work_test,168,0,2023-10-20 08:36:41+00:00,[],None
876,https://github.com/NouranAbdelaziz/EF_AHB_FLASH_WRITER_QSPI.git,2023-11-01 10:25:21+00:00,,0,NouranAbdelaziz/EF_AHB_FLASH_WRITER_QSPI,712849472,Verilog,EF_AHB_FLASH_WRITER_QSPI,34,0,2024-04-03 14:08:27+00:00,[],None
877,https://github.com/Dishoungh/fibonacci-hdl.git,2023-11-04 04:27:35+00:00,Verilog HDL course project that consists of a simple Fibonacci sequence generator.,0,Dishoungh/fibonacci-hdl,714157384,Verilog,fibonacci-hdl,193,0,2023-11-05 00:43:09+00:00,[],https://api.github.com/licenses/mit
878,https://github.com/toivoh/tt05-synth.git,2023-10-30 15:28:41+00:00,Analog emulation monosynth,0,toivoh/tt05-synth,711994890,Verilog,tt05-synth,182,0,2023-11-06 16:00:28+00:00,[],https://api.github.com/licenses/apache-2.0
879,https://github.com/aboabra/P2_SDPROG.git,2023-11-07 17:59:16+00:00,,0,aboabra/P2_SDPROG,715727833,Verilog,P2_SDPROG,8359,0,2023-11-07 18:00:09+00:00,[],None
880,https://github.com/rllycool/32x4Memory.git,2023-11-07 21:17:40+00:00,in verilog,0,rllycool/32x4Memory,715797892,Verilog,32x4Memory,15,0,2023-11-07 21:18:45+00:00,[],None
881,https://github.com/harsh232gupta/DDS-Mini-Project--TrainGuard.git,2023-10-24 05:36:39+00:00,This Mini Project aims to monitor number of passengers In a coach and warn Ticket collector if number of passengers exceed limit.,0,harsh232gupta/DDS-Mini-Project--TrainGuard,709144948,Verilog,DDS-Mini-Project--TrainGuard,41274,0,2023-11-06 16:34:02+00:00,[],None
882,https://github.com/TheMockingJay1013/RISC_processor.git,2023-11-02 06:43:58+00:00,,0,TheMockingJay1013/RISC_processor,713258545,Verilog,RISC_processor,2029,0,2023-11-20 10:11:40+00:00,[],None
883,https://github.com/Abhishekkk18/S2-T18-Mini-Project.git,2023-10-25 09:10:41+00:00,Config files for my GitHub profile.,0,Abhishekkk18/S2-T18-Mini-Project,709722336,Verilog,S2-T18-Mini-Project,29360,0,2023-11-21 04:03:31+00:00,"['config', 'github-config']",None
884,https://github.com/nasir-azeemi/risc-v-processor.git,2023-11-05 13:45:38+00:00,,0,nasir-azeemi/risc-v-processor,714646497,Verilog,risc-v-processor,10,0,2023-11-05 13:46:55+00:00,[],https://api.github.com/licenses/mit
885,https://github.com/molofsky/Simple-Circuits.git,2023-10-31 22:16:19+00:00,Simple Verilog Circuits,0,molofsky/Simple-Circuits,712643863,Verilog,Simple-Circuits,4,0,2023-10-31 22:19:49+00:00,[],None
886,https://github.com/0ZoZ0/Bfloat-16_Implementation.git,2023-10-30 14:46:07+00:00,,0,0ZoZ0/Bfloat-16_Implementation,711974397,Verilog,Bfloat-16_Implementation,11,0,2023-10-30 14:55:42+00:00,[],https://api.github.com/licenses/mit
887,https://github.com/devsanghi/Lab-2.git,2023-11-02 01:07:23+00:00,,0,devsanghi/Lab-2,713164691,Verilog,Lab-2,680,0,2023-11-02 01:07:29+00:00,[],None
888,https://github.com/shaokai229/SoC_lab3.git,2023-10-22 15:51:40+00:00,NYCU_SOC_2023 國立陽明交通大學 系統晶片設計_賴瑾教授,0,shaokai229/SoC_lab3,708451249,Verilog,SoC_lab3,9910,0,2023-10-30 06:40:43+00:00,[],None
889,https://github.com/tsangr212/dclab_final.git,2023-10-21 08:31:26+00:00,,0,tsangr212/dclab_final,708006790,Verilog,dclab_final,565,0,2023-10-21 08:32:53+00:00,[],None
890,https://github.com/DishanChulawnasa/FaultGeneration.git,2023-10-21 10:14:59+00:00,,0,DishanChulawnasa/FaultGeneration,708032148,Verilog,FaultGeneration,14,0,2023-10-22 15:43:14+00:00,[],None
891,https://github.com/TQDang/Sky130.git,2023-10-24 08:53:06+00:00,,0,TQDang/Sky130,709211741,Verilog,Sky130,11917,0,2023-10-24 08:58:42+00:00,[],https://api.github.com/licenses/apache-2.0
892,https://github.com/playasmegumin/gkd_cs_verilog.git,2023-10-27 08:33:45+00:00,《计算机体系结构(胡伟武)》课后题目Verilog代码,0,playasmegumin/gkd_cs_verilog,710693047,Verilog,gkd_cs_verilog,9,0,2023-10-27 08:39:21+00:00,[],None
893,https://github.com/AbdulRahman-Mansour-2002/Low-power-UART-transiever.git,2023-10-26 14:51:51+00:00,Uart transiever that can apply simple operations on the data (sent or recieved). ,0,AbdulRahman-Mansour-2002/Low-power-UART-transiever,710366352,Verilog,Low-power-UART-transiever,17,0,2023-10-26 14:54:55+00:00,[],None
894,https://github.com/Nusrath-Amana/UART-implementation-using-FPGA.git,2023-10-26 02:42:01+00:00,,0,Nusrath-Amana/UART-implementation-using-FPGA,710098795,Verilog,UART-implementation-using-FPGA,1128,0,2023-10-26 02:55:12+00:00,[],None
895,https://github.com/inane-phe/Lab4.git,2023-10-26 04:55:09+00:00,,0,inane-phe/Lab4,710133158,Verilog,Lab4,952,0,2023-10-26 04:57:55+00:00,[],None
896,https://github.com/hl271/caravel_sample_project.git,2023-10-29 18:29:58+00:00,,0,hl271/caravel_sample_project,711594130,Verilog,caravel_sample_project,11929,0,2023-10-29 18:31:26+00:00,[],https://api.github.com/licenses/apache-2.0
897,https://github.com/souhardyadey2001/1x3-router-design.git,2023-10-29 17:07:37+00:00,,0,souhardyadey2001/1x3-router-design,711570417,Verilog,1x3-router-design,1648,0,2023-10-29 17:13:30+00:00,[],None
898,https://github.com/Miriamvvv/Risc_V_Single_Cycle.git,2023-10-30 03:16:15+00:00,,1,Miriamvvv/Risc_V_Single_Cycle,711720858,Verilog,Risc_V_Single_Cycle,32,0,2023-10-30 03:31:29+00:00,[],None
899,https://github.com/vishnu884/Microprocessor-and-Embedded-systems.git,2023-11-01 14:38:43+00:00,,0,vishnu884/Microprocessor-and-Embedded-systems,712950903,Verilog,Microprocessor-and-Embedded-systems,54523,0,2023-11-01 14:48:38+00:00,[],None
900,https://github.com/revollllt/3x3guassin_FIR_filter.git,2023-11-01 16:28:42+00:00,a 3x3guassin filter on fpga,0,revollllt/3x3guassin_FIR_filter,713000652,Verilog,3x3guassin_FIR_filter,26,0,2023-11-04 18:13:53+00:00,[],None
901,https://github.com/Tocalon/ProtocoloComunicacion.git,2023-10-31 06:33:00+00:00,,0,Tocalon/ProtocoloComunicacion,712278123,Verilog,ProtocoloComunicacion,19,0,2023-10-31 06:33:27+00:00,[],None
902,https://github.com/psychogenic/tt05-ayeaye.git,2023-11-01 19:40:55+00:00,TT05 project,0,psychogenic/tt05-ayeaye,713076375,Verilog,tt05-ayeaye,12,0,2023-11-01 19:41:01+00:00,[],https://api.github.com/licenses/apache-2.0
903,https://github.com/r-dott/CSE_bubble-MIPS_processor.git,2023-11-04 08:55:51+00:00,,0,r-dott/CSE_bubble-MIPS_processor,714217061,Verilog,CSE_bubble-MIPS_processor,331,0,2023-11-04 08:57:27+00:00,[],None
904,https://github.com/lahari096/Traffic-Light-Controller-Using-Verilog.git,2023-11-04 10:37:01+00:00,,0,lahari096/Traffic-Light-Controller-Using-Verilog,714242501,Verilog,Traffic-Light-Controller-Using-Verilog,15,0,2023-11-05 15:33:59+00:00,[],None
905,https://github.com/yousungyeh/course-lab_4-2.git,2023-11-07 21:56:28+00:00,,0,yousungyeh/course-lab_4-2,715809404,Verilog,course-lab_4-2,14449,0,2023-11-07 21:59:16+00:00,[],None
906,https://github.com/Yoppai/Yoppai-Pico.git,2023-11-07 03:59:54+00:00,,0,Yoppai/Yoppai-Pico,715398833,Verilog,Yoppai-Pico,11921,0,2023-11-07 04:00:37+00:00,[],https://api.github.com/licenses/apache-2.0
907,https://github.com/TINGxTING/Soc-Lab4-2.git,2023-11-07 07:09:08+00:00,,0,TINGxTING/Soc-Lab4-2,715453036,Verilog,Soc-Lab4-2,298,0,2023-11-08 14:04:23+00:00,[],None
908,https://github.com/jc3310/flipflops.git,2023-11-01 02:24:48+00:00,3 types of Flipflops,0,jc3310/flipflops,712701632,Verilog,flipflops,1,0,2023-11-01 02:29:50+00:00,[],None
909,https://github.com/nananapo/ws-caravel.git,2023-10-31 23:41:39+00:00,,0,nananapo/ws-caravel,712663647,Verilog,ws-caravel,105156,0,2023-10-31 23:43:04+00:00,[],https://api.github.com/licenses/apache-2.0
910,https://github.com/izakbunda/CS-M152A-Fall-2023.git,2023-11-02 22:07:50+00:00,,0,izakbunda/CS-M152A-Fall-2023,713613581,Verilog,CS-M152A-Fall-2023,8716,0,2023-11-02 22:24:35+00:00,[],None
911,https://github.com/Shreyansh-Agarwal2022/Basic-CPU-Simulator.git,2023-11-04 04:30:45+00:00,This a basic CPU-Simulator where you can run some simple Assembly Language like code and get the desired output,0,Shreyansh-Agarwal2022/Basic-CPU-Simulator,714158022,Verilog,Basic-CPU-Simulator,38,0,2023-11-04 04:33:29+00:00,[],https://api.github.com/licenses/mit
912,https://github.com/875keshav/8_bit_ALU.git,2023-11-04 06:51:18+00:00,,0,875keshav/8_bit_ALU,714187679,Verilog,8_bit_ALU,13,0,2023-11-04 17:04:44+00:00,[],None
913,https://github.com/useframi1/Comp-Arch-Project-1-MS2.git,2023-11-03 17:15:39+00:00,,0,useframi1/Comp-Arch-Project-1-MS2,713993376,Verilog,Comp-Arch-Project-1-MS2,982,0,2023-11-03 17:28:53+00:00,[],None
914,https://github.com/yvesfhsu/4-bit-full-subtractor.git,2023-11-05 16:05:22+00:00,A 4-bit full subtractor designed with Quartus II,0,yvesfhsu/4-bit-full-subtractor,714696674,Verilog,4-bit-full-subtractor,7,0,2023-11-05 16:27:55+00:00,[],https://api.github.com/licenses/mit
915,https://github.com/Solomd19/Whack-a-Mole.git,2023-11-04 20:38:55+00:00,Whack-a-Mole game for Basys 3 FPGA,0,Solomd19/Whack-a-Mole,714414509,Verilog,Whack-a-Mole,144,0,2023-11-07 04:43:36+00:00,[],None
916,https://github.com/Amal-k-Ayyan/OV7670-VGA-interface-using-FPGA.git,2023-10-30 20:52:30+00:00,,0,Amal-k-Ayyan/OV7670-VGA-interface-using-FPGA,712124250,Verilog,OV7670-VGA-interface-using-FPGA,48,0,2023-12-10 09:29:40+00:00,[],None
917,https://github.com/RohitSrinivasRG/FP_convertor_modules.git,2023-10-27 15:33:54+00:00,"Contains code for Floating point conversion between fp32, bfloat_16, cfloat8_1_4_3 & cfloat8_1_5_3 written in Bluespec System Verilog",1,RohitSrinivasRG/FP_convertor_modules,710860269,Verilog,FP_convertor_modules,6955,0,2023-12-11 04:55:24+00:00,[],None
918,https://github.com/shevrotin/Emin_RISC-V_RV32I_Core.git,2023-11-02 16:13:43+00:00,,0,shevrotin/Emin_RISC-V_RV32I_Core,713489731,Verilog,Emin_RISC-V_RV32I_Core,144,0,2023-12-11 16:53:38+00:00,[],None
919,https://github.com/Alex17898/Huffman_Coding.git,2023-11-02 13:47:17+00:00,2018 IC Design Contest Preliminary 研究所組標準元件數位電路設計,0,Alex17898/Huffman_Coding,713423126,Verilog,Huffman_Coding,15,0,2023-12-16 17:41:48+00:00,[],None
920,https://github.com/Sam-Wu-911117/FPGA_LAB.git,2023-10-26 12:47:36+00:00,,0,Sam-Wu-911117/FPGA_LAB,710309218,Verilog,FPGA_LAB,84,0,2023-10-26 12:47:59+00:00,[],None
921,https://github.com/IamKittitat/HW-SYN-LAB-PONG.git,2023-11-04 05:41:37+00:00,"Repository for ""HW SYN LAB I"" coursework. Junior Computer Engineering, Chulalongkorn University.",0,IamKittitat/HW-SYN-LAB-PONG,714172331,Verilog,HW-SYN-LAB-PONG,2379,0,2023-12-26 14:16:42+00:00,[],None
922,https://github.com/OSCPU/nangate45-sim.git,2023-11-05 06:03:35+00:00,,0,OSCPU/nangate45-sim,714533767,Verilog,nangate45-sim,6564,0,2024-02-01 14:29:20+00:00,[],None
923,https://github.com/ismartsid/Ring_Oscillator_PUF.git,2023-10-25 16:04:26+00:00,,0,ismartsid/Ring_Oscillator_PUF,709899868,Verilog,Ring_Oscillator_PUF,35,0,2023-10-25 16:21:29+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
924,https://github.com/locks645/FIFOs_and_LIFOs.git,2023-11-03 03:41:14+00:00,,0,locks645/FIFOs_and_LIFOs,713695101,Verilog,FIFOs_and_LIFOs,71,0,2023-11-04 07:20:24+00:00,[],None
925,https://github.com/Avinasui/RISC_V_Verilog_HDL.git,2023-10-30 14:27:20+00:00,,0,Avinasui/RISC_V_Verilog_HDL,711965334,Verilog,RISC_V_Verilog_HDL,274,0,2024-01-30 15:57:05+00:00,[],https://api.github.com/licenses/mit
926,https://github.com/fpessia/MEDIANVDLA.git,2023-11-06 03:03:06+00:00,NVDLA  accellerator supporting Median 2D Pooling,0,fpessia/MEDIANVDLA,714879535,Verilog,MEDIANVDLA,13572,0,2024-01-28 23:56:22+00:00,[],
927,https://github.com/Seyviour/pesto-rtl.git,2023-11-01 22:20:13+00:00,RTL implementation of Sony CSL's Pesto model for pitch estimation,0,Seyviour/pesto-rtl,713125165,Verilog,pesto-rtl,3,0,2024-01-23 10:23:37+00:00,[],None
928,https://github.com/EunTilofy/Arch2023.git,2023-10-29 16:06:45+00:00,计算机体系结构（Arch2023-Autumn）,0,EunTilofy/Arch2023,711552256,Verilog,Arch2023,21547,0,2024-03-21 00:18:50+00:00,[],None
929,https://github.com/Ian63271/Equipo-6.git,2023-10-30 16:34:50+00:00,,0,Ian63271/Equipo-6,712024589,Verilog,Equipo-6,49,0,2024-03-31 04:08:47+00:00,[],None
930,https://github.com/MoonGrt/FPGA-HDMI_showchar.git,2023-11-04 15:56:29+00:00,,0,MoonGrt/FPGA-HDMI_showchar,714335853,Verilog,FPGA-HDMI_showchar,10220,0,2023-11-04 15:58:49+00:00,[],https://api.github.com/licenses/mit
931,https://github.com/pyash1309/SuperSC.git,2023-10-28 13:27:32+00:00,,0,pyash1309/SuperSC,711187433,Verilog,SuperSC,16419,0,2023-10-28 13:29:39+00:00,[],None
932,https://github.com/arunkpv/vsd-hdp.git,2023-10-21 19:59:52+00:00,,0,arunkpv/vsd-hdp,708193483,Verilog,vsd-hdp,27292,0,2024-02-16 12:09:01+00:00,[],None
933,https://github.com/TristanV1/Compressed_DCS_ACF.git,2023-11-07 21:21:08+00:00,An FPGA-Based Compressed DCS Auto Correlator for the USF TROPICS Lab.,0,TristanV1/Compressed_DCS_ACF,715798934,Verilog,Compressed_DCS_ACF,38074,0,2023-12-19 22:05:18+00:00,[],None
