INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/class/class.srcs/sources_1/new/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/class/class.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_register
