fcnnW_blkmem.v,verilog,xil_defaultlib,../../../../mnist_test.srcs/sources_1/ip/fcnnW_blkmem/sim/fcnnW_blkmem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
