INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mam1010/Documents/Embedded/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/Lab3-master/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/Lab3-master/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/Lab3-master/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/Lab3-master/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/Lab3-master/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Documents/Lab3-master/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
