[verilog]
include_paths = ["include"]
defines = ["DEV"]

[option]
linter = true

