{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 09:03:21 2023 " "Info: Processing started: Tue Nov 28 09:03:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterSerialkekiri -c RegisterSerialkekiri --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterSerialkekiri -c RegisterSerialkekiri --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marvin/kuliah/tahun kedua/semester 1/sistem digital/tugas besar/division/divider vhdl/fsm_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/marvin/kuliah/tahun kedua/semester 1/sistem digital/tugas besar/division/divider vhdl/fsm_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Divider-FSM_Divider_arc " "Info: Found design unit 1: FSM_Divider-FSM_Divider_arc" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM_divider " "Info: Found entity 1: FSM_divider" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_divider " "Info: Elaborating entity \"FSM_divider\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst FSM_divider.vhd(24) " "Warning (10541): VHDL Signal Declaration warning at FSM_divider.vhd(24): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount FSM_divider.vhd(94) " "Warning (10492): VHDL Process Statement warning at FSM_divider.vhd(94): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount FSM_divider.vhd(96) " "Warning (10492): VHDL Process Statement warning at FSM_divider.vhd(96): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState FSM_divider.vhd(46) " "Warning (10631): VHDL Process Statement warning at FSM_divider.vhd(46): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_c FSM_divider.vhd(46) " "Warning (10631): VHDL Process Statement warning at FSM_divider.vhd(46): inferring latch(es) for signal or variable \"rst_c\", which holds its previous value in one or more paths through the process" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "adding_scount FSM_divider.vhd(46) " "Warning (10631): VHDL Process Statement warning at FSM_divider.vhd(46): inferring latch(es) for signal or variable \"adding_scount\", which holds its previous value in one or more paths through the process" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adding_scount FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"adding_scount\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_c FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"rst_c\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.sEND FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.sEND\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s8 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s8\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s7 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s7\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s6 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s6\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s5 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s5\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s4 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s4\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s3 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s3\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s2 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s2\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s1 FSM_divider.vhd(46) " "Info (10041): Inferred latch for \"nState.s1\" at FSM_divider.vhd(46)" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 09:03:22 2023 " "Info: Processing ended: Tue Nov 28 09:03:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
