#Timing report of worst 56 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
d1_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                            5.084    63.054
d1_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    64.360
d1_dffe_Q.QEN[0] (Q_FRAG)                                                                             2.578    66.938
data arrival time                                                                                              66.938

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                                                            11.431    11.431
clock uncertainty                                                                                     0.000    11.431
cell setup time                                                                                      -0.591    10.841
data required time                                                                                             10.841
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.841
data arrival time                                                                                             -66.938
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -56.097


#Path 2
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
q1_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                            4.984    62.954
q1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                             1.251    64.205
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                             2.363    66.569
data arrival time                                                                                              66.569

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                            11.368    11.368
clock uncertainty                                                                                     0.000    11.368
cell setup time                                                                                      -0.591    10.777
data required time                                                                                             10.777
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             10.777
data arrival time                                                                                             -66.569
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.792


#Path 3
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : yellowled_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
d1_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                            5.084    63.054
d1_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    64.360
yellowled_dffe_Q.QEN[0] (Q_FRAG)                                                                      2.988    67.347
data arrival time                                                                                              67.347

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                                                     12.292    12.292
clock uncertainty                                                                                     0.000    12.292
cell setup time                                                                                      -0.591    11.701
data required time                                                                                             11.701
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.701
data arrival time                                                                                             -67.347
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.647


#Path 4
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
q2_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                            5.296    63.266
q2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                             1.251    64.517
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                             4.408    68.925
data arrival time                                                                                              68.925

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                            14.064    14.064
clock uncertainty                                                                                     0.000    14.064
cell setup time                                                                                      -0.591    13.473
data required time                                                                                             13.473
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.473
data arrival time                                                                                             -68.925
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -55.452


#Path 5
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
num1_dffe_Q_1_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        5.290    63.261
num1_dffe_Q_1_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.251    64.512
num1_dffe_Q_1.QEN[0] (Q_FRAG)                                                                         2.363    66.875
data arrival time                                                                                              66.875

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q_1.QCK[0] (Q_FRAG)                                                                        14.027    14.027
clock uncertainty                                                                                     0.000    14.027
cell setup time                                                                                      -0.591    13.436
data required time                                                                                             13.436
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.436
data arrival time                                                                                             -66.875
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.439


#Path 6
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
delay_dff_Q_9_D_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                                      6.084    63.258
delay_dff_Q_9_D_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.462    64.720
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                         0.000    64.720
data arrival time                                                                                              64.720

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                       11.418    11.418
clock uncertainty                                                                                     0.000    11.418
cell setup time                                                                                       0.105    11.524
data required time                                                                                             11.524
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.524
data arrival time                                                                                             -64.720
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.196


#Path 7
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                                                      5.374    63.344
delay_dff_Q_9_D_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.650
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    64.650
data arrival time                                                                                              64.650

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                       11.494    11.494
clock uncertainty                                                                                     0.000    11.494
cell setup time                                                                                       0.105    11.599
data required time                                                                                             11.599
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.599
data arrival time                                                                                             -64.650
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -53.050


#Path 8
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
num1_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                          6.103    63.277
num1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.406    64.683
num1_dffe_Q.QEN[0] (Q_FRAG)                                                                           2.363    67.047
data arrival time                                                                                              67.047

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q.QCK[0] (Q_FRAG)                                                                          14.896    14.896
clock uncertainty                                                                                     0.000    14.896
cell setup time                                                                                      -0.591    14.306
data required time                                                                                             14.306
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.306
data arrival time                                                                                             -67.047
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.741


#Path 9
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                       4.970    62.940
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.245
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    64.245
data arrival time                                                                                              64.245

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                       11.430    11.430
clock uncertainty                                                                                     0.000    11.430
cell setup time                                                                                       0.105    11.536
data required time                                                                                             11.536
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             11.536
data arrival time                                                                                             -64.245
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.710


#Path 10
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
num1_dffe_Q_2_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                        5.685    62.859
num1_dffe_Q_2_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.406    64.265
num1_dffe_Q_2.QEN[0] (Q_FRAG)                                                                         2.363    66.628
data arrival time                                                                                              66.628

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                                                        14.689    14.689
clock uncertainty                                                                                     0.000    14.689
cell setup time                                                                                      -0.591    14.098
data required time                                                                                             14.098
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.098
data arrival time                                                                                             -66.628
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.530


#Path 11
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                                      5.451    63.422
delay_dff_Q_9_D_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.727
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                         0.000    64.727
data arrival time                                                                                              64.727

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                       12.354    12.354
clock uncertainty                                                                                     0.000    12.354
cell setup time                                                                                       0.105    12.460
data required time                                                                                             12.460
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.460
data arrival time                                                                                             -64.727
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -52.267


#Path 12
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
num1_dffe_Q_3_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        5.450    63.421
num1_dffe_Q_3_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.251    64.672
num1_dffe_Q_3.QEN[0] (Q_FRAG)                                                                         2.363    67.035
data arrival time                                                                                              67.035

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                                                        15.737    15.737
clock uncertainty                                                                                     0.000    15.737
cell setup time                                                                                      -0.591    15.146
data required time                                                                                             15.146
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.146
data arrival time                                                                                             -67.035
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.889


#Path 13
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
delay_dff_Q_9_D_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                                      5.527    62.701
delay_dff_Q_9_D_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.462    64.163
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    64.163
data arrival time                                                                                              64.163

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                       12.247    12.247
clock uncertainty                                                                                     0.000    12.247
cell setup time                                                                                       0.105    12.353
data required time                                                                                             12.353
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.353
data arrival time                                                                                             -64.163
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.811


#Path 14
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       5.371    63.341
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.646
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                          0.000    64.646
data arrival time                                                                                              64.646

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                        12.906    12.906
clock uncertainty                                                                                     0.000    12.906
cell setup time                                                                                       0.105    13.011
data required time                                                                                             13.011
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.011
data arrival time                                                                                             -64.646
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.635


#Path 15
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                       5.380    63.351
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.656
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                          0.000    64.656
data arrival time                                                                                              64.656

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                        13.002    13.002
clock uncertainty                                                                                     0.000    13.002
cell setup time                                                                                       0.105    13.107
data required time                                                                                             13.107
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.107
data arrival time                                                                                             -64.656
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.549


#Path 16
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                       4.570    62.540
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.305    63.846
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                          0.000    63.846
data arrival time                                                                                              63.846

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                        12.219    12.219
clock uncertainty                                                                                     0.000    12.219
cell setup time                                                                                       0.105    12.324
data required time                                                                                             12.324
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.324
data arrival time                                                                                             -63.846
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.521


#Path 17
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                      5.029    62.999
delay_dff_Q_9_D_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.304
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                         0.000    64.304
data arrival time                                                                                              64.304

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                       13.108    13.108
clock uncertainty                                                                                     0.000    13.108
cell setup time                                                                                       0.105    13.213
data required time                                                                                             13.213
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.213
data arrival time                                                                                             -64.304
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.091


#Path 18
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                                                      4.187    62.157
delay_dff_Q_9_D_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.462
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    63.462
data arrival time                                                                                              63.462

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                       12.279    12.279
clock uncertainty                                                                                     0.000    12.279
cell setup time                                                                                       0.105    12.384
data required time                                                                                             12.384
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.384
data arrival time                                                                                             -63.462
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -51.078


#Path 19
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                       4.661    62.631
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.305    63.937
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                          0.000    63.937
data arrival time                                                                                              63.937

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                        12.832    12.832
clock uncertainty                                                                                     0.000    12.832
cell setup time                                                                                       0.105    12.938
data required time                                                                                             12.938
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.938
data arrival time                                                                                             -63.937
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.999


#Path 20
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                                      5.892    63.863
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.168
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                         0.000    65.168
data arrival time                                                                                              65.168

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                       14.075    14.075
clock uncertainty                                                                                     0.000    14.075
cell setup time                                                                                       0.105    14.181
data required time                                                                                             14.181
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.181
data arrival time                                                                                             -65.168
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.988


#Path 21
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
num_dff_Q_D_LUT4_O_3.c_frag.TA1[0] (C_FRAG)                                                           4.472    61.646
num_dff_Q_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                                            1.721    63.368
num_dff_Q_3.QD[0] (Q_FRAG)                                                                            0.000    63.368
data arrival time                                                                                              63.368

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q_3.QCK[0] (Q_FRAG)                                                                          12.306    12.306
clock uncertainty                                                                                     0.000    12.306
cell setup time                                                                                       0.105    12.412
data required time                                                                                             12.412
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             12.412
data arrival time                                                                                             -63.368
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.956


#Path 22
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                      4.585    62.556
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.861
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    63.861
data arrival time                                                                                              63.861

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                       12.933    12.933
clock uncertainty                                                                                     0.000    12.933
cell setup time                                                                                       0.105    13.038
data required time                                                                                             13.038
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.038
data arrival time                                                                                             -63.861
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.823


#Path 23
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                      5.211    63.181
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.486
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                         0.000    64.486
data arrival time                                                                                              64.486

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                       13.829    13.829
clock uncertainty                                                                                     0.000    13.829
cell setup time                                                                                       0.105    13.935
data required time                                                                                             13.935
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.935
data arrival time                                                                                             -64.486
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.551


#Path 24
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                                      4.181    62.151
delay_dff_Q_9_D_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.457
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    63.457
data arrival time                                                                                              63.457

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       13.151    13.151
clock uncertainty                                                                                     0.000    13.151
cell setup time                                                                                       0.105    13.257
data required time                                                                                             13.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.257
data arrival time                                                                                             -63.457
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.200


#Path 25
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
num_dff_Q_D_LUT4_O_1.c_frag.TA1[0] (C_FRAG)                                                           5.406    62.580
num_dff_Q_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                                            1.721    64.301
num_dff_Q_1.QD[0] (Q_FRAG)                                                                            0.000    64.301
data arrival time                                                                                              64.301

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                                          14.000    14.000
clock uncertainty                                                                                     0.000    14.000
cell setup time                                                                                       0.105    14.105
data required time                                                                                             14.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.105
data arrival time                                                                                             -64.301
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -50.196


#Path 26
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
delay_dff_Q_9_D_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                                       5.168    62.342
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.462    63.804
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                          0.000    63.804
data arrival time                                                                                              63.804

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                        13.874    13.874
clock uncertainty                                                                                     0.000    13.874
cell setup time                                                                                       0.105    13.979
data required time                                                                                             13.979
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             13.979
data arrival time                                                                                             -63.804
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.825


#Path 27
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                       5.594    63.564
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.870
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                          0.000    64.870
data arrival time                                                                                              64.870

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                        14.941    14.941
clock uncertainty                                                                                     0.000    14.941
cell setup time                                                                                       0.105    15.046
data required time                                                                                             15.046
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.046
data arrival time                                                                                             -64.870
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.823


#Path 28
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                                      5.462    63.433
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.738
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    64.738
data arrival time                                                                                              64.738

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                       14.926    14.926
clock uncertainty                                                                                     0.000    14.926
cell setup time                                                                                       0.105    15.032
data required time                                                                                             15.032
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.032
data arrival time                                                                                             -64.738
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.706


#Path 29
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.408    62.379
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    63.684
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                          0.000    63.684
data arrival time                                                                                              63.684

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                        14.012    14.012
clock uncertainty                                                                                     0.000    14.012
cell setup time                                                                                       0.105    14.117
data required time                                                                                             14.117
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.117
data arrival time                                                                                             -63.684
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.567


#Path 30
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_24.t_frag.XAB[0] (T_FRAG)                                                      6.057    64.027
delay_dff_Q_9_D_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.332
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                         0.000    65.332
data arrival time                                                                                              65.332

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                       15.824    15.824
clock uncertainty                                                                                     0.000    15.824
cell setup time                                                                                       0.105    15.929
data required time                                                                                             15.929
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.929
data arrival time                                                                                             -65.332
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.403


#Path 31
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
num_dff_Q_D_LUT4_O_2.c_frag.TSL[0] (C_FRAG)                                                           4.919    62.889
num_dff_Q_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                            1.593    64.482
num_dff_Q_2.QD[0] (Q_FRAG)                                                                            0.000    64.482
data arrival time                                                                                              64.482

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                          14.977    14.977
clock uncertainty                                                                                     0.000    14.977
cell setup time                                                                                       0.105    15.082
data required time                                                                                             15.082
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.082
data arrival time                                                                                             -64.482
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.400


#Path 32
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
delay_dff_Q_9_D_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                       5.568    62.742
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.462    64.204
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                          0.000    64.204
data arrival time                                                                                              64.204

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                        14.936    14.936
clock uncertainty                                                                                     0.000    14.936
cell setup time                                                                                       0.105    15.042
data required time                                                                                             15.042
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.042
data arrival time                                                                                             -64.204
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.162


#Path 33
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                                                      5.799    63.770
delay_dff_Q_9_D_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.075
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    65.075
data arrival time                                                                                              65.075

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                       15.845    15.845
clock uncertainty                                                                                     0.000    15.845
cell setup time                                                                                       0.105    15.950
data required time                                                                                             15.950
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.950
data arrival time                                                                                             -65.075
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -49.125


#Path 34
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
num_dff_Q_D_LUT4_O.c_frag.TB1[0] (C_FRAG)                                                             5.218    62.392
num_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.688    64.080
num_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    64.080
data arrival time                                                                                              64.080

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q.QCK[0] (Q_FRAG)                                                                            14.984    14.984
clock uncertainty                                                                                     0.000    14.984
cell setup time                                                                                       0.105    15.090
data required time                                                                                             15.090
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.090
data arrival time                                                                                             -64.080
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -48.990


#Path 35
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                        4.865    47.928
num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                         0.996    48.923
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.679    51.602
num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    52.853
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   3.070    55.923
num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    57.174
delay_dff_Q_9_D_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                      6.079    63.253
delay_dff_Q_9_D_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.462    64.715
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    64.715
data arrival time                                                                                              64.715

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                       15.797    15.797
clock uncertainty                                                                                     0.000    15.797
cell setup time                                                                                       0.105    15.902
data required time                                                                                             15.902
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             15.902
data arrival time                                                                                             -64.715
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -48.813


#Path 36
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                       3.246    61.216
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.305    62.521
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    62.521
data arrival time                                                                                              62.521

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                       13.968    13.968
clock uncertainty                                                                                     0.000    13.968
cell setup time                                                                                       0.105    14.074
data required time                                                                                             14.074
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             14.074
data arrival time                                                                                             -62.521
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -48.448


#Path 37
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    18.406
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.644    21.050
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.437    22.488
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 5.441    27.929
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    28.925
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       2.691    31.616
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    32.612
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.973    36.584
delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    37.580
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.488    42.067
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    43.063
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.045    46.108
delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.251    47.359
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TA1[0] (C_FRAG)                                         4.166    51.525
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.721    53.246
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   3.729    56.975
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    57.970
delay_dff_Q_9_D_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                                                      5.920    63.890
delay_dff_Q_9_D_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.196
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                         0.000    65.196
data arrival time                                                                                              65.196

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                       16.705    16.705
clock uncertainty                                                                                     0.000    16.705
cell setup time                                                                                       0.105    16.810
data required time                                                                                             16.810
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             16.810
data arrival time                                                                                             -65.196
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -48.385


#Path 38
Startpoint: num1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(3).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
num1_dffe_Q.QCK[0] (Q_FRAG)                                             14.896    14.896
num1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    16.598
$iopadmap$decade.num1_3.O_DAT[0] (BIDIR_CELL)                           10.089    26.687
$iopadmap$decade.num1_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    36.496
out:num1(3).outpad[0] (.output)                                          0.000    36.496
data arrival time                                                                 36.496

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -36.496
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -36.496


#Path 39
Startpoint: num1_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(0).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                         15.737    15.737
num1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.438
$iopadmap$decade.num1.O_DAT[0] (BIDIR_CELL)                            9.233    26.672
$iopadmap$decade.num1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    36.481
out:num1(0).outpad[0] (.output)                                        0.000    36.481
data arrival time                                                               36.481

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -36.481
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -36.481


#Path 40
Startpoint: num_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(3).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
num_dff_Q.QCK[0] (Q_FRAG)                                              14.984    14.984
num_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    16.686
$iopadmap$decade.num_3.O_DAT[0] (BIDIR_CELL)                            9.901    26.587
$iopadmap$decade.num_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    36.396
out:num(3).outpad[0] (.output)                                          0.000    36.396
data arrival time                                                                36.396

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -36.396
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -36.396


#Path 41
Startpoint: yellowled_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                        12.292    12.292
yellowled_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701    13.993
redled_LUT2_O.t_frag.XAB[0] (T_FRAG)                                     5.974    19.968
redled_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.251    21.219
$iopadmap$decade.redled.O_DAT[0] (BIDIR_CELL)                            4.959    26.178
$iopadmap$decade.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.987
out:redled.outpad[0] (.output)                                           0.000    35.987
data arrival time                                                                 35.987

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -35.987
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -35.987


#Path 42
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(1).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                            14.977    14.977
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    16.678
$iopadmap$decade.num_1.O_DAT[0] (BIDIR_CELL)                            8.323    25.001
$iopadmap$decade.num_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.810
out:num(1).outpad[0] (.output)                                          0.000    34.810
data arrival time                                                                34.810

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -34.810
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -34.810


#Path 43
Startpoint: yellowled_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:greenled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                          12.292    12.292
yellowled_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    13.993
greenled_LUT2_O.t_frag.XAB[0] (T_FRAG)                                     5.848    19.842
greenled_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.305    21.147
$iopadmap$decade.greenled.O_DAT[0] (BIDIR_CELL)                            3.683    24.830
$iopadmap$decade.greenled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.639
out:greenled.outpad[0] (.output)                                           0.000    34.639
data arrival time                                                                   34.639

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -34.639
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -34.639


#Path 44
Startpoint: num1_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(2).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
num1_dffe_Q_1.QCK[0] (Q_FRAG)                                           14.027    14.027
num1_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    15.728
$iopadmap$decade.num1_2.O_DAT[0] (BIDIR_CELL)                            8.455    24.184
$iopadmap$decade.num1_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.993
out:num1(2).outpad[0] (.output)                                          0.000    33.993
data arrival time                                                                 33.993

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -33.993
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -33.993


#Path 45
Startpoint: num1_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(1).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                           14.689    14.689
num1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    16.390
$iopadmap$decade.num1_1.O_DAT[0] (BIDIR_CELL)                            7.511    23.901
$iopadmap$decade.num1_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.710
out:num1(1).outpad[0] (.output)                                          0.000    33.710
data arrival time                                                                 33.710

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -33.710
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -33.710


#Path 46
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(2).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                            14.000    14.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    15.701
$iopadmap$decade.num_2.O_DAT[0] (BIDIR_CELL)                            7.571    23.272
$iopadmap$decade.num_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.081
out:num(2).outpad[0] (.output)                                          0.000    33.081
data arrival time                                                                33.081

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -33.081
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -33.081


#Path 47
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                    14.977    14.977
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701    16.678
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.125    21.803
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    23.108
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       2.752    25.860
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.519    27.379
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         2.611    29.990
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    31.452
d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           4.130    35.582
d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    36.888
d1_dffe_Q_D_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                     4.906    41.794
d1_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                      1.462    43.256
d1_dffe_Q.QD[0] (Q_FRAG)                                                                        0.000    43.256
data arrival time                                                                                        43.256

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                                                      11.431    11.431
clock uncertainty                                                                               0.000    11.431
cell setup time                                                                                 0.105    11.537
data required time                                                                                       11.537
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       11.537
data arrival time                                                                                       -43.256
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -31.719


#Path 48
Startpoint: yellowled_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:yellowled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                           12.292    12.292
yellowled_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    13.993
$iopadmap$decade.yellowled.O_DAT[0] (BIDIR_CELL)                            6.986    20.979
$iopadmap$decade.yellowled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.788
out:yellowled.outpad[0] (.output)                                           0.000    30.788
data arrival time                                                                    30.788

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -30.788
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -30.788


#Path 49
Startpoint: num_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(0).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
num_dff_Q_3.QCK[0] (Q_FRAG)                                          12.306    12.306
num_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    14.008
$iopadmap$decade.num.O_DAT[0] (BIDIR_CELL)                            6.708    20.716
$iopadmap$decade.num.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.525
out:num(0).outpad[0] (.output)                                        0.000    30.525
data arrival time                                                              30.525

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -30.525
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -30.525


#Path 50
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : yellowled_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                    14.977    14.977
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701    16.678
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.125    21.803
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    23.108
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       2.752    25.860
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.519    27.379
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         2.611    29.990
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    31.452
d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           4.130    35.582
d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    36.888
yellowled_dffe_Q_D_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                              4.126    41.013
yellowled_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                               1.462    42.475
yellowled_dffe_Q.QD[0] (Q_FRAG)                                                                 0.000    42.475
data arrival time                                                                                        42.475

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                                               12.292    12.292
clock uncertainty                                                                               0.000    12.292
cell setup time                                                                                 0.105    12.397
data required time                                                                                       12.397
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       12.397
data arrival time                                                                                       -42.475
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -30.078


#Path 51
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                    14.977    14.977
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701    16.678
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.125    21.803
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    23.108
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       2.752    25.860
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.519    27.379
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         2.611    29.990
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    31.452
num1_dffe_Q_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                   5.925    37.377
num1_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                    1.305    38.683
num1_dffe_Q_1.QD[0] (Q_FRAG)                                                                    0.000    38.683
data arrival time                                                                                        38.683

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num1_dffe_Q_1.QCK[0] (Q_FRAG)                                                                  14.027    14.027
clock uncertainty                                                                               0.000    14.027
cell setup time                                                                                 0.105    14.132
data required time                                                                                       14.132
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.132
data arrival time                                                                                       -38.683
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -24.550


#Path 52
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                    14.977    14.977
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701    16.678
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.125    21.803
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    23.108
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       2.752    25.860
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.519    27.379
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         2.611    29.990
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    31.452
num1_dffe_Q_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                   4.877    36.330
num1_dffe_Q_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                    1.305    37.635
num1_dffe_Q_3.QD[0] (Q_FRAG)                                                                    0.000    37.635
data arrival time                                                                                        37.635

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                                                  15.737    15.737
clock uncertainty                                                                               0.000    15.737
cell setup time                                                                                 0.105    15.842
data required time                                                                                       15.842
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       15.842
data arrival time                                                                                       -37.635
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -21.793


#Path 53
Startpoint: num1_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                              14.689    14.689
num1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    16.390
num1_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.667    21.058
num1_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    22.520
num1_dffe_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 5.330    27.850
num1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    29.156
num1_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    29.156
data arrival time                                                                    29.156

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num1_dffe_Q.QCK[0] (Q_FRAG)                                                14.896    14.896
clock uncertainty                                                           0.000    14.896
cell setup time                                                             0.105    15.002
data required time                                                                   15.002
-------------------------------------------------------------------------------------------
data required time                                                                   15.002
data arrival time                                                                   -29.156
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -14.154


#Path 54
Startpoint: num1_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                    15.737    15.737
num1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    17.438
num1_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.885    21.324
num1_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    22.629
num1_dffe_Q_2.QD[0] (Q_FRAG)                                      0.000    22.629
data arrival time                                                          22.629

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                    14.689    14.689
clock uncertainty                                                 0.000    14.689
cell setup time                                                   0.105    14.794
data required time                                                         14.794
---------------------------------------------------------------------------------
data required time                                                         14.794
data arrival time                                                         -22.629
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -7.834


#Path 55
Startpoint: yellowled_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                12.292    12.292
yellowled_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                1.701    13.993
q2_dffe_Q.QD[0] (Q_FRAG)                                         7.879    21.872
data arrival time                                                         21.872

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                       14.064    14.064
clock uncertainty                                                0.000    14.064
cell setup time                                                  0.105    14.169
data required time                                                        14.169
--------------------------------------------------------------------------------
data required time                                                        14.169
data arrival time                                                        -21.872
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.703


#Path 56
Startpoint: d1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                       11.431    11.431
d1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    13.133
q1_dffe_Q.QD[0] (Q_FRAG)                                         5.221    18.354
data arrival time                                                         18.354

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                       11.368    11.368
clock uncertainty                                                0.000    11.368
cell setup time                                                  0.105    11.473
data required time                                                        11.473
--------------------------------------------------------------------------------
data required time                                                        11.473
data arrival time                                                        -18.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.881


#End of timing report
