#ifndef _RBUS_VIP_VADDR_MAP_H_
#define _RBUS_VIP_VADDR_MAP_H_

#define  HISTOGRAM_ICH1_HIST_IN_CSELECT_VADDR               	(0xb8023200)
#define  HISTOGRAM_ICH1_HIST_IN_RANGE_HOR_VADDR             	(0xb8023204)
#define  HISTOGRAM_ICH1_HIST_IN_RANGE_VER_VADDR             	(0xb8023208)
#define  HISTOGRAM_ICH1_HIST_STATUS_VADDR                   	(0xb802320c)
#define  HISTOGRAM_ICH1_HIST_MAX_MIN_VADDR                  	(0xb8023210)
#define  HISTOGRAM_ICH1_BYCOLOR_DEBUG_VADDR                 	(0xb8023214)
#define  HISTOGRAM_ICH1_HIST_SUMVAL_HIGH_VADDR              	(0xb8023218)
#define  HISTOGRAM_ICH1_HIST_SUMVAL_LOW_VADDR               	(0xb802321c)
#define  HISTOGRAM_ICH1_C0_HIST_BOUND_VADDR                 	(0xb8023220)
#define  HISTOGRAM_ICH1_C0_HIST_BOUND_U_VADDR               	(0xb8023224)
#define  HISTOGRAM_ICH1_C0_HIST_BOUND_V_VADDR               	(0xb8023228)
#define  HISTOGRAM_ICH1_HIST_READ_CTR_VADDR                 	(0xb802322c)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_01_00_VADDR         	(0xb8023230)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_03_02_VADDR         	(0xb8023234)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_05_04_VADDR         	(0xb8023238)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_07_06_VADDR         	(0xb802323c)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_09_08_VADDR         	(0xb8023240)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_11_10_VADDR         	(0xb8023244)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_13_12_VADDR         	(0xb8023248)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_15_14_VADDR         	(0xb802324c)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_17_16_VADDR         	(0xb8023250)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_19_18_VADDR         	(0xb8023254)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_21_20_VADDR         	(0xb8023258)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_23_22_VADDR         	(0xb802325c)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_25_24_VADDR         	(0xb8023260)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_27_26_VADDR         	(0xb8023264)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_29_28_VADDR         	(0xb8023268)
#define  HISTOGRAM_ICH1_C0_HIST_IN_DATA_31_30_VADDR         	(0xb802326c)
#define  HISTOGRAM_ICH1_C0_SECTIONHIST_IN_CSELECT_VADDR     	(0xb8023270)
#define  HISTOGRAM_ICH1_C0_SECTION0_DATA_01_00_VADDR        	(0xb8023274)
#define  HISTOGRAM_ICH1_C0_SECTION0_DATA_03_02_VADDR        	(0xb8023278)
#define  HISTOGRAM_ICH1_C0_SECTION0_DATA_05_04_VADDR        	(0xb802327c)
#define  HISTOGRAM_ICH1_C0_SECTION0_DATA_07_06_VADDR        	(0xb8023280)
#define  HISTOGRAM_ICH1_C0_SECTION1_DATA_01_00_VADDR        	(0xb8023284)
#define  HISTOGRAM_ICH1_C0_SECTION1_DATA_03_02_VADDR        	(0xb8023288)
#define  HISTOGRAM_ICH1_C0_SECTION1_DATA_05_04_VADDR        	(0xb802328c)
#define  HISTOGRAM_ICH1_C0_SECTION1_DATA_07_06_VADDR        	(0xb8023290)
#define  HISTOGRAM_ICH1_C1_HIST_BOUND_VADDR                 	(0xb80232a0)
#define  HISTOGRAM_ICH1_C1_HIST_BOUND_U_VADDR               	(0xb80232a4)
#define  HISTOGRAM_ICH1_C1_HIST_BOUND_V_VADDR               	(0xb80232a8)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_01_00_VADDR         	(0xb80232b0)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_03_02_VADDR         	(0xb80232b4)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_05_04_VADDR         	(0xb80232b8)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_07_06_VADDR         	(0xb80232bc)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_09_08_VADDR         	(0xb80232c0)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_11_10_VADDR         	(0xb80232c4)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_13_12_VADDR         	(0xb80232c8)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_15_14_VADDR         	(0xb80232cc)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_17_16_VADDR         	(0xb80232d0)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_19_18_VADDR         	(0xb80232d4)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_21_20_VADDR         	(0xb80232d8)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_23_22_VADDR         	(0xb80232dc)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_25_24_VADDR         	(0xb80232e0)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_27_26_VADDR         	(0xb80232e4)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_29_28_VADDR         	(0xb80232e8)
#define  HISTOGRAM_ICH1_C1_HIST_IN_DATA_31_30_VADDR         	(0xb80232ec)
#define  HISTOGRAM_ICH1_C1_SECTIONHIST_IN_CSELECT_VADDR     	(0xb80232f0)
#define  HISTOGRAM_ICH1_C1_SECTION0_DATA_01_00_VADDR        	(0xb80232f4)
#define  HISTOGRAM_ICH1_C1_SECTION0_DATA_03_02_VADDR        	(0xb80232f8)
#define  HISTOGRAM_ICH1_C1_SECTION0_DATA_05_04_VADDR        	(0xb80232fc)
#define  HISTOGRAM_ICH1_C1_SECTION0_DATA_07_06_VADDR        	(0xb8023300)
#define  HISTOGRAM_ICH1_C1_SECTION1_DATA_01_00_VADDR        	(0xb8023304)
#define  HISTOGRAM_ICH1_C1_SECTION1_DATA_03_02_VADDR        	(0xb8023308)
#define  HISTOGRAM_ICH1_C1_SECTION1_DATA_05_04_VADDR        	(0xb802330c)
#define  HISTOGRAM_ICH1_C1_SECTION1_DATA_07_06_VADDR        	(0xb8023310)
#define  HISTOGRAM_ICH1_MBIST_HIST_2P_BIST_FAIL_VADDR       	(0xb802331c)
#define  HISTOGRAM_ICH1_MBIST_HIST_1P_BIST_FAIL_VADDR       	(0xb8023320)
#define  HISTOGRAM_ICH1_MBIST_HIST_2P_DRF_FAIL_VADDR        	(0xb8023324)
#define  HISTOGRAM_ICH1_MBIST_HIST_1P_DRF_FAIL_VADDR        	(0xb8023328)
#define  HISTOGRAM_ICH1_MBIST_HIST_2P_BIST_DVSE_VADDR       	(0xb802332c)
#define  HISTOGRAM_ICH1_MBIST_HIST_1P_BIST_DVSE_VADDR       	(0xb8023330)
#define  HISTOGRAM_ICH1_MBIST_HIST_2P_BIST_DVS_VADDR        	(0xb8023334)
#define  HISTOGRAM_ICH1_MBIST_HIST_1P_BIST_DVS_VADDR        	(0xb8023338)
#define  HISTOGRAM_ICH2_HIST_IN_CSELECT_VADDR               	(0xb8023a00)
#define  HISTOGRAM_ICH2_HIST_IN_RANGE_HOR_VADDR             	(0xb8023a04)
#define  HISTOGRAM_ICH2_HIST_IN_RANGE_VER_VADDR             	(0xb8023a08)
#define  HISTOGRAM_ICH2_HIST_STATUS_VADDR                   	(0xb8023a0c)
#define  HISTOGRAM_ICH2_HIST_MAX_MIN_VADDR                  	(0xb8023a10)
#define  HISTOGRAM_ICH2_BYCOLOR_DEBUG_VADDR                 	(0xb8023a14)
#define  HISTOGRAM_ICH2_HIST_SUMVAL_HIGH_VADDR              	(0xb8023a18)
#define  HISTOGRAM_ICH2_HIST_SUMVAL_LOW_VADDR               	(0xb8023a1c)
#define  HISTOGRAM_ICH2_C0_HIST_BOUND_VADDR                 	(0xb8023a20)
#define  HISTOGRAM_ICH2_C0_HIST_BOUND_U_VADDR               	(0xb8023a24)
#define  HISTOGRAM_ICH2_C0_HIST_BOUND_V_VADDR               	(0xb8023a28)
#define  HISTOGRAM_ICH2_HIST_READ_CTR_VADDR                 	(0xb8023a2c)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_01_00_VADDR         	(0xb8023a30)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_03_02_VADDR         	(0xb8023a34)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_05_04_VADDR         	(0xb8023a38)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_07_06_VADDR         	(0xb8023a3c)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_09_08_VADDR         	(0xb8023a40)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_11_10_VADDR         	(0xb8023a44)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_13_12_VADDR         	(0xb8023a48)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_15_14_VADDR         	(0xb8023a4c)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_17_16_VADDR         	(0xb8023a50)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_19_18_VADDR         	(0xb8023a54)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_21_20_VADDR         	(0xb8023a58)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_23_22_VADDR         	(0xb8023a5c)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_25_24_VADDR         	(0xb8023a60)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_27_26_VADDR         	(0xb8023a64)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_29_28_VADDR         	(0xb8023a68)
#define  HISTOGRAM_ICH2_C0_HIST_IN_DATA_31_30_VADDR         	(0xb8023a6c)
#define  HISTOGRAM_ICH2_C0_SECTIONHIST_IN_CSELECT_VADDR     	(0xb8023a70)
#define  HISTOGRAM_ICH2_C0_SECTION0_DATA_01_00_VADDR        	(0xb8023a74)
#define  HISTOGRAM_ICH2_C0_SECTION0_DATA_03_02_VADDR        	(0xb8023a78)
#define  HISTOGRAM_ICH2_C0_SECTION0_DATA_05_04_VADDR        	(0xb8023a7c)
#define  HISTOGRAM_ICH2_C0_SECTION0_DATA_07_06_VADDR        	(0xb8023a80)
#define  HISTOGRAM_ICH2_C0_SECTION1_DATA_01_00_VADDR        	(0xb8023a84)
#define  HISTOGRAM_ICH2_C0_SECTION1_DATA_03_02_VADDR        	(0xb8023a88)
#define  HISTOGRAM_ICH2_C0_SECTION1_DATA_05_04_VADDR        	(0xb8023a8c)
#define  HISTOGRAM_ICH2_C0_SECTION1_DATA_07_06_VADDR        	(0xb8023a90)
#define  HISTOGRAM_ICH2_C1_HIST_BOUND_VADDR                 	(0xb8023aa0)
#define  HISTOGRAM_ICH2_C1_HIST_BOUND_U_VADDR               	(0xb8023aa4)
#define  HISTOGRAM_ICH2_C1_HIST_BOUND_V_VADDR               	(0xb8023aa8)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_01_00_VADDR         	(0xb8023ab0)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_03_02_VADDR         	(0xb8023ab4)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_05_04_VADDR         	(0xb8023ab8)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_07_06_VADDR         	(0xb8023abc)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_09_08_VADDR         	(0xb8023ac0)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_11_10_VADDR         	(0xb8023ac4)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_13_12_VADDR         	(0xb8023ac8)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_15_14_VADDR         	(0xb8023acc)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_17_16_VADDR         	(0xb8023ad0)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_19_18_VADDR         	(0xb8023ad4)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_21_20_VADDR         	(0xb8023ad8)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_23_22_VADDR         	(0xb8023adc)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_25_24_VADDR         	(0xb8023ae0)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_27_26_VADDR         	(0xb8023ae4)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_29_28_VADDR         	(0xb8023ae8)
#define  HISTOGRAM_ICH2_C1_HIST_IN_DATA_31_30_VADDR         	(0xb8023aec)
#define  HISTOGRAM_ICH2_C1_SECTIONHIST_IN_CSELECT_VADDR     	(0xb8023af0)
#define  HISTOGRAM_ICH2_C1_SECTION0_DATA_01_00_VADDR        	(0xb8023af4)
#define  HISTOGRAM_ICH2_C1_SECTION0_DATA_03_02_VADDR        	(0xb8023af8)
#define  HISTOGRAM_ICH2_C1_SECTION0_DATA_05_04_VADDR        	(0xb8023afc)
#define  HISTOGRAM_ICH2_C1_SECTION0_DATA_07_06_VADDR        	(0xb8023b00)
#define  HISTOGRAM_ICH2_C1_SECTION1_DATA_01_00_VADDR        	(0xb8023b04)
#define  HISTOGRAM_ICH2_C1_SECTION1_DATA_03_02_VADDR        	(0xb8023b08)
#define  HISTOGRAM_ICH2_C1_SECTION1_DATA_05_04_VADDR        	(0xb8023b0c)
#define  HISTOGRAM_ICH2_C1_SECTION1_DATA_07_06_VADDR        	(0xb8023b10)
#define  HISTOGRAM_ICH2_MBIST_HIST_2P_BIST_FAIL_VADDR       	(0xb8023b1c)
#define  HISTOGRAM_ICH2_MBIST_HIST_1P_BIST_FAIL_VADDR       	(0xb8023b20)
#define  HISTOGRAM_ICH2_MBIST_HIST_2P_DRF_FAIL_VADDR        	(0xb8023b24)
#define  HISTOGRAM_ICH2_MBIST_HIST_1P_DRF_FAIL_VADDR        	(0xb8023b28)
#define  HISTOGRAM_ICH2_MBIST_HIST_2P_BIST_DVSE_VADDR       	(0xb8023b2c)
#define  HISTOGRAM_ICH2_MBIST_HIST_1P_BIST_DVSE_VADDR       	(0xb8023b30)
#define  HISTOGRAM_ICH2_MBIST_HIST_2P_BIST_DVS_VADDR        	(0xb8023b34)
#define  HISTOGRAM_ICH2_MBIST_HIST_1P_BIST_DVS_VADDR        	(0xb8023b38)
//=============================================================================================
#define  COLOR_MB_PEAKING_MB_PEAKING_CTRL_VADDR             	(0xb8023c00)
#define  COLOR_MB_PEAKING_MB_PEAKING_HOR_FILTER_0_VADDR     	(0xb8023c04)
#define  COLOR_MB_PEAKING_MB_PEAKING_HOR_FILTER_1_VADDR     	(0xb8023c08)
#define  COLOR_MB_PEAKING_MB_PEAKING_HOR_FILTER_2_VADDR     	(0xb8023c0c)
#define  COLOR_MB_PEAKING_MB_PEAKING_HOR_GAIN_VADDR         	(0xb8023c10)
#define  COLOR_MB_PEAKING_MB_PEAKING_HOR_BOUND_VADDR        	(0xb8023c14)
#define  COLOR_MB_PEAKING_MB_PEAKING_HOR_GAIN_2_VADDR       	(0xb8023c18)
#define  COLOR_MB_PEAKING_MB_PEAKING_VER_FILTER_VADDR       	(0xb8023c1c)
#define  COLOR_MB_PEAKING_MB_PEAKING_VER_GAIN_VADDR         	(0xb8023c20)
#define  COLOR_MB_PEAKING_MB_PEAKING_VER_BOUND_VADDR        	(0xb8023c24)
#define  COLOR_MB_PEAKING_MB_PEAKING_VER_GAIN_2_VADDR       	(0xb8023c28)
#define  COLOR_MB_PEAKING_MB_DOUBLE_BUFFER_CTRL_VADDR       	(0xb8023c30)
#define  COLOR_MB_PEAKING_MB_DUMMY_VADDR                    	(0xb8023c34)
#define  COLOR_MB_PEAKING_MB_DE_OVER_HOR_RANGE_GAIN_VADDR   	(0xb8023c38)
#define  COLOR_MB_PEAKING_MB_DE_OVER_VER_RANGE_GAIN_VADDR   	(0xb8023c3c)
#define  COLOR_MB_PEAKING_MB_SNR_CORING_VADDR               	(0xb8023c40)
//=============================================================================================
#define  DI_IM_DI_CONTROL_VADDR                             	(0xb8024000)
#define  DI_COLOR_RECOVERY_OPTION_VADDR                     	(0xb8024004)
#define  DI_IM_DI_DEBUG_MODE_VADDR                          	(0xb8024008)
#define  DI_IM_DI_ACTIVE_WINDOW_CONTROL_VADDR               	(0xb802400c)
#define  DI_IM_DI_WEAVE_WINDOW_CONTROL_VADDR                	(0xb8024010)
#define  DI_IM_DI_WEAVE_WINDOW_0_START_VADDR                	(0xb8024014)
#define  DI_IM_DI_WEAVE_WINDOW_0_END_VADDR                  	(0xb8024018)
#define  DI_IM_DI_WEAVE_WINDOW_1_START_VADDR                	(0xb802401c)
#define  DI_IM_DI_WEAVE_WINDOW_1_END_VADDR                  	(0xb8024020)
#define  DI_IM_DI_WEAVE_WINDOW_2_START_VADDR                	(0xb8024024)
#define  DI_IM_DI_WEAVE_WINDOW_2_END_VADDR                  	(0xb8024028)
#define  DI_IM_DI_WEAVE_WINDOW_3_START_VADDR                	(0xb802402c)
#define  DI_IM_DI_WEAVE_WINDOW_3_END_VADDR                  	(0xb8024030)
#define  DI_IM_DI_WEAVE_WINDOW_4_START_VADDR                	(0xb8024034)
#define  DI_IM_DI_WEAVE_WINDOW_4_END_VADDR                  	(0xb8024038)
#define  DI_IM_DI_WEAVE_WINDOW_5_START_VADDR                	(0xb802403c)
#define  DI_IM_DI_WEAVE_WINDOW_5_END_VADDR                  	(0xb8024040)
#define  DI_IM_DI_CLASSIFY_THCLASSIFY_THRESHOLD_VADDR       	(0xb8024044)
#define  DI_IM_DI_BLEND_AND_WEIGHTING_METHOD_VADDR          	(0xb8024048)
#define  DI_IM_DI_MPEG_SEQUENCE_APP_VADDR                   	(0xb802404c)
#define  DI_IM_DI_CLASSIFY2_THCLASSIFY_THRESHOLD_VADDR      	(0xb8024050)
#define  DI_IM_DI_NEW_CLASS_VADDR                           	(0xb8024054)
#define  DI_IM_DI_DMA_VADDR                                 	(0xb8024058)
#define  DI_IM_DI_XC_AUTO_BALANCE_TH_VADDR                  	(0xb8024068)
#define  DI_IM_DI_XC_AUTO_BALANCE_TH2_VADDR                 	(0xb802406c)
#define  DI_IM_DI_XC_AUTO_BALANCE_TH3_VADDR                 	(0xb8024070)
#define  DI_IM_DI_INTRA_SOBEL_MOTION_TH_VADDR               	(0xb8024074)
#define  DI_IM_DI_INTRA_LINE_CONT_TH_VADDR                  	(0xb8024078)
#define  DI_IM_DI_INTRA_TH_VADDR                            	(0xb802407c)
#define  DI_IM_DI_MA_FRAME_MOTION_TH_A_VADDR                	(0xb8024080)
#define  DI_IM_DI_MA_FRAME_MOTION_TH_B_VADDR                	(0xb8024084)
#define  DI_IM_DI_MA_FRAME_MOTION_TH_C_VADDR                	(0xb8024088)
#define  DI_IM_DI_MA_FIELD_TEETH_TH_A_VADDR                 	(0xb802408c)
#define  DI_IM_DI_MA_OTHERS_TH_VADDR                        	(0xb8024090)
#define  DI_IM_DI_MA_SAWTOOTH_TH_VADDR                      	(0xb8024094)
#define  DI_IM_DI_MA_VERTEXT_TH_B_VADDR                     	(0xb802409c)
#define  DI_IM_DI_FILM_SAWTOOTH_FILMFRAME_TH_VADDR          	(0xb80240a0)
#define  DI_IM_DI_FILM_STATIC_SUM_TH_VADDR                  	(0xb80240a4)
#define  DI_IM_DI_FILM_FIELD_JUDGE_TH_VADDR                 	(0xb80240a8)
#define  DI_IM_DI_FILM_STATIC_SUM_SUB_TH_VADDR              	(0xb80240ac)
#define  DI_IM_DI_FILM_FIELD_JUDGE_SUB_TH_VADDR             	(0xb80240b0)
#define  DI_IM_DI_FILM_MOTION_SUM_TH_VADDR                  	(0xb80240b4)
#define  DI_IM_DI_SI_FILM_BOUND_VADDR                       	(0xb80240b8)
#define  DI_RESERVED_1_VADDR                                	(0xb80240bc)
#define  DI_IM_DI_SI_FILM_HB_COUT_VADDR                     	(0xb80240c0)
#define  DI_IM_DI_SI_FILM_FINAL_RESULT_VADDR                	(0xb80240c4)
#define  DI_IM_DI_SI_FILM_PATTERN_A_VADDR                   	(0xb80240c8)
#define  DI_IM_DI_SI_FILM_PATTERN_B_VADDR                   	(0xb80240cc)
#define  DI_IM_DI_SI_FILM_32_RESULT_1_A_VADDR               	(0xb80240d0)
#define  DI_IM_DI_SI_FILM_32_RESULT_1_B_VADDR               	(0xb80240d4)
#define  DI_IM_DI_SI_FILM_32_RESULT_2_A_VADDR               	(0xb80240d8)
#define  DI_IM_DI_SI_FILM_32_RESULT_2_B_VADDR               	(0xb80240dc)
#define  DI_IM_DI_SI_FILM_22_RESULT_A_VADDR                 	(0xb80240e0)
#define  DI_IM_DI_SI_FILM_22_RESULT_B_VADDR                 	(0xb80240e4)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_VADDR                 	(0xb80240e8)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_H_T_VADDR             	(0xb80240ec)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_H_M_VADDR             	(0xb80240f0)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_H_B_VADDR             	(0xb80240f4)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_V_L_VADDR             	(0xb80240f8)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_V_M_VADDR             	(0xb80240fc)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_V_R_VADDR             	(0xb8024100)
#define  DI_IM_DI_SI_FILM_MOTION_NEXT_C_VADDR               	(0xb8024104)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_VADDR                  	(0xb8024108)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_H_T_VADDR              	(0xb802410c)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_H_M_VADDR              	(0xb8024110)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_H_B_VADDR              	(0xb8024114)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_V_L_VADDR              	(0xb8024118)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_V_M_VADDR              	(0xb802411c)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_V_R_VADDR              	(0xb8024120)
#define  DI_IM_DI_SI_FILM_MOTION_PRE_C_VADDR                	(0xb8024124)
#define  DI_IM_DI_SI_FILM_MOTION_VADDR                      	(0xb8024128)
#define  DI_IM_DI_SI_FILM_MOTION_H_T_VADDR                  	(0xb802412c)
#define  DI_IM_DI_SI_FILM_MOTION_H_M_VADDR                  	(0xb8024130)
#define  DI_IM_DI_SI_FILM_MOTION_H_B_VADDR                  	(0xb8024134)
#define  DI_IM_DI_SI_FILM_MOTION_V_L_VADDR                  	(0xb8024138)
#define  DI_IM_DI_SI_FILM_MOTION_V_M_VADDR                  	(0xb802413c)
#define  DI_IM_DI_SI_FILM_MOTION_V_R_VADDR                  	(0xb8024140)
#define  DI_IM_DI_SI_FILM_MOTION_C_VADDR                    	(0xb8024144)
#define  DI_IM_DI_SI_FILM_MOTION_H_11_VADDR                 	(0xb8024148)
#define  DI_IM_DI_SI_FILM_MOTION_H_10_VADDR                 	(0xb802414c)
#define  DI_IM_DI_SI_FILM_MOTION_H_09_VADDR                 	(0xb8024150)
#define  DI_IM_DI_SI_FILM_MOTION_H_08_VADDR                 	(0xb8024154)
#define  DI_IM_DI_SI_FILM_MOTION_H_07_VADDR                 	(0xb8024158)
#define  DI_IM_DI_SI_FILM_MOTION_H_06_VADDR                 	(0xb802415c)
#define  DI_IM_DI_SI_FILM_MOTION_H_05_VADDR                 	(0xb8024160)
#define  DI_IM_DI_SI_FILM_MOTION_H_04_VADDR                 	(0xb8024164)
#define  DI_IM_DI_SI_FILM_MOTION_H_03_VADDR                 	(0xb8024168)
#define  DI_IM_DI_SI_FILM_MOTION_H_02_VADDR                 	(0xb802416c)
#define  DI_IM_DI_SI_FILM_MOTION_H_01_VADDR                 	(0xb8024170)
#define  DI_IM_DI_SI_FILM_MOTION_H_00_VADDR                 	(0xb8024174)
#define  DI_IM_DI_SI_MA_TOTAL_FM_SUM_VADDR                  	(0xb8024178)
#define  DI_IM_DI_SI_MA_LARGE_FM_PIXEL_VADDR                	(0xb802417c)
#define  DI_IM_DI_SI_MA_LARGE_FM_SUM_VADDR                  	(0xb8024180)
#define  DI_IM_DI_SI_MA_MESS_H_PIXEL_VADDR                  	(0xb8024184)
#define  DI_IM_DI_SI_IMAGE_BALANCE_VADDR                    	(0xb8024188)
#define  DI_IM_DI_SI_SUB_IN_AUTO_BALANCE_VADDR              	(0xb802418c)
#define  DI_IM_DI_CRC_RESULT_VADDR                          	(0xb8024190)
#define  DI_IM_DI_SI_STILL_INFO_FOR_NE_VADDR                	(0xb8024194)
#define  DI_IM_DI_SI_FILM22_DETECTOR_PATTERN_VADDR          	(0xb8024198)
#define  DI_IM_DI_TNR_TH_VADDR                              	(0xb802419c)
#define  DI_IM_DI_RTNR_CONTROL_VADDR                        	(0xb80241a0)
#define  DI_IM_DI_RTNR_K_FORCE_MODIFY_VADDR                 	(0xb80241a4)
#define  DI_TR2TO1_VADDR                                    	(0xb80241a8)
#define  DI_IM_DI_RTNR_K_FORCE_MODIFY_TH_VADDR              	(0xb80241ac)
#define  DI_IM_DI_RTNR_MAD_Y_TH_VADDR                       	(0xb80241b0)
#define  DI_IM_DI_RTNR_MAD_C_TH_VADDR                       	(0xb80241b4)
#define  DI_IM_DI_RTNR_MAD_Y_COUNTER_VADDR                  	(0xb80241b8)
#define  DI_IM_DI_RTNR_MAD_U_COUNTER_VADDR                  	(0xb80241bc)
#define  DI_IM_DI_RTNR_MAD_V_COUNTER_VADDR                  	(0xb80241c0)
#define  DI_IM_DI_RTNR_EDIFF_CONTROL_VADDR                  	(0xb80241c4)
#define  DI_IM_DI_RTNR_SAD_OFFSET_VADDR                     	(0xb80241c8)
#define  DI_IM_DI_RTNR_EDIFF_TH_VADDR                       	(0xb80241cc)
#define  DI_IM_DI_RTNR_EDIFF_SOBEL_TH_VADDR                 	(0xb80241d0)
#define  DI_IM_DI_RTNR_LEVEL_BOUND_VADDR                    	(0xb80241d4)
#define  DI_IM_DI_RTNR_ET_COUNT_Y_VADDR                     	(0xb80241d8)
#define  DI_IM_DI_RTNR_ET_SUM_Y_VADDR                       	(0xb80241dc)
#define  DI_IM_DI_RTNR_ET_SUM_U_VADDR                       	(0xb80241e0)
#define  DI_IM_DI_RTNR_ET_SUM_V_VADDR                       	(0xb80241e4)
#define  DI_IM_DI_TNR_XC_CONTROL_VADDR                      	(0xb80241e8)
#define  DI_IM_DI_HFD_CONTROL_VADDR                         	(0xb80241ec)
#define  DI_IM_DI_HFD_LINE_MOTION_COUNT_VADDR               	(0xb80241f0)
#define  DI_IM_DI_HFD_STATISTIC_VADDR                       	(0xb80241f4)
#define  DI_IM_DI_HFD_MA_ERROR_RECOVERY_VADDR               	(0xb80241f8)
#define  DI_IM_DI_NEW_INTRA_LOW_ANGLE_VADDR                 	(0xb80241fc)
#define  DI_IM_DI_INTRA_NEW_GRADIENT_CORRECT_VADDR          	(0xb8024200)
#define  DI_IM_DI_INTRA_POST_PROCESS_VADDR                  	(0xb8024204)
#define  DI_IM_DI_BTR_CONTROL_VADDR                         	(0xb8024208)
#define  DI_IM_DI_BTR_SOLA_METHOD0_MIN_MAX_VADDR            	(0xb802420c)
#define  DI_IM_DI_BTR_LONGWEAVE_STATISTIC_VADDR             	(0xb8024210)
#define  DI_IM_DI_BER_LOWPASS_STATISTIC_VADDR               	(0xb8024214)
#define  DI_IM_DI_BER_SPATIAL_CONTROL_VADDR                 	(0xb8024218)
#define  DI_IM_DI_BER_SPATIAL_DIFFY_VADDR                   	(0xb802421c)
#define  DI_IM_DI_BER_TEMPORAL_CONTROL_VADDR                	(0xb8024220)
#define  DI_IM_DI_INTRA_L_CROSS_PAT_DET_TH1_VADDR           	(0xb8024224)
#define  DI_IM_DI_INTRA_L_CROSS_PAT_DET_TH2_VADDR           	(0xb8024228)
#define  DI_IM_DI_INTRA_L_CROSS_PAT_DET_CTL_VADDR           	(0xb802422c)
#define  DI_NOISEEST_HOR_RANGE_VADDR                        	(0xb8024230)
#define  DI_NOISEEST_VER_RANGE_VADDR                        	(0xb8024234)
#define  DI_IM_DI_DUMMY_3_VADDR                             	(0xb8024238)
#define  DI_IM_DI_DUMMY_4_VADDR                             	(0xb802423c)
#define  DI_MPEG_HIST_BLKING_VADDR                          	(0xb8024240)
#define  DI_CNTVER0_VADDR                                   	(0xb8024244)
#define  DI_CNTVER2_VADDR                                   	(0xb8024248)
#define  DI_CNTVER4_VADDR                                   	(0xb802424c)
#define  DI_CNTVER6_VADDR                                   	(0xb8024250)
#define  DI_MPEGNR1_VADDR                                   	(0xb8024254)
#define  DI_IM_DI_PIB_CONTROL_VADDR                         	(0xb8024260)
#define  DI_IM_DI_PIB_ALL_CEN_TH_VADDR                      	(0xb8024264)
#define  DI_IM_DI_PIB_H_V_TH_VADDR                          	(0xb8024268)
#define  DI_IM_DI_PIB_H00_H11_TH_VADDR                      	(0xb802426c)
#define  DI_IM_DI_FILM_MASK_DETECTION_VADDR                 	(0xb8024270)
#define  DI_IM_DI_FILM_EDGE_TYPE_CHECK_VADDR                	(0xb8024274)
#define  DI_IM_DI_HMC_3A_VADDR                              	(0xb8024280)
#define  DI_IM_DI_HMC_STATISTIC_TH_VADDR                    	(0xb8024284)
#define  DI_IM_DI_HMC_STATISTIC1_VADDR                      	(0xb8024288)
#define  DI_IM_DI_HMC_STATISTIC2_VADDR                      	(0xb802428c)
#define  DI_IM_DI_HMC_STATISTIC3_VADDR                      	(0xb8024290)
#define  DI_IM_DI_LSB_RTNR_VADDR                            	(0xb8024294)
#define  DI_IM_DI_FRAMESOBEL_STATISTIC_CTRL_VADDR           	(0xb8024298)
#define  DI_IM_DI_FRAMESOBEL_STATISTIC_VADDR                	(0xb802429c)
#define  DI_TNRXC_MKII_CTRL_VADDR                           	(0xb80242a0)
#define  DI_IM_DI_RTNR_K_DARK_VADDR                         	(0xb80242a4)
#define  DI_IM_DI_RTNR_REFINED_CTRL_VADDR                   	(0xb80242a8)
#define  DI_IM_DI_RTNR_REFINED_CTRL2_VADDR                  	(0xb80242ac)
#define  DI_IM_DI_RTNR_EDIFF_ENABLE_C_VADDR                 	(0xb80242c4)
#define  DI_IM_DI_RTNR_EDIFF_ENABLE_VADDR                   	(0xb80242c8)
#define  DI_IM_DI_RTNR_HMCNR_VADDR                          	(0xb80242cc)
#define  DI_IM_DI_RTNR_NEW_CONTROL_VADDR                    	(0xb80242d0)
#define  DI_IM_DI_RTNR_NEW_SOBEL_TH_VADDR                   	(0xb80242d4)
#define  DI_IM_DI_RTNR_NEW_SAD_EDGE_TH_1_VADDR              	(0xb80242d8)
#define  DI_IM_DI_RTNR_NEW_SAD_EDGE_TH_2_VADDR              	(0xb80242dc)
#define  DI_IM_DI_RTNR_NEW_SAD_NONEDGE_TH_1_VADDR           	(0xb80242e0)
#define  DI_IM_DI_RTNR_NEW_SAD_NONEDGE_TH_2_VADDR           	(0xb80242e4)
#define  DI_IM_DI_RTNR_NEW_SAD_COUNT_TH_VADDR               	(0xb80242e8)
#define  DI_IM_DI_RTNR_NEW_EDGETYPEDIFF_TH_1_VADDR          	(0xb80242ec)
#define  DI_IM_DI_RTNR_NEW_EDGETYPEDIFF_TH_2_VADDR          	(0xb80242f0)
#define  DI_IM_DI_RTNR_NEW_SNR_CONTROL_VADDR                	(0xb80242f4)
#define  DI_IM_DI_RTNR_NEW_SNR_TH_1_VADDR                   	(0xb80242f8)
#define  DI_IM_DI_RTNR_NEW_SNR_TH2_VADDR                    	(0xb80242fc)
#define  DI_IM_DI_RTNR_NEW_K_00_VADDR                       	(0xb8024300)
#define  DI_IM_DI_RTNR_NEW_K_10_VADDR                       	(0xb8024304)
#define  DI_IM_DI_RTNR_NEW_K_20_VADDR                       	(0xb8024308)
#define  DI_IM_DI_RTNR_NEW_K_30_VADDR                       	(0xb802430c)
#define  DI_IM_DI_RTNR_NEW_K_40_VADDR                       	(0xb8024310)
#define  DI_IM_DI_RTNR_NEW_K_50_VADDR                       	(0xb8024314)
#define  DI_IM_DI_RTNR_NEW_K_60_VADDR                       	(0xb8024318)
#define  DI_IM_DI_RTNR_NEW_K_70_VADDR                       	(0xb802431c)
#define  DI_IM_DI_RTNR_NEW_MASK1_CTRL1_VADDR                	(0xb8024320)
#define  DI_IM_DI_RTNR_NEW_MASK1_CTRL2_VADDR                	(0xb8024324)
#define  DI_IM_DI_RTNR_NEW_MASK2_CTRL1_VADDR                	(0xb8024328)
#define  DI_IM_DI_RTNR_NEW_MASK2_CTRL2_VADDR                	(0xb802432c)
#define  DI_IM_DI_INTRA_HFD_VADDR                           	(0xb8024330)
#define  DI_IM_DI_BLENDING_CORRECTOR_1_VADDR                	(0xb8024344)
#define  DI_IM_DI_BLENDING_CORRECTOR_2_VADDR                	(0xb8024348)
#define  DI_IM_DI_BLENDING_CORRECTOR_3_VADDR                	(0xb802434c)
#define  DI_IM_DI_BLENDING_CORRECTOR_4_VADDR                	(0xb8024350)
#define  DI_IM_DI_PAN_DETECTION_CONTROL_1_VADDR             	(0xb8024354)
#define  DI_IM_DI_PAN_DETECTION_CONTROL_2_VADDR             	(0xb8024358)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_1_VADDR           	(0xb802435c)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_2_VADDR           	(0xb8024360)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_3_VADDR           	(0xb8024364)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_4_VADDR           	(0xb8024368)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_5_VADDR           	(0xb802436c)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_6_VADDR           	(0xb8024370)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_7_VADDR           	(0xb8024374)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_8_VADDR           	(0xb8024378)
#define  DI_IM_DI_PAN_DETECTION_CONTROL_3_VADDR             	(0xb802437c)
#define  DI_IM_DI_FILM_NEW_FUNCTION_MAIN_VADDR              	(0xb8024380)
#define  DI_IM_DI_FILM_TOPBOTLINE1_VADDR                    	(0xb8024384)
#define  DI_IM_DI_FILM_TOPBOTLINE2_VADDR                    	(0xb8024388)
#define  DI_IM_DI_FILM_TOPBOTLINE3_VADDR                    	(0xb802438c)
#define  DI_IM_DI_FILM_PREV_FIELDMOTION_VADDR               	(0xb8024390)
#define  DI_IM_DI_FILM_MARK_INFORMATION_VADDR               	(0xb8024394)
#define  DI_IM_DI_FILM_MARK_PREV1_VADDR                     	(0xb8024398)
#define  DI_IM_DI_FILM_MARK_PREV2_VADDR                     	(0xb802439c)
#define  DI_IM_DI_FILM_MARK_PREV3_VADDR                     	(0xb80243a0)
#define  DI_IM_DI_FILM_MARK_NEXT1_VADDR                     	(0xb80243a4)
#define  DI_IM_DI_FILM_MARK_NEXT2_VADDR                     	(0xb80243a8)
#define  DI_IM_DI_FILM_MARK_NEXT3_VADDR                     	(0xb80243ac)
#define  DI_DI_SMD_CONTROL_CANDIDATELIST_VADDR              	(0xb80243b0)
#define  DI_DI_SMD_CHOOSECANDIDATE_VADDR                    	(0xb80243b4)
#define  DI_DI_SMD_REFINEMV1_VADDR                          	(0xb80243b8)
#define  DI_DI_SMD_REFINEMV2_VADDR                          	(0xb80243bc)
#define  DI_DI_SMD_REFINEMV3_VADDR                          	(0xb80243c0)
#define  DI_DI_SMD_PANNING1_VADDR                           	(0xb80243c4)
#define  DI_DI_SMD_FINAL_ADJUSTMENT1_VADDR                  	(0xb80243c8)
#define  DI_DI_SMD_FINAL_ADJUSTMENT2_VADDR                  	(0xb80243cc)
#define  DI_DI_SMD_COMPENSATE_VADDR                         	(0xb80243d0)
#define  DI_IM_DI_RTNR_SC_VADDR                             	(0xb80243d4)
#define  DI_IM_DI_RTNR_Y_16_TH0_TH3_VADDR                   	(0xb80243d8)
#define  DI_IM_DI_RTNR_Y_16_TH4_TH7_VADDR                   	(0xb80243dc)
#define  DI_IM_DI_RTNR_Y_16_TH8_TH11_VADDR                  	(0xb80243e0)
#define  DI_IM_DI_RTNR_Y_16_TH12_TH14_VADDR                 	(0xb80243e4)
#define  DI_IM_DI_RTNR_C_TH0_TH3_VADDR                      	(0xb80243e8)
#define  DI_IM_DI_RTNR_C_TH4_TH6_VADDR                      	(0xb80243ec)
#define  DI_IM_DI_RTNR_Y_16_K0_K7_VADDR                     	(0xb80243f0)
#define  DI_IM_DI_RTNR_Y_16_K8_K15_VADDR                    	(0xb80243f4)
#define  DI_IM_DI_RTNR_C_K_VADDR                            	(0xb80243f8)
#define  DI_DI_DATMEMORYSTARTADD1_VADDR                     	(0xb8024400)
#define  DI_DI_DATMEMORYSTARTADD2_VADDR                     	(0xb8024404)
#define  DI_DI_DATMEMORYSTARTADD3_VADDR                     	(0xb8024408)
#define  DI_DI_DATMEMORYSTARTADD4_VADDR                     	(0xb802440c)
#define  DI_DI_INFMEMORYSTARTADD1_VADDR                     	(0xb8024410)
#define  DI_DI_INFMEMORYSTARTADD2_VADDR                     	(0xb8024414)
#define  DI_DDR_RDATDMA_WTLENNUM_VADDR                      	(0xb8024418)
#define  DI_DDR_WDATDMA_WTLENNUM_VADDR                      	(0xb802441c)
#define  DI_DDR_DATDMA_RM_VADDR                             	(0xb8024420)
#define  DI_DDR_RINFDMA_WTLENNUM_VADDR                      	(0xb8024424)
#define  DI_DDR_WINFDMA_WTLENNUM_VADDR                      	(0xb8024428)
#define  DI_DDR_INFDMA_RM_VADDR                             	(0xb802442c)
#define  DI_DDR_DMASTATUS_VADDR                             	(0xb8024430)
#define  DI_DDR_WDE_VADDR                                   	(0xb8024434)
#define  DI_DI1_WRRD_BOUNDARYADDR1_VADDR                    	(0xb8024438)
#define  DI_DI1_WRRD_BOUNDARYADDR2_VADDR                    	(0xb802443c)
#define  DI_DI1_WRRD_BOUNDARYADD_STATUS_VADDR               	(0xb8024440)
#define  DI_DI_DATMEMORYSTARTADD1_3D_VADDR                  	(0xb8024444)
#define  DI_DI_DATMEMORYSTARTADD2_3D_VADDR                  	(0xb8024448)
#define  DI_DI_DATMEMORYSTARTADD3_3D_VADDR                  	(0xb802444c)
#define  DI_DI_DATMEMORYSTARTADD4_3D_VADDR                  	(0xb8024450)
#define  DI_DI_INFMEMORYSTARTADD1_3D_VADDR                  	(0xb8024454)
#define  DI_DI_INFMEMORYSTARTADD2_3D_VADDR                  	(0xb8024458)
#define  DI_DI_LINE_BASE_DMA_ADDR_L_VADDR                   	(0xb802445c)
#define  DI_DI_LINE_BASE_DMA_ADDR_R_VADDR                   	(0xb8024460)
#define  DI_DI_DMA_MULTI_REQ_NUM_VADDR                      	(0xb8024464)
#define  DI_MVF_WATMEMORYSTART_S0_ADD0_VADDR                	(0xb8024468)
#define  DI_MVF_WATMEMORYSTART_S0_ADD1_VADDR                	(0xb802446c)
#define  DI_MVF_WATMEMORYSTART_S0_ADD2_VADDR                	(0xb8024470)
#define  DI_MVF_WATMEMORYSTART_S1ADD0_VADDR                 	(0xb8024474)
#define  DI_MVF_WATMEMORYSTART_S1_ADD1_VADDR                	(0xb8024478)
#define  DI_MVF_WATMEMORYSTART_S1_ADD2_VADDR                	(0xb802447c)
#define  DI_MVF_DDR_WDMA_WTLENNUM_VADDR                     	(0xb8024480)
#define  DI_MVF_DDR_WDATDMA_RM_VADDR                        	(0xb8024484)
#define  DI_MVF_DDR_DMASTATUS_VADDR                         	(0xb8024488)
#define  DI_MVF_DDR_CRC_VADDR                               	(0xb802448c)
#define  DI_DI_I2R_DATMEMORYSTARTADD1_VADDR                 	(0xb80244a0)
#define  DI_DI_I2R_DATMEMORYSTARTADD2_VADDR                 	(0xb80244a4)
#define  DI_DI_I2R_DATMEMORYSTARTADD3_VADDR                 	(0xb80244a8)
#define  DI_DI_I2R_DATMEMORYSTARTADD4_VADDR                 	(0xb80244ac)
#define  DI_DI_I2R_INFMEMORYSTARTADD1_VADDR                 	(0xb80244b0)
#define  DI_DI_I2R_INFMEMORYSTARTADD2_VADDR                 	(0xb80244b4)
#define  DI_DI_I2R_DATMEMORYSTARTADD1_3D_VADDR              	(0xb80244b8)
#define  DI_DI_I2R_DATMEMORYSTARTADD2_3D_VADDR              	(0xb80244bc)
#define  DI_DI_I2R_DATMEMORYSTARTADD3_3D_VADDR              	(0xb80244c0)
#define  DI_DI_I2R_DATMEMORYSTARTADD4_3D_VADDR              	(0xb80244c4)
#define  DI_DI_I2R_INFMEMORYSTARTADD1_3D_VADDR              	(0xb80244c8)
#define  DI_DI_I2R_INFMEMORYSTARTADD2_3D_VADDR              	(0xb80244cc)
#define  DI_DISPI_BIST_FAIL_SEPARATE_1_VADDR                	(0xb8024500)
#define  DI_DISPI_BIST_FAIL_SEPARATE_2_VADDR                	(0xb8024504)
#define  DI_DISPI_BIST_FAIL_SEPARATE_3_VADDR                	(0xb8024508)
#define  DI_DISPI_BIST_FAIL_SEPARATE_4_VADDR                	(0xb802450c)
#define  DI_DISPI_DRF_FAIL_SEPARATE_1_VADDR                 	(0xb8024510)
#define  DI_DISPI_DRF_FAIL_SEPARATE_2_VADDR                 	(0xb8024514)
#define  DI_DISPI_DRF_FAIL_SEPARATE_3_VADDR                 	(0xb8024518)
#define  DI_DISPI_DRF_FAIL_SEPARATE_4_VADDR                 	(0xb802451c)
#define  DI_DISPI_BIST_RME_VADDR                            	(0xb8024520)
#define  DI_DISPI_BIST_RM_1_VADDR                           	(0xb8024524)
#define  DI_DISPI_BIST_RM_2_VADDR                           	(0xb8024528)
#define  DI_DISPI_BIST_RM_3_VADDR                           	(0xb802452c)
#define  DI_DISPI_BIST_TEST_RWM_VADDR                       	(0xb8024530)
#define  DI_DISPI_BIST_LS_VADDR                             	(0xb8024534)
#define  DI_DB_REG_CTL_VADDR                                	(0xb8024538)
#define  DI_I2R_DB_REG_CTL_VADDR                            	(0xb802453c)
#define  DI_SM_TOG_TG_0_VADDR                               	(0xb80244f0)
#define  DI_SM_TOG_TG_1_VADDR                               	(0xb80244f4)
#define  DI_CCDINR_DBG_MUX_VADDR                            	(0xb80244f8)
#define  DI_DI_SMD_DUMMY_VADDR                              	(0xb8024540)
#define  DI_DI_SMD_SADHISBINA_VADDR                         	(0xb8024544)
#define  DI_DI_SMD_SADHISBINB_VADDR                         	(0xb8024548)
#define  DI_DI_SMD_SADHISBINC_VADDR                         	(0xb802454c)
#define  DI_DI_SMD_SADHISBIND_VADDR                         	(0xb8024550)
#define  DI_DI_SMD_SADHISBINE_VADDR                         	(0xb8024554)
#define  DI_DI_SMD_SADHISBINF_VADDR                         	(0xb8024558)
#define  DI_DI_SMD_SADHISBING_VADDR                         	(0xb802455c)
#define  DI_DI_SMD_SADHISBINH_VADDR                         	(0xb8024560)
#define  DI_DI_SMD_GMVCOEFF1_VADDR                          	(0xb8024564)
#define  DI_DI_SMD_GMVCOEFF2_VADDR                          	(0xb8024568)
#define  DI_DI_SMD_GMVCOEFF3_VADDR                          	(0xb802456c)
#define  DI_DI_SMD_PAN1_VADDR                               	(0xb8024570)
#define  DI_DI_SMD_PAN2_VADDR                               	(0xb8024574)
#define  DI_DI_SMD_PAN3_VADDR                               	(0xb8024578)
#define  DI_DI_SMD_ADDITIONALCOEFF1_VADDR                   	(0xb802457c)
#define  DI_DI_SMD_ADDITIONALCOEFF2_VADDR                   	(0xb8024580)
#define  DI_DI_SMD_ADDITIONALCOEFF3_VADDR                   	(0xb8024584)
#define  DI_DI_SMD_V4HIGHFREQ_VADDR                         	(0xb802458c)
#define  DI_IM_DI_ZOOMMOTION_DETECTOR_VADDR                 	(0xb8024590)
#define  DI_IM_DI_ZOOMMOTION_DET_02_VADDR                   	(0xb8024594)
#define  DI_IM_DI_ZOOMMOTION_DET_03_VADDR                   	(0xb8024598)
#define  DI_IM_DI_ZOOMMOTION_DET_04_VADDR                   	(0xb802459c)
#define  DI_IM_DI_ZOOMMOTION_DET_05_VADDR                   	(0xb80245a0)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_01_VADDR              	(0xb80245a4)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_02_VADDR              	(0xb80245a8)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_03_VADDR              	(0xb80245ac)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_04_VADDR              	(0xb80245b0)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_05_VADDR              	(0xb80245b4)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_06_VADDR              	(0xb80245b8)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_07_VADDR              	(0xb80245bc)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_08_VADDR              	(0xb80245c0)
#define  DI_IM_DI_ZOOMMOTION_DET_INFO_09_VADDR              	(0xb80245c4)
#define  DI_IM_DI_ZOOMMOTION_DET_FM_TH_A_VADDR              	(0xb80245c8)
#define  DI_IM_DI_ZOOMMOTION_DET_FM_TH_B_VADDR              	(0xb80245cc)
#define  DI_IM_DI_ZOOMMOTION_DET_FM_TH_C_VADDR              	(0xb80245d0)
#define  DI_IM_DI_SLOWMOTION_DETECTOR_1_VADDR               	(0xb80245d4)
#define  DI_IM_DI_SLOWMOTION_DETECTOR_2_VADDR               	(0xb80245d8)
#define  DI_IM_DI_SLOWMOTION_DET_FM_TH_A_VADDR              	(0xb80245dc)
#define  DI_IM_DI_SLOWMOTION_DET_FM_TH_B_VADDR              	(0xb80245e0)
#define  DI_IM_DI_SLOWMOTION_DET_FM_TH_C_VADDR              	(0xb80245e4)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_9_VADDR           	(0xb80245e8)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_10_VADDR          	(0xb80245ec)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_11_VADDR          	(0xb80245f0)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_12_VADDR          	(0xb80245f4)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_13_VADDR          	(0xb80245f8)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_14_VADDR          	(0xb80245fc)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_15_VADDR          	(0xb8024600)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_16_VADDR          	(0xb8024604)
#define  DI_IM_DI_PAN_DETECTION_STATISTIC_17_VADDR          	(0xb8024608)
#define  DI_DI_GST_CTRL_VADDR                               	(0xb802460c)
#define  DI_DI_GST_ENTER_ORIGSADCHECK_VADDR                 	(0xb8024610)
#define  DI_DI_GST_OUTOFRANGECHECK_VADDR                    	(0xb8024614)
#define  DI_DI_GST_FREQNONMATCHCHECK_VADDR                  	(0xb8024618)
#define  DI_DI_SMD_CANDIDATELIMITSAD_VADDR                  	(0xb802461c)
#define  DI_DI_GST_FMVHISA_VADDR                            	(0xb8024620)
#define  DI_DI_GST_FMVHISB_VADDR                            	(0xb8024624)
#define  DI_DI_GST_FMVHISC_VADDR                            	(0xb8024628)
#define  DI_DI_GST_FMVHISD_VADDR                            	(0xb802462c)
#define  DI_DI_GST_FMVHISE_VADDR                            	(0xb8024630)
#define  DI_DI_GST_FMVHISF_VADDR                            	(0xb8024634)
#define  DI_DI_GST_FMVHISG_VADDR                            	(0xb8024638)
#define  DI_DI_GST_FMVHISH_VADDR                            	(0xb802463c)
#define  DI_DI_GST_FMVHISI_VADDR                            	(0xb8024640)
#define  DI_DI_GST_FMVHISJ_VADDR                            	(0xb8024644)
#define  DI_DI_GST_FMVHISK_VADDR                            	(0xb8024648)
#define  DI_IM_DI_HMC_ADJUSTABLE_VADDR                      	(0xb802464c)
#define  DI_IM_DI_HMC_ADJUSTABLE2_VADDR                     	(0xb8024650)
#define  DI_IM_DI_HMC_ADJUSTABLE3_VADDR                     	(0xb8024654)
#define  DI_IM_DI_HMC_ADJUSTABLE4_VADDR                     	(0xb8024658)
#define  DI_IM_DI_SC_ADJUSTMENT_VADDR                       	(0xb802465c)
#define  DI_IM_DI_HMC_PAN_CONTROL_VADDR                     	(0xb8024660)
#define  DI_IM_DI_HMC_PAN_ADD_BIAS_VADDR                    	(0xb8024664)
#define  DI_IM_DI_HMC_PAN_CONTROL_PAR_1_VADDR               	(0xb8024668)
#define  DI_IM_DI_HMC_PAN_CONTROL_PAR_2_VADDR               	(0xb802466c)
#define  DI_IM_DI_HMC_PAN_VERTICAL_INTRA_1_VADDR            	(0xb8024670)
#define  DI_IM_DI_HMC_PAN_VERTICAL_INTRA_2_VADDR            	(0xb8024674)
#define  DI_IM_DI_HMC_PAN_VERTICAL_INTRA_3_VADDR            	(0xb8024678)
#define  DI_IM_DI_HMC_PAN_DUMMY_1_VADDR                     	(0xb802467c)
#define  DI_IM_DI_HMC_PAN_DUMMY_2_VADDR                     	(0xb8024680)
#define  DI_IM_DI_HMC_PAN_DUMMY_3_VADDR                     	(0xb8024684)
#define  DI_RTNR_MA_SNR_CONTROL_VADDR                       	(0xb8024688)
#define  DI_RTNR_MA_SNR_MOTION_TH_LOW_VADDR                 	(0xb802468c)
#define  DI_RTNR_MA_SNR_MOTION_TH_HIGH_VADDR                	(0xb8024690)
#define  DI_RTNR_MA_SNR_MOTION_EDGE_TH_VADDR                	(0xb8024694)
#define  DI_RTNR_MA_SNR_MOTION_TH_SLOPE_VADDR               	(0xb8024698)
#define  DI_RTNR_MA_SNR_STRENGTH_CONTROL_VADDR              	(0xb802469c)
#define  DI_DI_RTNR_NM_CONTROL_VADDR                        	(0xb8024700)
#define  DI_DI_RTNR_NM_VARMEAN_CONTROL_VADDR                	(0xb8024704)
#define  DI_DI_RTNR_NM_VAR_THD_VADDR                        	(0xb8024708)
#define  DI_DI_RTNR_NM_MARGIN0_VADDR                        	(0xb802470c)
#define  DI_DI_RTNR_NM_MARGIN1_VADDR                        	(0xb8024710)
#define  DI_DI_RTNR_NM_NOISELEVEL_TH0_VADDR                 	(0xb8024714)
#define  DI_DI_RTNR_NM_NOISELEVEL_TH1_VADDR                 	(0xb8024718)
#define  DI_DI_RTNR_NM_NOISELEVEL_TH2_VADDR                 	(0xb802471c)
#define  DI_DI_RTNR_NM_NOISELEVEL_TH3_VADDR                 	(0xb8024720)
#define  DI_DI_RTNR_NM_INFOR1_VADDR                         	(0xb8024724)
#define  DI_DI_RTNR_NM_INFOR2_VADDR                         	(0xb8024728)
#define  DI_DI_RTNR_NM_HIST1_0_VADDR                        	(0xb8024730)
#define  DI_DI_RTNR_NM_HIST1_1_VADDR                        	(0xb8024734)
#define  DI_DI_RTNR_NM_HIST1_2_VADDR                        	(0xb8024738)
#define  DI_DI_RTNR_NM_HIST1_3_VADDR                        	(0xb802473c)
#define  DI_DI_RTNR_NM_HIST1_4_VADDR                        	(0xb8024740)
#define  DI_DI_RTNR_NM_HIST1_5_VADDR                        	(0xb8024744)
#define  DI_DI_RTNR_NM_HIST1_6_VADDR                        	(0xb8024748)
#define  DI_DI_RTNR_NM_HIST1_7_VADDR                        	(0xb802474c)
#define  DI_DI_RTNR_NM_HIST1_8_VADDR                        	(0xb8024750)
#define  DI_DI_RTNR_NM_HIST1_9_VADDR                        	(0xb8024754)
#define  DI_DI_RTNR_NM_HIST1_10_VADDR                       	(0xb8024758)
#define  DI_DI_RTNR_NM_HIST1_11_VADDR                       	(0xb802475c)
#define  DI_DI_RTNR_NM_HIST1_12_VADDR                       	(0xb8024760)
#define  DI_DI_RTNR_NM_HIST1_13_VADDR                       	(0xb8024764)
#define  DI_DI_RTNR_NM_HIST1_14_VADDR                       	(0xb8024768)
#define  DI_DI_RTNR_NM_HIST1_15_VADDR                       	(0xb802476c)
#define  DI_DI_RTNR_NM_HIST2_0_VADDR                        	(0xb8024770)
#define  DI_DI_RTNR_NM_HIST2_1_VADDR                        	(0xb8024774)
#define  DI_DI_RTNR_NM_HIST2_2_VADDR                        	(0xb8024778)
#define  DI_DI_RTNR_NM_HIST2_3_VADDR                        	(0xb802477c)
#define  DI_DI_RTNR_NM_HIST2_4_VADDR                        	(0xb8024780)
#define  DI_DI_RTNR_NM_HIST2_5_VADDR                        	(0xb8024784)
#define  DI_DI_RTNR_NM_HIST2_6_VADDR                        	(0xb8024788)
#define  DI_DI_RTNR_NM_HIST2_7_VADDR                        	(0xb802478c)
#define  DI_DI_RTNR_NM_HIST2_8_VADDR                        	(0xb8024790)
#define  DI_DI_RTNR_NM_HIST2_9_VADDR                        	(0xb8024794)
#define  DI_DI_RTNR_NM_HIST2_10_VADDR                       	(0xb8024798)
#define  DI_DI_RTNR_NM_HIST2_11_VADDR                       	(0xb802479c)
#define  DI_DI_RTNR_NM_HIST2_12_VADDR                       	(0xb80247a0)
#define  DI_DI_RTNR_NM_HIST2_13_VADDR                       	(0xb80247a4)
#define  DI_DI_RTNR_NM_HIST2_14_VADDR                       	(0xb80247a8)
#define  DI_DI_RTNR_NM_HIST2_15_VADDR                       	(0xb80247ac)
#define  DI_DI_RTNR_NM_HIST2VAR_0_VADDR                     	(0xb80247b0)
#define  DI_DI_RTNR_NM_HIST2VAR_1_VADDR                     	(0xb80247b4)
#define  DI_DI_RTNR_NM_HIST2VAR_2_VADDR                     	(0xb80247b8)
#define  DI_DI_RTNR_NM_HIST2VAR_3_VADDR                     	(0xb80247bc)
#define  DI_DI_RTNR_NM_HIST2VAR_4_VADDR                     	(0xb80247c0)
#define  DI_DI_RTNR_NM_HIST2VAR_5_VADDR                     	(0xb80247c4)
#define  DI_DI_RTNR_NM_HIST2VAR_6_VADDR                     	(0xb80247c8)
#define  DI_DI_RTNR_NM_HIST2VAR_7_VADDR                     	(0xb80247cc)
#define  DI_DI_RTNR_NM_HIST2VAR_8_VADDR                     	(0xb80247d0)
#define  DI_DI_RTNR_NM_HIST2VAR_9_VADDR                     	(0xb80247d4)
#define  DI_DI_RTNR_NM_HIST2VAR_10_VADDR                    	(0xb80247d8)
#define  DI_DI_RTNR_NM_HIST2VAR_11_VADDR                    	(0xb80247dc)
#define  DI_DI_RTNR_NM_HIST2VAR_12_VADDR                    	(0xb80247e0)
#define  DI_DI_RTNR_NM_HIST2VAR_13_VADDR                    	(0xb80247e4)
#define  DI_DI_RTNR_NM_HIST2VAR_14_VADDR                    	(0xb80247e8)
#define  DI_DI_RTNR_NM_HIST2VAR_15_VADDR                    	(0xb80247ec)
#define  DI_RTNR_OUTPUT_CLAMP_VADDR                         	(0xb8024800)
#define  DI_DI_SMD_WATERFLAG_CTR1_VADDR                     	(0xb8024804)
#define  DI_DI_SMD_WATERFLAG_CTR2_VADDR                     	(0xb8024808)
#define  DI_DI_SMD_WATERFLAG_CTR3_VADDR                     	(0xb802480c)
#define  DI_DI_SMD_HARDWAREPAN_MODIFY1_VADDR                	(0xb8024810)
#define  DI_DI_SMD_SAMPLING_GMVC_VADDR                      	(0xb8024814)
#define  DI_DI_SMD_SAMPLING_GMVB_VADDR                      	(0xb8024818)
#define  DI_DI_GST_COMPENSATE_VADDR                         	(0xb802481c)
#define  DI_DI_GST_MAXFMV_PART1_VADDR                       	(0xb8024820)
#define  DI_DI_GST_MAXFMV_PART2_VADDR                       	(0xb8024824)
#define  DI_DI_GST_MAXFMV_PART3_VADDR                       	(0xb8024828)
#define  DI_DI_GST_MAXFMV_PART4_VADDR                       	(0xb802482c)
#define  DI_DI_GST_FMV_PAN_COEFF1_VADDR                     	(0xb8024830)
#define  DI_DI_GST_FMV_PAN_COEFF2_VADDR                     	(0xb8024834)
#define  DI_DI_MA_WEAVEMODE_CHECK_VADDR                     	(0xb8024840)
#define  DI_IM_DI_RTNR_HMCNR_STATISTIC_1_VADDR              	(0xb8024844)
#define  DI_IM_DI_RTNR_HMCNR_STATISTIC_2_VADDR              	(0xb8024848)
#define  DI_IM_DI_RTNR_HMCNR_STATISTIC_3_VADDR              	(0xb802484c)
#define  DI_IM_DI_RTNR_HMCNR_STATISTIC_4_VADDR              	(0xb8024850)
#define  DI_IM_DI_RTNR_HMCNR_STATISTIC_5_VADDR              	(0xb8024854)
#define  DI_IM_DI_RTNR_HMCNR_STATISTIC_6_VADDR              	(0xb8024858)
#define  DI_IM_DI_RTNR_MAD_Y_TH2_C_TH2_VADDR                	(0xb802485c)
#define  DI_IM_DI_RTNR_MAD_Y_COUNTER_2_VADDR                	(0xb8024860)
#define  DI_IM_DI_RTNR_MAD_Y_COUNTER_3_VADDR                	(0xb8024864)
#define  DI_IM_DI_RTNR_MAD_U_COUNTER_2_VADDR                	(0xb8024868)
#define  DI_IM_DI_RTNR_MAD_U_COUNTER_3_VADDR                	(0xb802486c)
#define  DI_IM_DI_RTNR_MAD_V_COUNTER_2_VADDR                	(0xb8024870)
#define  DI_IM_DI_RTNR_MAD_V_COUNTER_3_VADDR                	(0xb8024874)
#define  DI_MEMC_P_FILM_CTRL0_VADDR                         	(0xb8024878)
#define  DI_MEMC_P_FILM_FR_NUM_CHK_VADDR                    	(0xb802487c)
#define  DI_MEMC_P_FILM_CTRL1_VADDR                         	(0xb8024880)
#define  DI_MEMC_P_FILM_CTRL2_VADDR                         	(0xb8024884)
#define  DI_MEMC_P_FILM_READ_VADDR                          	(0xb8024888)
#define  DI_MEMC_P_FILM_READ1_VADDR                         	(0xb802488c)
#define  DI_MEMC_P_FILM_READ2_VADDR                         	(0xb8024890)
#define  DI_MEMC_P_FILM_READ3_VADDR                         	(0xb8024894)
#define  DI_MEMC_P_FILM_READ4_VADDR                         	(0xb8024898)
#define  DI_MEMC_P_FILM_CTRL3_VADDR                         	(0xb802489c)
#define  DI_MEMC_P_FILM_CTRL4_VADDR                         	(0xb80248a0)
#define  DI_IM_DI_RTNR_FADING_DETECTOR_VADDR                	(0xb80248b0)
#define  DI_IM_DI_RTNR_FADING_INFO_1_VADDR                  	(0xb80248b4)
#define  DI_IM_DI_RTNR_FADING_INFO_2_VADDR                  	(0xb80248b8)
#define  DI_IM_DI_RTNR_FADING_INFO_3_VADDR                  	(0xb80248bc)
#define  DI_IM_DI_RTNR_FADING_INFO_4_VADDR                  	(0xb80248c0)
#define  DI_IM_DI_RTNR_FADING_INFO_5_VADDR                  	(0xb80248c4)
#define  DI_IM_DI_RTNR_FADING_INFO_6_VADDR                  	(0xb80248c8)
#define  DI_IM_DI_MA_FADING_APPLY_BIAS_VADDR                	(0xb80248cc)
#define  DI_IM_DI_MA_NOISE_APPLY_BIAS_VADDR                 	(0xb80248d0)
#define  DI_IM_DI_MA_VHF_CTRL_VADDR                         	(0xb80248d4)
#define  DI_IM_DI_MA_VHF_CTRL2_VADDR                        	(0xb80248d8)
#define  DI_IM_DI_MA_VHF_CTRL3_VADDR                        	(0xb80248dc)
#define  DI_IM_DI_NINTRA_CONTROL_VADDR                      	(0xb80248e0)
#define  DI_IM_DI_NINTRA_LOWPASS_SOURCE_VADDR               	(0xb80248e4)
#define  DI_IM_DI_NINTRA_SEARCH_DIR_LIMIT_VADDR             	(0xb80248e8)
#define  DI_IM_DI_NINTRA_INTERSECTION_TH_VADDR              	(0xb80248ec)
#define  DI_IM_DI_NINTRA_1ST_2ND_YDIFF_TH_VADDR             	(0xb80248f0)
#define  DI_IM_DI_NINTRA_HIGH_FREQ_LIMIT_VADDR              	(0xb80248f4)
#define  DI_IM_DI_HMC_ME_REFINE_CTRL_1_VADDR                	(0xb8024900)
#define  DI_IM_DI_HMC_ME_REFINE_CTRL_2_VADDR                	(0xb8024904)
#define  DI_IM_DI_HMC_ME_REFINE_CTRL_3_VADDR                	(0xb8024908)
#define  DI_IM_DI_HMC_ME_REFINE_CTRL_4_VADDR                	(0xb802490c)
#define  DI_IM_DI_HMC_ME_REFINE_CTRL_5_VADDR                	(0xb8024910)
#define  DI_IM_NEW_MCNR_CONTROL_VADDR                       	(0xb8024914)
#define  DI_IM_NEW_MCNR_PAN_CONDITION_VADDR                 	(0xb8024918)
#define  DI_IM_NEW_MCNR_WEIGHTING_CONDITION_VADDR           	(0xb802491c)
#define  DI_IM_NEW_MCNR_CLAMPING_VALUE_VADDR                	(0xb8024920)
#define  DI_IM_DI_HME_LINE_STATISTIC_1_VADDR                	(0xb8024924)
#define  DI_IM_DI_HME_LINE_STATISTIC_2_VADDR                	(0xb8024928)
#define  DI_IM_DI_HME_LINE_STATISTIC_3_VADDR                	(0xb802492c)
#define  DI_IM_DI_HME_LINE_STATISTIC_4_VADDR                	(0xb8024930)
#define  DI_IM_DI_HME_LINE_STATISTIC_5_VADDR                	(0xb8024934)
#define  DI_IM_DI_HME_LINE_STATISTIC_6_VADDR                	(0xb8024938)
#define  DI_IM_DI_HME_LINE_STATISTIC_7_VADDR                	(0xb802493c)
#define  DI_IM_DI_HME_LINE_STATISTIC_8_VADDR                	(0xb8024940)
#define  DI_IM_DI_HME_LINE_STATISTIC_9_VADDR                	(0xb8024944)
#define  DI_DI_DDR_CHECKSUM_CTRL_VADDR                      	(0xb802494c)
#define  DI_DI_DDR_CHECKSUM_FLAG_0_VADDR                    	(0xb8024950)
#define  DI_DI_DDR_CHECKSUM_FLAG_1_VADDR                    	(0xb8024954)
#define  DI_DI_DDR_CHECKSUM_FLAG_2_VADDR                    	(0xb8024958)
#define  DI_DI_DDR_CHECKSUM_FLAG_3_VADDR                    	(0xb802495c)
#define  DI_DI_DDR_CHECKSUM_MASK_0_VADDR                    	(0xb8024960)
#define  DI_DI_DDR_CHECKSUM_MASK_1_VADDR                    	(0xb8024964)
#define  DI_DI_DDR_CHECKSUM_MASK_2_VADDR                    	(0xb8024968)
#define  DI_DI_DDR_CHECKSUM_MASK_3_VADDR                    	(0xb802496c)
#define  DI_IM_NEW_MCNR_CONTROL2_VADDR                      	(0xb8024970)
#define  DI_DI_SMD_WATERFLOW_TEETH_CTR_VADDR                	(0xb8024974)
#define  DI_DI_SMD_WATERFLOW_TEETH_COUNT_VADDR              	(0xb8024978)
#define  DI_DI_SMD_MA_MC_WEIGHT_CTR_VADDR                   	(0xb802497c)
#define  DI_DI_SMD_DIAG_EDGE_PROTECT_CTR_VADDR              	(0xb8024980)
#define  DI_DI_SMD_SLOW_MOTION_HANDLE1_VADDR                	(0xb8024984)
#define  DI_DI_SMD_SLOW_MOTION_HANDLE2_VADDR                	(0xb8024988)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_7_VADDR               	(0xb802498c)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_8_VADDR               	(0xb8024990)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_9_VADDR               	(0xb8024994)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_10_VADDR              	(0xb8024998)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_11_VADDR              	(0xb802499c)
#define  DI_DI_SMD_SLOW_MOTION_HANDLE3_VADDR                	(0xb80249a0)
#define  DI_DI_SMD_GMV_PENALTY_CTRL_VADDR                   	(0xb80249a4)
#define  DI_DI_SMD_GMV_PENALTY_CTRL2_VADDR                  	(0xb80249a8)
#define  DI_DI_SMD_RESURRECT_CTRL_VADDR                     	(0xb80249ac)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_12_VADDR              	(0xb8024a00)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_13_VADDR              	(0xb8024a04)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_14_VADDR              	(0xb8024a08)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_15_VADDR              	(0xb8024a0c)
#define  DI_IM_NEW_MCNR_CONTROL3_VADDR                      	(0xb8024a10)
#define  DI_IM_NEW_MCNR_MV_MAD_OFFSET_VADDR                 	(0xb8024a14)
#define  DI_IM_DI_RTNR_K128_MODE_VADDR                      	(0xb8024a18)
#define  DI_IM_DI_RTNR_NEW_SAD_TH_3_VADDR                   	(0xb8024a1c)
#define  DI_IM_DI_RTNR_NEW_SAD_COUNT_TH_2_VADDR             	(0xb8024a20)
#define  DI_IM_DI_RTNR_NEW_STA_MOTION_TH_0_VADDR            	(0xb8024a24)
#define  DI_IM_DI_RTNR_NEW_STA_MOTION_TH_1_VADDR            	(0xb8024a28)
#define  DI_IM_DI_RTNR_NEW_STA_MOTION_TH_3_VADDR            	(0xb8024a2c)
#define  DI_IM_DI_RTNR_NEW_SAD_EDGE_SLOPE_0_4_VADDR         	(0xb8024a30)
#define  DI_IM_DI_RTNR_NEW_SAD_EDGE_SLOPE_4_8_VADDR         	(0xb8024a34)
#define  DI_IM_DI_RTNR_NEW_SAD_NONEDGE_SLOPE_0_4_VADDR      	(0xb8024a38)
#define  DI_IM_DI_RTNR_NEW_SAD_NONEDGE_SLOPE_4_8_VADDR      	(0xb8024a3c)
#define  DI_IM_DI_RTNR_NEW_STA_MOTION_SLOPE_0_4_VADDR       	(0xb8024a40)
#define  DI_IM_DI_RTNR_NEW_STA_MOTION_SLOPE_4_8_VADDR       	(0xb8024a44)
#define  DI_IM_DI_RTNR_NEW_K_80_VADDR                       	(0xb8024a48)
#define  DI_IM_DI_RTNR_NEW_K_REMAIN_0_VADDR                 	(0xb8024a4c)
#define  DI_IM_DI_RTNR_NEW_K_REMAIN_1_VADDR                 	(0xb8024a50)
#define  DI_IM_DI_MA_BLENDING_WEIGHT_VADDR                  	(0xb8024a54)
#define  DI_IM_DI_LOWPASS_FILTER_VADDR                      	(0xb8024a58)
#define  DI_IM_DI_RTNR_BY_Y_RATIO_1_VADDR                   	(0xb8024a5c)
#define  DI_IM_DI_RTNR_BY_Y_RATIO_2_VADDR                   	(0xb8024a60)
#define  DI_IM_DI_RTNR_BY_Y_RATIO_3_VADDR                   	(0xb8024a64)
#define  DI_IM_NEW_MCNR_TMV_DIFF_TH_VADDR                   	(0xb8024a68)
#define  DI_IM_NEW_MCNR_TMV_PENALTY_CTRL_VADDR              	(0xb8024a6c)
#define  DI_IM_NEW_MCNR_TMV_PENALTY_TH_VADDR                	(0xb8024a70)
#define  DI_IM_NEW_MCNR_TMV_GMV_DIFF_TH_VADDR               	(0xb8024a74)
#define  DI_IM_NEW_MCNR_GMV_PENALTY_CTRL_VADDR              	(0xb8024a78)
#define  DI_IM_NEW_MCNR_GMV_PENALTY_TH_VADDR                	(0xb8024a7c)
#define  DI_IM_NEW_MCNR_GMV_HIST_CTRL_VADDR                 	(0xb8024a80)
#define  DI_IM_NEW_MCNR_MV_DEBUG_CTRL_VADDR                 	(0xb8024a84)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_16_VADDR              	(0xb8024a88)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_17_VADDR              	(0xb8024a8c)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_18_VADDR              	(0xb8024a90)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_19_VADDR              	(0xb8024a94)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_20_VADDR              	(0xb8024a98)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_21_VADDR              	(0xb8024a9c)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_22_VADDR              	(0xb8024aa0)
#define  DI_IM_DI_RTNR_MCNR_STATISTIC_23_VADDR              	(0xb8024aa4)
#define  DI_IM_NEW_MCNR_CONTROL4_VADDR                      	(0xb8024aa8)
#define  DI_IM_DI_NINTRA_1ST_2ND_YDIFF_TH_2_VADDR           	(0xb8024aac)
#define  DI_IM_NEW_MCNR_PENALTY_CLAMP_CTRL_VADDR            	(0xb8024ab0)
#define  DI_IM_NEW_MCNR_STATISTIC_BOUNDARY_VADDR            	(0xb8024ab4)
#define  DI_CCDINR_TIMING_MONITOR_CTRL_1_VADDR              	(0xb8024ab8)
#define  DI_CCDINR_TIMING_MONITOR_MULTI_1_VADDR             	(0xb8024abc)
#define  DI_CCDINR_TIMING_MONITOR_COMPARE_TH_1_VADDR        	(0xb8024ac0)
#define  DI_CCDINR_TIMING_MONITOR_GOLDEN_1_VADDR            	(0xb8024ac4)
#define  DI_CCDINR_TIMING_MONITOR_RESULT1_1_VADDR           	(0xb8024ac8)
#define  DI_CCDINR_TIMING_MONITOR_RESULT2_1_VADDR           	(0xb8024acc)
#define  DI_CCDINR_TIMING_MONITOR_RESULT3_1_VADDR           	(0xb8024ad0)
#define  DI_CCDINR_TIMING_MONITOR_RESULT4_1_VADDR           	(0xb8024ad4)
#define  DI_CCDINR_TIMING_MONITOR_MAX_1_VADDR               	(0xb8024ad8)
#define  DI_CCDINR_TIMING_MONITOR_MIN_1_VADDR               	(0xb8024adc)
#define  DI_CCDINR_TIMING_MONITOR_ST_1_VADDR                	(0xb8024ae0)
#define  DI_DI_PQ_CMP_VADDR                                 	(0xb8024b00)
#define  DI_DI_PQ_CMP_PAIR_VADDR                            	(0xb8024b04)
#define  DI_DI_PQ_CMP_BIT_VADDR                             	(0xb8024b08)
#define  DI_DI_PQ_CMP_ENABLE_VADDR                          	(0xb8024b0c)
#define  DI_DI_PQ_CMP_SMOOTH_VADDR                          	(0xb8024b10)
#define  DI_DI_PQ_CMP_ALLOCATE_VADDR                        	(0xb8024b14)
#define  DI_DI_PQ_CMP_POOR_VADDR                            	(0xb8024b18)
#define  DI_DI_PQ_CMP_GUARANTEE_VADDR                       	(0xb8024b1c)
#define  DI_DI_PQ_CMP_BALANCE_VADDR                         	(0xb8024b20)
#define  DI_DI_PQ_CMP_IRQ_EN_VADDR                          	(0xb8024b24)
#define  DI_DI_PQ_CMP_IRQ_ST_VADDR                          	(0xb8024b28)
#define  DI_DI_PQ_CMP_ST_VADDR                              	(0xb8024b2c)
#define  DI_DI_PQ_CMP_QP_ST_VADDR                           	(0xb8024b30)
#define  DI_DI_PQ_CMP_FIFO_ST1_VADDR                        	(0xb8024b34)
#define  DI_DI_PQ_CMP_FIFO_ST2_VADDR                        	(0xb8024b38)
#define  DI_DI_PQ_CMP_LEFT_ST_VADDR                         	(0xb8024b3c)
#define  DI_DI_PQ_CMP_PACKAGE_ST_VADDR                      	(0xb8024b40)
#define  DI_DI_PQ_CMP_CRC_EVEN_G_VADDR                      	(0xb8024b44)
#define  DI_DI_PQ_CMP_CRC_EVEN_R_VADDR                      	(0xb8024b48)
#define  DI_DI_PQ_CMP_CRC_EVEN_B_VADDR                      	(0xb8024b4c)
#define  DI_DI_PQ_CMP_CRC_ODD_G_VADDR                       	(0xb8024b50)
#define  DI_DI_PQ_CMP_CRC_ODD_R_VADDR                       	(0xb8024b54)
#define  DI_DI_PQ_CMP_CRC_ODD_B_VADDR                       	(0xb8024b58)
#define  DI_DI_PQ_DECMP_VADDR                               	(0xb8024b60)
#define  DI_DI_PQ_DECMP_PAIR_VADDR                          	(0xb8024b64)
#define  DI_DI_PQ_DECMP_SAT_EN_VADDR                        	(0xb8024b68)
#define  DI_DI_PQ_DECMP_IRQ_EN_VADDR                        	(0xb8024b6c)
#define  DI_DI_PQ_DECMP_IRQ_ST_VADDR                        	(0xb8024b70)
#define  DI_DI_PQ_DECMP_MARK_EN_VADDR                       	(0xb8024b74)
#define  DI_DI_PQ_DECMP_MARK_COLOR_01_VADDR                 	(0xb8024b78)
#define  DI_DI_PQ_DECMP_MARK_COLOR_23_VADDR                 	(0xb8024b7c)
#define  DI_DI_PQ_DECMP_MARK_COLOR_45_VADDR                 	(0xb8024b80)
#define  DI_DI_PQ_DECMP_MARK_COLOR_67_VADDR                 	(0xb8024b84)
#define  DI_DI_PQ_DECMP_MARK_COLOR_422_VADDR                	(0xb8024b88)
#define  DI_DI_PQ_DECMP_ST_VADDR                            	(0xb8024b8c)
#define  DI_DI_PQ_DECMP_CRC_EVEN_G_VADDR                    	(0xb8024b90)
#define  DI_DI_PQ_DECMP_CRC_EVEN_R_VADDR                    	(0xb8024b94)
#define  DI_DI_PQ_DECMP_CRC_EVEN_B_VADDR                    	(0xb8024b98)
#define  DI_DI_PQ_DECMP_CRC_ODD_G_VADDR                     	(0xb8024b9c)
#define  DI_DI_PQ_DECMP_CRC_ODD_R_VADDR                     	(0xb8024ba0)
#define  DI_DI_PQ_DECMP_CRC_ODD_B_VADDR                     	(0xb8024ba4)
#define  DI_RTNR_MA_ISNR_GETMOTION_MOTIONTH_LOW_VADDR       	(0xb8024ba8)
#define  DI_RTNR_MA_ISNR_GETMOTION_MOTIONTH_MID_VADDR       	(0xb8024bac)
#define  DI_RTNR_MA_ISNR_GETMOTION_MOTIONTH_MID2_VADDR      	(0xb8024bb0)
#define  DI_RTNR_MA_ISNR_GETMOTION_MOTIONTH_HIGH_VADDR      	(0xb8024bb4)
#define  DI_RTNR_MA_ISNR_GETMOTION_EDGESLOPELM_VADDR        	(0xb8024bb8)
#define  DI_RTNR_MA_ISNR_GETMOTION_EDGESLOPEMN_VADDR        	(0xb8024bbc)
#define  DI_RTNR_MA_ISNR_GETMOTION_EDGESLOPENH_VADDR        	(0xb8024bc0)
#define  DI_RTNR_MA_ISNR_GETMOTION_EDGE_TH_VADDR            	(0xb8024bc4)
#define  DI_RTNR_MA_ISNR_GETMOTION_MAIN_VADDR               	(0xb8024bc8)
#define  DI_CCDINR_TIMING_MONITOR_CTRL_VADDR                	(0xb8024bcc)
#define  DI_CCDINR_TIMING_MONITOR_MULTI_VADDR               	(0xb8024bd0)
#define  DI_CCDINR_TIMING_MONITOR_COMPARE_TH_VADDR          	(0xb8024bd4)
#define  DI_CCDINR_TIMING_MONITOR_GOLDEN_VADDR              	(0xb8024bd8)
#define  DI_CCDINR_TIMING_MONITOR_RESULT1_VADDR             	(0xb8024bdc)
#define  DI_CCDINR_TIMING_MONITOR_RESULT2_VADDR             	(0xb8024be0)
#define  DI_CCDINR_TIMING_MONITOR_RESULT3_VADDR             	(0xb8024be4)
#define  DI_CCDINR_TIMING_MONITOR_RESULT4_VADDR             	(0xb8024be8)
#define  DI_CCDINR_TIMING_MONITOR_MAX_VADDR                 	(0xb8024bec)
#define  DI_CCDINR_TIMING_MONITOR_MIN_VADDR                 	(0xb8024bf0)
#define  DI_CCDINR_TIMING_MONITOR_ST_VADDR                  	(0xb8024bf4)
//=============================================================================================
#define  HSD_DITHER_SD_DITHER_CTRL1_VADDR                   	(0xb8023600)
#define  HSD_DITHER_SD_DITHER_TEMPORAL_OFFSET_TAB_1_VADDR   	(0xb8023604)
#define  HSD_DITHER_SD_DITHER_TEMPORAL_OFFSET_TAB_2_VADDR   	(0xb8023608)
#define  HSD_DITHER_DI_HSD_CTRL0_VADDR                      	(0xb802360c)
#define  HSD_DITHER_DI_HSD_SCALE_HOR_FACTOR_VADDR           	(0xb8023610)
#define  HSD_DITHER_DI_HSD_INITIAL_VALUE_VADDR              	(0xb8023614)
#define  HSD_DITHER_DI_HSD_HOR_DELTA1_VADDR                 	(0xb8023618)
#define  HSD_DITHER_DI_HSD_HOR_SEGMENT_VADDR                	(0xb802361c)
#define  HSD_DITHER_DI_HSD_CRC_CTRL_VADDR                   	(0xb8023620)
#define  HSD_DITHER_DI_HSD_CRC_RESULT_LEFT_VADDR            	(0xb8023624)
#define  HSD_DITHER_DI_HSD_CRC_RESULT_VADDR                 	(0xb8023628)
#define  HSD_DITHER_DI_HSD_L_DES_CRC_VADDR                  	(0xb802362c)
#define  HSD_DITHER_DI_HSD_R_DES_CRC_VADDR                  	(0xb8023630)
#define  HSD_DITHER_DI_HSD_CRC_ERR_CNT_VADDR                	(0xb8023634)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C0_VADDR           	(0xb8023638)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C2_VADDR           	(0xb802363c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C4_VADDR           	(0xb8023640)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C6_VADDR           	(0xb8023644)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C8_VADDR           	(0xb8023648)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C10_VADDR          	(0xb802364c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C12_VADDR          	(0xb8023650)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C14_VADDR          	(0xb8023654)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C16_VADDR          	(0xb8023658)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C18_VADDR          	(0xb802365c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C20_VADDR          	(0xb8023660)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C22_VADDR          	(0xb8023664)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C24_VADDR          	(0xb8023668)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C26_VADDR          	(0xb802366c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C28_VADDR          	(0xb8023670)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB1_C30_VADDR          	(0xb8023674)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C0_VADDR           	(0xb8023678)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C2_VADDR           	(0xb802367c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C4_VADDR           	(0xb8023680)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C6_VADDR           	(0xb8023684)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C8_VADDR           	(0xb8023688)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C10_VADDR          	(0xb802368c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C12_VADDR          	(0xb8023690)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C14_VADDR          	(0xb8023694)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C16_VADDR          	(0xb8023698)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C18_VADDR          	(0xb802369c)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C20_VADDR          	(0xb80236a0)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C22_VADDR          	(0xb80236a4)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C24_VADDR          	(0xb80236a8)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C26_VADDR          	(0xb80236ac)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C28_VADDR          	(0xb80236b0)
#define  HSD_DITHER_DI_UZD_FIR_COEF_TAB2_C30_VADDR          	(0xb80236b4)
#define  HSD_DITHER_DI_UZD_DB_CTRL_VADDR                    	(0xb80236b8)
//=============================================================================================
#define  IDCTI_I_DCTI_CTRL_1_VADDR                          	(0xb80231d4)
#define  IDCTI_I_DCTI_CTRL_2_VADDR                          	(0xb80231d8)
#define  IDCTI_I_DCTI_CTRL_3_VADDR                          	(0xb80231dc)
#define  IDCTI_I_DCTI_CTRL_4_VADDR                          	(0xb80231e0)
#define  IDCTI_I_DCTI_CTRL_5_VADDR                          	(0xb80231e4)
#define  IDCTI_I_DCTI_CTRL_6_VADDR                          	(0xb80231e8)
#define  IDCTI_I_DCTI_CTRL_7_VADDR                          	(0xb80231ec)
#define  IDCTI_I_DCTI_CTRL_8_VADDR                          	(0xb80231f0)
#define  IDCTI_I_DCTI_CTRL_9_VADDR                          	(0xb80231f4)
#define  IDCTI_I_DCTI_CTRL_10_VADDR                         	(0xb80231f8)
//=============================================================================================
#define  IEDGE_SMOOTH_EDGESMOOTH_EX_CTRL_VADDR              	(0xb8025100)
#define  IEDGE_SMOOTH_EDGESMOOTH_EX_CTRL2_VADDR             	(0xb8025104)
#define  IEDGE_SMOOTH_EDGESMOOTH_EX_CTRL3_VADDR             	(0xb8025108)
#define  IEDGE_SMOOTH_MIXER_CTRL_VADDR                      	(0xb802510c)
#define  IEDGE_SMOOTH_EDGESMOOTH_EXTENSION_VADDR            	(0xb8025110)
#define  IEDGE_SMOOTH_EDGESMOOTH_EXT_ANGLE_VADDR            	(0xb802511c)
#define  IEDGE_SMOOTH_DEMO_WINDOW_CTRL0_VADDR               	(0xb8025120)
#define  IEDGE_SMOOTH_DEMO_WINDOW_CTRL1_VADDR               	(0xb8025124)
#define  IEDGE_SMOOTH_PRELPF_CTRL_VADDR                     	(0xb8025128)
#define  IEDGE_SMOOTH_DLTI2D_CTRL_VADDR                     	(0xb802512c)
#define  IEDGE_SMOOTH_EDGESMOOTH_MESS_DIRECTION1_VADDR      	(0xb8025130)
#define  IEDGE_SMOOTH_EDGESMOOTH_MESS_DIRECTION2_VADDR      	(0xb8025134)
#define  IEDGE_SMOOTH_EDGESMOOTH_BLEND_WEIGHT_LPF_VADDR     	(0xb8025138)
#define  IEDGE_SMOOTH_EDGESMOOTH_UNSTABLE_AREA_VADDR        	(0xb802513c)
#define  IEDGE_SMOOTH_SPNR_PORCH_MEAS_VADDR                 	(0xb8025144)
#define  IEDGE_SMOOTH_SPNR_BISR_STATUS_VADDR                	(0xb8025148)
#define  IEDGE_SMOOTH_SPNR_DRF_FAIL_VADDR                   	(0xb802514c)
#define  IEDGE_SMOOTH_SPNR_DVS0_VADDR                       	(0xb8025150)
#define  IEDGE_SMOOTH_VFILTER_0_VADDR                       	(0xb8025154)
#define  IEDGE_SMOOTH_VFILTER_1_VADDR                       	(0xb8025158)
#define  IEDGE_SMOOTH_VFILTER_2_VADDR                       	(0xb802515c)
#define  IEDGE_SMOOTH_VFILTER_3_VADDR                       	(0xb8025160)
#define  IEDGE_SMOOTH_VFILTER_4_VADDR                       	(0xb8025164)
#define  IEDGE_SMOOTH_VFILTER_5_VADDR                       	(0xb8025168)
#define  IEDGE_SMOOTH_VFILTER_6_VADDR                       	(0xb802516c)
#define  IEDGE_SMOOTH_EDSM_DB_CTRL_VADDR                    	(0xb8025170)
#define  IEDGE_SMOOTH_VFILTER_7_VADDR                       	(0xb8025174)
#define  IEDGE_SMOOTH_VFILTER_8_VADDR                       	(0xb8025178)
#define  IEDGE_SMOOTH_VFILTER_9_VADDR                       	(0xb802517c)
#define  IEDGE_SMOOTH_FORMAT_CONVERT_VADDR                  	(0xb8025180)
#define  IEDGE_SMOOTH_MOTION_WEIGHT_1_VADDR                 	(0xb8025188)
#define  IEDGE_SMOOTH_MOTION_WEIGHT_2_VADDR                 	(0xb802518c)
#define  IEDGE_SMOOTH_MOTION_WEIGHT_3_VADDR                 	(0xb8025190)
#define  IEDGE_SMOOTH_MOTION_WEIGHT_4_VADDR                 	(0xb8025194)
#define  IEDGE_SMOOTH_WEIGHT_MODE_VADDR                     	(0xb8025198)
#define  IEDGE_SMOOTH_ENG_CLAMP_VADDR                       	(0xb802519c)
#define  IEDGE_SMOOTH_MOTION_TEETH_GAIN_VADDR               	(0xb80251a0)
#define  IEDGE_SMOOTH_MVF_DMA_DAT_FORMAT_VADDR              	(0xb80251a4)
#define  IEDGE_SMOOTH_MVF_DATMEMORYSTART_S0_ADD0_VADDR      	(0xb80251a8)
#define  IEDGE_SMOOTH_MVF_DATMEMORYSTART_S0_ADD1_VADDR      	(0xb80251ac)
#define  IEDGE_SMOOTH_MVF_DATMEMORYSTART_S0_ADD2_VADDR      	(0xb80251b0)
#define  IEDGE_SMOOTH_MVF_DATMEMORYSTART_S1ADD0_VADDR       	(0xb80251b4)
#define  IEDGE_SMOOTH_MVF_DATMEMORYSTART_S1_ADD1_VADDR      	(0xb80251b8)
#define  IEDGE_SMOOTH_MVF_DATMEMORYSTART_S1_ADD2_VADDR      	(0xb80251bc)
#define  IEDGE_SMOOTH_MVF_DDR_DMA_WTLENNUM_VADDR            	(0xb80251c0)
#define  IEDGE_SMOOTH_MVF_DDR_DATDMA_RM_VADDR               	(0xb80251c4)
#define  IEDGE_SMOOTH_MVF_WRRD_BOUNDARYADDR1_VADDR          	(0xb80251c8)
#define  IEDGE_SMOOTH_MVF_WRRD_BOUNDARYADDR2_VADDR          	(0xb80251cc)
#define  IEDGE_SMOOTH_MVF_DMA_ERR_STATUS_VADDR              	(0xb80251d0)
#define  IEDGE_SMOOTH_MVF_DMA_WORK_STATUS_VADDR             	(0xb80251d4)
#define  IEDGE_SMOOTH_MVF_BIST_FAIL_VADDR                   	(0xb80251d8)
#define  IEDGE_SMOOTH_MVF_DRF_FAIL_VADDR                    	(0xb80251dc)
#define  IEDGE_SMOOTH_MVF_BIST_RME_VADDR                    	(0xb80251e0)
#define  IEDGE_SMOOTH_MVF_BIST_RM_VADDR                     	(0xb80251e4)
#define  IEDGE_SMOOTH_MVF_RDMA_NUM_VADDR                    	(0xb80251e8)
#define  IEDGE_SMOOTH_MVF_RDMA_NUM_ERR_VADDR                	(0xb80251ec)
//=============================================================================================
#define  IPQ_DECONTOUR_DE_CONTOUR_CTRL_VADDR                	(0xb8025700)
#define  IPQ_DECONTOUR_DE_CONTOUR_CONTRAST_VADDR            	(0xb8025704)
#define  IPQ_DECONTOUR_DE_CONTOUR_NEIGHBOR_DIFF_VADDR       	(0xb8025708)
#define  IPQ_DECONTOUR_DE_CONTOUR_THRESHOLD_VADDR           	(0xb802570c)
#define  IPQ_DECONTOUR_DE_CONTOUR_COUNTER_VADDR             	(0xb8025714)
#define  IPQ_DECONTOUR_DE_CONTOUR_AVFILTER_COUNTER_VADDR    	(0xb8025718)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST0_VADDR               	(0xb802571c)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST1_VADDR               	(0xb8025720)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST2_VADDR               	(0xb8025724)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST3_VADDR               	(0xb8025728)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST4_VADDR               	(0xb802572c)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST5_VADDR               	(0xb8025730)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST6_VADDR               	(0xb8025734)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST7_VADDR               	(0xb8025738)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST8_VADDR               	(0xb802573c)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST9_VADDR               	(0xb8025740)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST10_VADDR              	(0xb8025744)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST11_VADDR              	(0xb8025748)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST12_VADDR              	(0xb802574c)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST13_VADDR              	(0xb8025750)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST14_VADDR              	(0xb8025754)
#define  IPQ_DECONTOUR_DE_CONTOUR_HIST15_VADDR              	(0xb8025758)
#define  IPQ_DECONTOUR_DE_CONTOUR_DB_REG_CTL_VADDR          	(0xb802575c)
//=============================================================================================
#define  MAIN_DITHER_I_MAIN_DITHER_CTRL1_VADDR              	(0xb8022600)
#define  MAIN_DITHER_I_MAIN_DITHER_SEQ_R_00_15_VADDR        	(0xb8022604)
#define  MAIN_DITHER_I_MAIN_DITHER_SEQ_R_16_31_VADDR        	(0xb8022608)
#define  MAIN_DITHER_I_MAIN_DITHER_SEQ_G_00_07_VADDR        	(0xb802260c)
#define  MAIN_DITHER_I_MAIN_DITHER_SEQ_G_16_31_VADDR        	(0xb8022610)
#define  MAIN_DITHER_I_MAIN_DITHER_SEQ_B_00_15_VADDR        	(0xb8022614)
#define  MAIN_DITHER_I_MAIN_DITHER_SEQ_B_16_31_VADDR        	(0xb8022618)
#define  MAIN_DITHER_I_MAIN_DITHER_TB1_R_00_VADDR           	(0xb802261c)
#define  MAIN_DITHER_I_MAIN_DITHER_TB1_R_02_VADDR           	(0xb8022620)
#define  MAIN_DITHER_I_MAIN_DITHER_TB1_G_00_VADDR           	(0xb8022624)
#define  MAIN_DITHER_I_MAIN_DITHER_TB1_G_02_VADDR           	(0xb8022628)
#define  MAIN_DITHER_I_MAIN_DITHER_TB1_B_00_VADDR           	(0xb802262c)
#define  MAIN_DITHER_I_MAIN_DITHER_TB1_B_02_VADDR           	(0xb8022630)
#define  MAIN_DITHER_I_MAIN_DITHER_TEMP_TB1_VADDR           	(0xb8022634)
#define  MAIN_DITHER_I_MAIN_DITHER_TB2_R_00_VADDR           	(0xb8022638)
#define  MAIN_DITHER_I_MAIN_DITHER_TB2_R_02_VADDR           	(0xb802263c)
#define  MAIN_DITHER_I_MAIN_DITHER_TB2_G_00_VADDR           	(0xb8022640)
#define  MAIN_DITHER_I_MAIN_DITHER_TB2_G_02_VADDR           	(0xb8022644)
#define  MAIN_DITHER_I_MAIN_DITHER_TB2_B_00_VADDR           	(0xb8022648)
#define  MAIN_DITHER_I_MAIN_DITHER_TB2_B_02_VADDR           	(0xb802264c)
#define  MAIN_DITHER_I_MAIN_DITHER_TEMP_TB2_VADDR           	(0xb8022650)
#define  MAIN_DITHER_I_MAIN_DITHER_LR_CRC_CTRL_VADDR        	(0xb8022660)
#define  MAIN_DITHER_I_MAIN_DITHER_CRC_L_RESULT_VADDR       	(0xb8022664)
#define  MAIN_DITHER_I_MAIN_DITHER_CRC_R_RESULT_VADDR       	(0xb8022668)
//=============================================================================================
#define  MPEGNR_ICH1_BLEND_NR_HOR_STEP_VADDR                	(0xb8023820)
#define  MPEGNR_ICH1_MPEGNR1_VADDR                          	(0xb8023824)
#define  MPEGNR_ICH1_MPEGNR_UB_DELTA1_VADDR                 	(0xb8023828)
#define  MPEGNR_ICH1_MPEGNR_UB_DELTA2_VADDR                 	(0xb802382c)
#define  MPEGNR_ICH1_MPEGNR_UB_CEN_TH_VADDR                 	(0xb8023830)
#define  MPEGNR_ICH1_MPEGNR2_VADDR                          	(0xb8023834)
#define  MPEGNR_ICH1_HIST_BLKING_HOR_RANGE_VADDR            	(0xb8023840)
#define  MPEGNR_ICH1_HIST_BLKING_VER_RANGE_VADDR            	(0xb8023844)
#define  MPEGNR_ICH1_MPEGSTART_VADDR                        	(0xb8023848)
#define  MPEGNR_ICH1_CNTHOR_00_VADDR                        	(0xb802384c)
#define  MPEGNR_ICH1_CNTHOR_01_VADDR                        	(0xb8023850)
#define  MPEGNR_ICH1_CNTHOR_02_VADDR                        	(0xb8023854)
#define  MPEGNR_ICH1_CNTHOR_03_VADDR                        	(0xb8023858)
#define  MPEGNR_ICH1_DET_HIST_HOR_STEP_VADDR                	(0xb802385c)
#define  MPEGNR_ICH1_DET_HIST_HOR_THD_VADDR                 	(0xb8023860)
#define  MPEGNR_ICH1_DET_HIST_HOR_DBG_VADDR                 	(0xb8023864)
#define  MPEGNR_FSYNC_GENERAL_CTRL1_VADDR                   	(0xb80238a0)
#define  MPEGNR_FSYNC_GENERAL_CTRL2_VADDR                   	(0xb80238a4)
#define  MPEGNR_FSYNC_GENERAL_CTRL3_VADDR                   	(0xb80238a8)
#define  MPEGNR_FSYNC_GENERAL_CTRL4_VADDR                   	(0xb80238ac)
#define  MPEGNR_ICH1_ACCESSDATA_CTRL_PK_VADDR               	(0xb80238b0)
#define  MPEGNR_ICH1_ACCESSDATA_POSCTRL_PK_VADDR            	(0xb80238b4)
#define  MPEGNR_ICH1_READDATA_DATA_Y1_PK_VADDR              	(0xb80238b8)
#define  MPEGNR_ICH1_READDATA_DATA_Y2_PK_VADDR              	(0xb80238bc)
#define  MPEGNR_ICH1_READDATA_DATA_C1_PK_VADDR              	(0xb80238c0)
#define  MPEGNR_ICH1_READDATA_DATA_C2_PK_VADDR              	(0xb80238c4)
#define  MPEGNR_ICH1_READDATA_DATA_C3_PK_VADDR              	(0xb80238c8)
#define  MPEGNR_ICH1_READDATA_DATA_C4_PK_VADDR              	(0xb80238cc)
#define  MPEGNR_ICH1_WRITEDATA_DATA_PK_VADDR                	(0xb80238d0)
#define  MPEGNR_ICH1_CNTHOR0_VADDR                          	(0xb80238dc)
#define  MPEGNR_ICH1_CNTHOR1_VADDR                          	(0xb80238e0)
#define  MPEGNR_ICH1_CNTHOR2_VADDR                          	(0xb80238e4)
#define  MPEGNR_ICH1_CNTHOR3_VADDR                          	(0xb80238e8)
#define  MPEGNR_ICH1_CNTHOR4_VADDR                          	(0xb80238ec)
#define  MPEGNR_ICH1_CNTHOR5_VADDR                          	(0xb80238f0)
#define  MPEGNR_ICH1_CNTHOR6_VADDR                          	(0xb80238f4)
#define  MPEGNR_ICH1_CNTHOR7_VADDR                          	(0xb80238f8)
#define  MPEGNR_ICH1_GENERAL_DB_CTRL_VADDR                  	(0xb80238fc)
//=============================================================================================
#define  NR_DCH1_DEBUGMODE_VADDR                            	(0xb8025000)
#define  NR_DCH1_CP_CTRL_VADDR                              	(0xb8025004)
#define  NR_DCH1_IMPULSE_THL_VADDR                          	(0xb8025008)
#define  NR_DCH1_IMPULSE_SMOOTHTHL_VADDR                    	(0xb802500c)
#define  NR_DCH1_SPATIAL_THL_VADDR                          	(0xb8025010)
#define  NR_DCH1_SPATIAL_THL2_VADDR                         	(0xb8025014)
#define  NR_DCH1_SPATIAL_WEIGHT_VADDR                       	(0xb8025018)
#define  NR_DCH1_LOCAL_VAR1_VADDR                           	(0xb8025020)
#define  NR_DCH1_LOCAL_VAR2_VADDR                           	(0xb8025024)
#define  NR_DCH1_MPEGNR1_VADDR                              	(0xb802502c)
#define  NR_DCH1_NOISELEVEL1_VADDR                          	(0xb8025030)
#define  NR_DCH1_NOISELEVEL2_VADDR                          	(0xb8025034)
#define  NR_DCH1_MASK1_CTRL1_VADDR                          	(0xb8025038)
#define  NR_DCH1_MASK1_CTRL2_VADDR                          	(0xb802503c)
#define  NR_DCH1_MASK2_CTRL1_VADDR                          	(0xb8025040)
#define  NR_DCH1_MASK2_CTRL2_VADDR                          	(0xb8025044)
#define  NR_DCH1_MASK3_CTRL1_VADDR                          	(0xb8025048)
#define  NR_DCH1_MASK3_CTRL2_VADDR                          	(0xb802504c)
#define  NR_DCH1_MASK_SHIFT_CTRL1_VADDR                     	(0xb8025050)
#define  NR_DCH1_MASK_SHIFT_CTRL2_VADDR                     	(0xb8025054)
#define  NR_CURVE_MAPPING_CTRL_VADDR                        	(0xb8025060)
#define  NR_CURVE_MAPPING_STEP_0_VADDR                      	(0xb8025064)
#define  NR_CURVE_MAPPING_STEP_1_VADDR                      	(0xb8025068)
#define  NR_CURVE_MAPPING_STEP_2_VADDR                      	(0xb802506c)
#define  NR_CURVE_MAPPING_STEP_3_VADDR                      	(0xb8025070)
#define  NR_CURVE_MAPPING_W1_1_VADDR                        	(0xb8025074)
#define  NR_CURVE_MAPPING_W1_2_VADDR                        	(0xb8025078)
#define  NR_CURVE_MAPPING_W1_3_VADDR                        	(0xb802507c)
#define  NR_CURVE_MAPPING_W2_1_VADDR                        	(0xb8025080)
#define  NR_CURVE_MAPPING_W2_2_VADDR                        	(0xb8025084)
#define  NR_CURVE_MAPPING_W2_3_VADDR                        	(0xb8025088)
#define  NR_SNR_DB_CTRL_VADDR                               	(0xb802508c)
#define  NR_MOSQUITO_CTRL_VADDR                             	(0xb8025090)
#define  NR_MOSQUITO_NR_KEEP_EDGE_CTRL_VADDR                	(0xb8025094)
#define  NR_MOSQUITO_NR_LEVEL_CTRL_VADDR                    	(0xb8025098)
#define  NR_MOSQUITO_NR_LEVEL_CTRL_1_VADDR                  	(0xb802509c)
#define  NR_MOSQUITO_NR_DECAY_CTRL_1_VADDR                  	(0xb80250a8)
#define  NR_NEW_LPF_NEARBY_CTRL_VADDR                       	(0xb80250ac)
#define  NR_TYPE_DETECT_CTRL0_VADDR                         	(0xb80250b0)
#define  NR_TYPE_DETECT_CTRL1_VADDR                         	(0xb80250b4)
#define  NR_LINE_KEEP_CTRL0_VADDR                           	(0xb80250b8)
#define  NR_LINE_KEEP_CTRL1_VADDR                           	(0xb80250bc)
#define  NR_UV_MODIFIED_MOSQUITO_EDGE_CTRL0_VADDR           	(0xb80250c0)
#define  NR_UV_MODIFIED_MOSQUITO_EDGE_CTRL1_VADDR           	(0xb80250c4)
#define  NR_SPNR_ACT_LENGTH_VADDR                           	(0xb80250c8)
#define  NR_MNR_LEVEL_HISTOGRAM_CTRL_0_VADDR                	(0xb8025508)
#define  NR_MNR_LEVEL_HISTOGRAM_CTRL_1_VADDR                	(0xb802550c)
#define  NR_MNR_LEVEL_HISTOGRAM_CTRL_2_VADDR                	(0xb8025510)
#define  NR_MNR_LEVEL_HISTOGRAM_CTRL_3_VADDR                	(0xb8025514)
#define  NR_MNR_LEVEL_HISTOGRAM_CTRL_4_VADDR                	(0xb8025518)
#define  NR_MNR_LEVEL_HISTOGRAM_DATA_0_VADDR                	(0xb802551c)
#define  NR_MNR_LEVEL_HISTOGRAM_DATA_1_VADDR                	(0xb8025520)
#define  NR_MNR_LEVEL_HISTOGRAM_DATA_2_VADDR                	(0xb8025524)
#define  NR_MNR_LEVEL_HISTOGRAM_DATA_3_VADDR                	(0xb8025528)
#define  NR_MAXMIN_HISTOGRAM_CTRL_0_VADDR                   	(0xb8025530)
#define  NR_MAXMIN_HISTOGRAM_CTRL_1_VADDR                   	(0xb8025534)
#define  NR_MAXMIN_HISTOGRAM_CTRL_2_VADDR                   	(0xb8025538)
#define  NR_MAXMIN_HISTOGRAM_DATA_0_VADDR                   	(0xb802553c)
#define  NR_MAXMIN_HISTOGRAM_DATA_1_VADDR                   	(0xb8025540)
#define  NR_EDGE_FILTER_VADDR                               	(0xb8025544)
#define  NR_MOTION_WEIGHT_CTRL_VADDR                        	(0xb8025548)
#define  NR_MOTION_WEIGHT1_1_VADDR                          	(0xb802554c)
#define  NR_MOTION_WEIGHT1_2_VADDR                          	(0xb8025550)
#define  NR_MOTION_WEIGHT1_3_VADDR                          	(0xb8025554)
#define  NR_MOTION_WEIGHT1_4_VADDR                          	(0xb8025558)
#define  NR_MOTION_WEIGHT2_1_VADDR                          	(0xb802555c)
#define  NR_MOTION_WEIGHT2_2_VADDR                          	(0xb8025560)
#define  NR_MOTION_WEIGHT2_3_VADDR                          	(0xb8025564)
#define  NR_MOTION_WEIGHT2_4_VADDR                          	(0xb8025568)
#define  NR_SNR_TIMING_MONITOR_CTRL_VADDR                   	(0xb802556c)
#define  NR_SNR_TIMING_MONITOR_MULTI_VADDR                  	(0xb8025570)
#define  NR_SNR_TIMING_MONITOR_COMPARE_TH_VADDR             	(0xb8025574)
#define  NR_SNR_TIMING_MONITOR_GOLDEN_VADDR                 	(0xb8025578)
#define  NR_SNR_TIMING_MONITOR_RESULT1_VADDR                	(0xb802557c)
#define  NR_SNR_TIMING_MONITOR_RESULT2_VADDR                	(0xb8025580)
#define  NR_SNR_TIMING_MONITOR_RESULT3_VADDR                	(0xb8025584)
#define  NR_SNR_TIMING_MONITOR_RESULT4_VADDR                	(0xb8025588)
#define  NR_SNR_TIMING_MONITOR_MAX_VADDR                    	(0xb802558c)
#define  NR_SNR_TIMING_MONITOR_MIN_VADDR                    	(0xb8025590)
#define  NR_SNR_TIMING_MONITOR_ST_VADDR                     	(0xb8025594)
//=============================================================================================
#define  PEAKING_ICH1_PEAKING_FILTER_VADDR                  	(0xb8023100)
#define  PEAKING_ICH1_PEAKING_GAIN_VADDR                    	(0xb8023104)
#define  PEAKING_ICH1_PEAKING_BOUND_VADDR                   	(0xb8023108)
#define  PEAKING_ICH2_PEAKING_FILTER_VADDR                  	(0xb802310c)
#define  PEAKING_ICH2_PEAKING_GAIN_VADDR                    	(0xb8023110)
#define  PEAKING_ICH2_PEAKING_BOUND_VADDR                   	(0xb8023114)
#define  PEAKING_I_DLTI_CTRL_VADDR                          	(0xb8023170)
#define  PEAKING_ICH1_DLTI_TH_VADDR                         	(0xb8023174)
#define  PEAKING_ICH1_DLTI_C0_VADDR                         	(0xb8023178)
#define  PEAKING_ICH1_DLTI_C2_VADDR                         	(0xb802317c)
#define  PEAKING_ICH1_DLTI_C4_VADDR                         	(0xb8023180)
//=============================================================================================
#define  PROFILE_ICH1_HIST_PROFILE_CTRL_VADDR               	(0xb8023400)
#define  PROFILE_ICH1_HIST_PROFILE_SIZE_VADDR               	(0xb8023404)
#define  PROFILE_ICH1_HIST_PROFILE_STARTH_VADDR             	(0xb8023408)
#define  PROFILE_ICH1_HIST_PROFILE_STARTV_VADDR             	(0xb802340c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_00_VADDR            	(0xb8023410)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_01_VADDR            	(0xb8023414)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_02_VADDR            	(0xb8023418)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_03_VADDR            	(0xb802341c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_04_VADDR            	(0xb8023420)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_05_VADDR            	(0xb8023424)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_06_VADDR            	(0xb8023428)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_07_VADDR            	(0xb802342c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_08_VADDR            	(0xb8023430)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_09_VADDR            	(0xb8023434)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_10_VADDR            	(0xb8023438)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_11_VADDR            	(0xb802343c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_12_VADDR            	(0xb8023440)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_13_VADDR            	(0xb8023444)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_14_VADDR            	(0xb8023448)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_15_VADDR            	(0xb802344c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_16_VADDR            	(0xb8023450)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_17_VADDR            	(0xb8023454)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_18_VADDR            	(0xb8023458)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_19_VADDR            	(0xb802345c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_20_VADDR            	(0xb8023460)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_21_VADDR            	(0xb8023464)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_22_VADDR            	(0xb8023468)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_23_VADDR            	(0xb802346c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_24_VADDR            	(0xb8023470)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_25_VADDR            	(0xb8023474)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_26_VADDR            	(0xb8023478)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_27_VADDR            	(0xb802347c)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_28_VADDR            	(0xb8023480)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_29_VADDR            	(0xb8023484)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_30_VADDR            	(0xb8023488)
#define  PROFILE_ICH1_HIST_PROFILE_DATA_31_VADDR            	(0xb802348c)
#define  PROFILE_ICH1_HIST_PROFILE_DIFF_VADDR               	(0xb8023490)
#define  PROFILE_ICH1_HIST_PROFILE_DIFF_TH_VADDR            	(0xb8023494)
#define  PROFILE_ICH1_HIST_PROFILE_DIFF_BIN_L_VADDR         	(0xb8023498)
#define  PROFILE_ICH1_HIST_PROFILE_DIFF_BIN_M_VADDR         	(0xb802349c)
#define  PROFILE_ICH1_HIST_PROFILE_DIFF_BIN_H_VADDR         	(0xb80234a0)
#define  PROFILE_ICH1_HIST_PROFILE2_CTRL_VADDR              	(0xb80234a4)
#define  PROFILE_ICH1_HIST_PROFILE2_SIZE_VADDR              	(0xb80234a8)
#define  PROFILE_ICH1_HIST_PROFILE2_STARTH_VADDR            	(0xb80234ac)
#define  PROFILE_ICH1_HIST_PROFILE2_STARTV_VADDR            	(0xb80234b0)
#define  PROFILE_ICH1_HIST_PROFILE2_DIFF_VADDR              	(0xb80234b4)
#define  PROFILE_ICH1_HIST_PROFILE2_DIFF_TH_VADDR           	(0xb80234b8)
#define  PROFILE_ICH1_HIST_PROFILE2_DIFF_BIN_L_VADDR        	(0xb80234bc)
#define  PROFILE_ICH1_HIST_PROFILE2_DIFF_BIN_M_VADDR        	(0xb80234c0)
#define  PROFILE_ICH1_HIST_PROFILE2_DIFF_BIN_H_VADDR        	(0xb80234c4)
#define  PROFILE_SRCDET_CONTROL_VADDR                       	(0xb8023700)
#define  PROFILE_SRCDET_TSH_STEP_THL_VADDR                  	(0xb8023704)
#define  PROFILE_SRCDET_TSH_STEP_MAX_VADDR                  	(0xb8023708)
#define  PROFILE_SRCDET_TSH_STEP_MIN_VADDR                  	(0xb802370c)
#define  PROFILE_SRCDET_TSH_HIST01_VADDR                    	(0xb8023710)
#define  PROFILE_SRCDET_TSH_HIST02_VADDR                    	(0xb8023714)
#define  PROFILE_SRCDET_TSH_HIST03_VADDR                    	(0xb8023718)
#define  PROFILE_SRCDET_TSH_HIST04_VADDR                    	(0xb802371c)
#define  PROFILE_SRCDET_TSH_HIST05_VADDR                    	(0xb8023720)
#define  PROFILE_SRCDET_TSH_HIST06_VADDR                    	(0xb8023724)
#define  PROFILE_SRCDET_TSH_HIST07_VADDR                    	(0xb8023728)
#define  PROFILE_SRCDET_TSH_HIST08_VADDR                    	(0xb802372c)
#define  PROFILE_SRCDET_TSH_HIST09_VADDR                    	(0xb8023730)
#define  PROFILE_SRCDET_TSH_HIST10_VADDR                    	(0xb8023734)
#define  PROFILE_SRCDET_TSH_HIST11_VADDR                    	(0xb8023738)
#define  PROFILE_SRCDET_TSH_HIST12_VADDR                    	(0xb802373c)
#define  PROFILE_SRCDET_TSH_HIST13_VADDR                    	(0xb8023740)
#define  PROFILE_SRCDET_TSH_HIST14_VADDR                    	(0xb8023744)
#define  PROFILE_SRCDET_TSH_HIST15_VADDR                    	(0xb8023748)
#define  PROFILE_SRCDET_TSH_HIST16_VADDR                    	(0xb802374c)
#define  PROFILE_SRCDET_TSH_HIST17_VADDR                    	(0xb8023750)
#define  PROFILE_SRCDET_TSH_HIST18_VADDR                    	(0xb8023754)
#define  PROFILE_SRCDET_TSH_HIST19_VADDR                    	(0xb8023758)
#define  PROFILE_SRCDET_TSH_HIST20_VADDR                    	(0xb802375c)
#define  PROFILE_SRCDET_PMH_HIST0_VADDR                     	(0xb8023760)
#define  PROFILE_SRCDET_PMH_HIST1_VADDR                     	(0xb8023764)
#define  PROFILE_SRCDET_PMH_HIST2_VADDR                     	(0xb8023768)
#define  PROFILE_SRCDET_PMH_HIST3_VADDR                     	(0xb802376c)
#define  PROFILE_SRCDET_PMH_HIST4_VADDR                     	(0xb8023770)
#define  PROFILE_SRCDET_PMH_HIST5_VADDR                     	(0xb8023774)
#define  PROFILE_ICH1_HIST_PROFILE3_CTRL_VADDR              	(0xb8023780)
#define  PROFILE_ICH1_HIST_PROFILE3_SIZE_VADDR              	(0xb8023784)
#define  PROFILE_ICH1_HIST_PROFILE3_STARTH_VADDR            	(0xb8023788)
#define  PROFILE_ICH1_HIST_PROFILE3_STARTV_VADDR            	(0xb802378c)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_00_VADDR           	(0xb8023790)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_01_VADDR           	(0xb8023794)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_02_VADDR           	(0xb8023798)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_03_VADDR           	(0xb802379c)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_04_VADDR           	(0xb80237a0)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_05_VADDR           	(0xb80237a4)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_06_VADDR           	(0xb80237a8)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_07_VADDR           	(0xb80237ac)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_08_VADDR           	(0xb80237b0)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_09_VADDR           	(0xb80237b4)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_10_VADDR           	(0xb80237b8)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_11_VADDR           	(0xb80237bc)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_12_VADDR           	(0xb80237c0)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_13_VADDR           	(0xb80237c4)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_14_VADDR           	(0xb80237c8)
#define  PROFILE_ICH1_HIST_PROFILE3_DATA_15_VADDR           	(0xb80237cc)
#define  PROFILE_ICH1_HIST_PROFILE3_DIFF_VADDR              	(0xb80237d0)
#define  PROFILE_ICH1_HIST_PROFILE3_DIFF_TH_VADDR           	(0xb80237d4)
#define  PROFILE_ICH1_HIST_PROFILE3_DIFF_BIN_L_VADDR        	(0xb80237d8)
#define  PROFILE_ICH1_HIST_PROFILE3_DIFF_BIN_M_VADDR        	(0xb80237dc)
#define  PROFILE_ICH1_HIST_PROFILE3_DIFF_BIN_H_VADDR        	(0xb80237e0)
//=============================================================================================
#define  RGB2YUV_ICH1_RGB2YUV_CTRL_VADDR                    	(0xb8023000)
#define  RGB2YUV_ICH2_RGB2YUV_CTRL_VADDR                    	(0xb8023004)
#define  RGB2YUV_TAB1_M11_M12_VADDR                         	(0xb8023008)
#define  RGB2YUV_TAB1_M13_M21_VADDR                         	(0xb802300c)
#define  RGB2YUV_TAB1_M22_M23_VADDR                         	(0xb8023010)
#define  RGB2YUV_TAB1_M31_M32_VADDR                         	(0xb8023014)
#define  RGB2YUV_TAB1_M33_YGAIN_VADDR                       	(0xb8023018)
#define  RGB2YUV_TAB1_YO_VADDR                              	(0xb802301c)
#define  RGB2YUV_TAB2_M11_M12_VADDR                         	(0xb8023020)
#define  RGB2YUV_TAB2_M13_M21_VADDR                         	(0xb8023024)
#define  RGB2YUV_TAB2_M22_M23_VADDR                         	(0xb8023028)
#define  RGB2YUV_TAB2_M31_M32_VADDR                         	(0xb802302c)
#define  RGB2YUV_TAB2_M33_Y_GAIN_VADDR                      	(0xb8023030)
#define  RGB2YUV_TAB2_YO_VADDR                              	(0xb8023034)
#define  RGB2YUV_ICH1_422TO444_CTRL_VADDR                   	(0xb8023038)
#define  RGB2YUV_ICH2_422TO444_CTRL_VADDR                   	(0xb802303c)
//=============================================================================================
#define  SUB_DITHER_I_SUB_DITHER_CTRL1_VADDR                	(0xb8022670)
#define  SUB_DITHER_I_SUB_DITHER_SEQ_R_00_15_VADDR          	(0xb8022674)
#define  SUB_DITHER_I_SUB_DITHER_SEQ_R_16_31_VADDR          	(0xb8022678)
#define  SUB_DITHER_I_SUB_DITHER_SEQ_G_00_07_VADDR          	(0xb802267c)
#define  SUB_DITHER_I_SUB_DITHER_SEQ_G_16_31_VADDR          	(0xb8022680)
#define  SUB_DITHER_I_SUB_DITHER_SEQ_B_00_15_VADDR          	(0xb8022684)
#define  SUB_DITHER_I_SUB_DITHER_SEQ_B_16_31_VADDR          	(0xb8022688)
#define  SUB_DITHER_I_SUB_DITHER_TB1_R_00_VADDR             	(0xb802268c)
#define  SUB_DITHER_I_SUB_DITHER_TB1_R_02_VADDR             	(0xb8022690)
#define  SUB_DITHER_I_SUB_DITHER_TB1_G_00_VADDR             	(0xb8022694)
#define  SUB_DITHER_I_SUB_DITHER_TB1_G_02_VADDR             	(0xb8022698)
#define  SUB_DITHER_I_SUB_DITHER_TB1_B_00_VADDR             	(0xb802269c)
#define  SUB_DITHER_I_SUB_DITHER_TB1_B_02_VADDR             	(0xb80226a0)
#define  SUB_DITHER_I_SUB_DITHER_TEMP_TB1_VADDR             	(0xb80226a4)
#define  SUB_DITHER_I_SUB_DITHER_TB2_R_00_VADDR             	(0xb80226a8)
#define  SUB_DITHER_I_SUB_DITHER_TB2_R_02_VADDR             	(0xb80226ac)
#define  SUB_DITHER_I_SUB_DITHER_TB2_G_00_VADDR             	(0xb80226b0)
#define  SUB_DITHER_I_SUB_DITHER_TB2_G_02_VADDR             	(0xb80226b4)
#define  SUB_DITHER_I_SUB_DITHER_TB2_B_00_VADDR             	(0xb80226b8)
#define  SUB_DITHER_I_SUB_DITHER_TB2_B_02_VADDR             	(0xb80226bc)
#define  SUB_DITHER_I_SUB_DITHER_TEMP_TB2_VADDR             	(0xb80226c0)
#define  SUB_DITHER_I_SUB_DITHER_LR_CRC_CTRL_VADDR          	(0xb80226d0)
#define  SUB_DITHER_I_SUB_DITHER_CRC_L_RESULT_VADDR         	(0xb80226d4)
#define  SUB_DITHER_I_SUB_DITHER_CRC_R_RESULT_VADDR         	(0xb80226d8)
//=============================================================================================
#define  BLU_LD_GLOBAL_CTRL0_VADDR                          	(0xb802c200)
#define  BLU_LD_GLOBAL_CTRL1_VADDR                          	(0xb802c204)
#define  BLU_LD_GLOBAL_CTRL2_VADDR                          	(0xb802c208)
#define  BLU_LD_GLOBAL_CTRL3_VADDR                          	(0xb802c20c)
#define  BLU_LD_GLOBAL_CTRL4_VADDR                          	(0xb802c210)
#define  BLU_LD_GLOBAL_CTRL5_VADDR                          	(0xb802c214)
#define  BLU_LD_GLOBAL_MAX_CTRL_VADDR                       	(0xb802c218)
#define  BLU_LD_GLOBAL_HIST1_VADDR                          	(0xb802c21c)
#define  BLU_LD_GLOBAL_HIST2_VADDR                          	(0xb802c220)
#define  BLU_LD_GLOBAL_HIST3_VADDR                          	(0xb802c224)
#define  BLU_LD_GLOBAL_HIST4_VADDR                          	(0xb802c228)
#define  BLU_LD_GLOBAL_HIST5_VADDR                          	(0xb802c22c)
#define  BLU_LD_GLOBAL_HIST6_VADDR                          	(0xb802c230)
#define  BLU_LD_GLOBAL_HIST7_VADDR                          	(0xb802c234)
#define  BLU_LD_GLOBAL_HIST8_VADDR                          	(0xb802c238)
#define  BLU_LD_DECISION_CTRL1_VADDR                        	(0xb802c23c)
#define  BLU_LD_DECISION_CTRL2_VADDR                        	(0xb802c240)
#define  BLU_LD_DECISION_CTRL3_VADDR                        	(0xb802c244)
#define  BLU_LD_DECISION_CTRL4_VADDR                        	(0xb802c248)
#define  BLU_LD_DECISION_CTRL5_VADDR                        	(0xb802c24c)
#define  BLU_LD_SPATIAL_CTRL1_VADDR                         	(0xb802c250)
#define  BLU_LD_SPATIAL_CTRL2_VADDR                         	(0xb802c254)
#define  BLU_LD_SPATIAL_CTRL5_VADDR                         	(0xb802cc00)
#define  BLU_LD_SPATIAL_CTRL6_VADDR                         	(0xb802cc04)
#define  BLU_LD_SPATIAL_CTRL7_VADDR                         	(0xb802cc08)
#define  BLU_LD_SPATIAL_CTRL8_VADDR                         	(0xb802cc0c)
#define  BLU_LD_SPATIAL_CTRL9_VADDR                         	(0xb802cc10)
#define  BLU_LD_SPATIAL_CTRLA_VADDR                         	(0xb802cc14)
#define  BLU_LD_DATA_COMP_CTRL_VADDR                        	(0xb802cc30)
#define  BLU_LD_LUT_DATA_VADDR                              	(0xb802cc34)
#define  BLU_LD_SPATIAL_CTRL3_VADDR                         	(0xb802c258)
#define  BLU_LD_BACKLIGHT_AVERAGE_OPTION_VADDR              	(0xb802c2f0)
#define  BLU_LD_SPATIAL_CTRL4_VADDR                         	(0xb802c2e8)
#define  BLU_LD_TEMPORAL_CTRL1_VADDR                        	(0xb802c25c)
#define  BLU_LD_TEMPORAL_CTRL2_VADDR                        	(0xb802c260)
#define  BLU_LD_TEMPORAL_CTRL3_VADDR                        	(0xb802c264)
#define  BLU_LD_BACKLIGHT_CTRL1_VADDR                       	(0xb802c268)
#define  BLU_LD_DATACOMP_CTRL1_VADDR                        	(0xb802c26c)
#define  BLU_LD_DATACOMP_CTRL2_VADDR                        	(0xb802c270)
#define  BLU_LD_INTER_HCTRL1_VADDR                          	(0xb802c274)
#define  BLU_LD_INTER_HCTRL2_VADDR                          	(0xb802c278)
#define  BLU_LD_INTER_VCTRL1_VADDR                          	(0xb802c27c)
#define  BLU_LD_INTER_VCTRL2_VADDR                          	(0xb802c280)
#define  BLU_LD_VTAB_AP_VADDR                               	(0xb802c284)
#define  BLU_LD_VTAB_DP_VADDR                               	(0xb802c288)
#define  BLU_LD_HTAB_AP_VADDR                               	(0xb802c28c)
#define  BLU_LD_HTAB_DP_VADDR                               	(0xb802c290)
#define  BLU_LD_SRAM_CTRL_VADDR                             	(0xb802c294)
#define  BLU_LD_BLIGHT_AP_VADDR                             	(0xb802c298)
#define  BLU_LD_BLIGHT_DP_VADDR                             	(0xb802c29c)
#define  BLU_LD_INTER_HTABSEL1_VADDR                        	(0xb802c2a0)
#define  BLU_LD_INTER_HTABSEL2_VADDR                        	(0xb802c2a4)
#define  BLU_LD_INTER_HTABSEL3_VADDR                        	(0xb802c2a8)
#define  BLU_LD_INTER_HTABSEL4_VADDR                        	(0xb802c2ac)
#define  BLU_LD_INTER_HTABSEL5_VADDR                        	(0xb802c2b0)
#define  BLU_LD_INTER_HTABSEL6_VADDR                        	(0xb802c2b4)
#define  BLU_LD_INTER_HTABSEL7_VADDR                        	(0xb802c2b8)
#define  BLU_LD_INTER_HTABSEL8_VADDR                        	(0xb802c2bc)
#define  BLU_LD_INTER_VTABSEL1_VADDR                        	(0xb802c2c0)
#define  BLU_LD_INTER_VTABSEL2_VADDR                        	(0xb802c2c4)
#define  BLU_LD_INTER_VTABSEL3_VADDR                        	(0xb802c2c8)
#define  BLU_LD_INTER_VTABSEL4_VADDR                        	(0xb802c2cc)
#define  BLU_LD_INTER_VTABSEL5_VADDR                        	(0xb802c2d0)
#define  BLU_LD_INTER_VTABSEL6_VADDR                        	(0xb802c2d4)
#define  BLU_LD_INTER_VTABSEL7_VADDR                        	(0xb802c2d8)
#define  BLU_LD_INTER_VTABSEL8_VADDR                        	(0xb802c2dc)
#define  BLU_LD_DEMO_WINDOW_CTRL0_VADDR                     	(0xb802c2e0)
#define  BLU_LD_DEMO_WINDOW_CTRL1_VADDR                     	(0xb802c2e4)
//=============================================================================================
#define  C3DLUT_C3DLUT_LUT_CTRL_VADDR                       	(0xb8028a00)
#define  C3DLUT_C3DLUT_LUT_CTRL0_VADDR                      	(0xb8028a04)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_1_VADDR                  	(0xb8028a08)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_2_VADDR                  	(0xb8028a0c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_3_VADDR                  	(0xb8028a10)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_4_VADDR                  	(0xb8028a14)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_5_VADDR                  	(0xb8028a18)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_6_VADDR                  	(0xb8028a1c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_7_VADDR                  	(0xb8028a20)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_8_VADDR                  	(0xb8028a24)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_9_VADDR                  	(0xb8028a28)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_10_VADDR                 	(0xb8028a2c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_11_VADDR                 	(0xb8028a30)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_12_VADDR                 	(0xb8028a34)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_13_VADDR                 	(0xb8028a38)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_14_VADDR                 	(0xb8028a3c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_15_VADDR                 	(0xb8028a40)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_16_VADDR                 	(0xb8028a44)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_17_VADDR                 	(0xb8028a48)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_18_VADDR                 	(0xb8028a4c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_19_VADDR                 	(0xb8028a50)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_20_VADDR                 	(0xb8028a54)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_21_VADDR                 	(0xb8028a58)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_22_VADDR                 	(0xb8028a5c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_23_VADDR                 	(0xb8028a60)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_24_VADDR                 	(0xb8028a64)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_25_VADDR                 	(0xb8028a68)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_26_VADDR                 	(0xb8028a6c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_27_VADDR                 	(0xb8028a70)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_28_VADDR                 	(0xb8028a74)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_29_VADDR                 	(0xb8028a78)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_30_VADDR                 	(0xb8028a7c)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_31_VADDR                 	(0xb8028a80)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_32_VADDR                 	(0xb8028a84)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_33_VADDR                 	(0xb8028a88)
#define  C3DLUT_C3DLUT_LUT_WR_DATA_34_VADDR                 	(0xb8028a8c)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_1_VADDR                  	(0xb8028a90)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_2_VADDR                  	(0xb8028a94)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_3_VADDR                  	(0xb8028a98)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_4_VADDR                  	(0xb8028a9c)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_5_VADDR                  	(0xb8028aa0)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_6_VADDR                  	(0xb8028aa4)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_7_VADDR                  	(0xb8028aa8)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_8_VADDR                  	(0xb8028aac)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_9_VADDR                  	(0xb8028ab0)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_10_VADDR                 	(0xb8028ab4)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_11_VADDR                 	(0xb8028ab8)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_12_VADDR                 	(0xb8028abc)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_13_VADDR                 	(0xb8028ac0)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_14_VADDR                 	(0xb8028ac4)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_15_VADDR                 	(0xb8028ac8)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_16_VADDR                 	(0xb8028acc)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_17_VADDR                 	(0xb8028ad0)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_18_VADDR                 	(0xb8028ad4)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_19_VADDR                 	(0xb8028ad8)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_20_VADDR                 	(0xb8028adc)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_21_VADDR                 	(0xb8028ae0)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_22_VADDR                 	(0xb8028ae4)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_23_VADDR                 	(0xb8028ae8)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_24_VADDR                 	(0xb8028aec)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_25_VADDR                 	(0xb8028af0)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_26_VADDR                 	(0xb8028af4)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_27_VADDR                 	(0xb8028af8)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_28_VADDR                 	(0xb8028afc)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_29_VADDR                 	(0xb8028b00)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_30_VADDR                 	(0xb8028b04)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_31_VADDR                 	(0xb8028b08)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_32_VADDR                 	(0xb8028b0c)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_33_VADDR                 	(0xb8028b10)
#define  C3DLUT_C3DLUT_LUT_RD_DATA_34_VADDR                 	(0xb8028b14)
#define  C3DLUT_C3DLUT_LUT_MBIST_VADDR                      	(0xb8028b18)
#define  C3DLUT_C3DLUT_DUMMY1_VADDR                         	(0xb8028b1c)
//=============================================================================================
#define  COLOR_DCC_D_DCC_CTRL_VADDR                         	(0xb802e400)
#define  COLOR_DCC_DCC_Y_SRAM_TAB_CTL_VADDR                 	(0xb802e454)
#define  COLOR_DCC_DCC_Y_SRAM_TAB_PORT_VADDR                	(0xb802e458)
#define  COLOR_DCC_DCC_CTRL_LUMA_VADDR                      	(0xb802e404)
#define  COLOR_DCC_DCC_CHROMA_GAIN_LIMIT_MAIN_0_VADDR       	(0xb802e408)
#define  COLOR_DCC_DCC_CHROMA_GAIN_LIMIT_MAIN_1_VADDR       	(0xb802e40c)
#define  COLOR_DCC_DCC_CHROMA_GAIN_LIMIT_SUB_0_VADDR        	(0xb802e410)
#define  COLOR_DCC_DCC_CHROMA_GAIN_LIMIT_SUB_1_VADDR        	(0xb802e414)
#define  COLOR_DCC_DCC_CTRL_CHROMA_GAIN_VADDR               	(0xb802e418)
#define  COLOR_DCC_DCC_C_SRAM_TAB_CTL_VADDR                 	(0xb802e41c)
#define  COLOR_DCC_DCC_C_SRAM_TAB_PORT_VADDR                	(0xb802e420)
#define  COLOR_DCC_D_DCC_DB_CTRL_VADDR                      	(0xb802e45c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_EN_VADDR                 	(0xb802e460)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_0_CENTER_WIDTH_0_VADDR 	(0xb802e424)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_0_CENTER_WIDTH_1_VADDR 	(0xb802e428)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_1_CENTER_WIDTH_0_VADDR 	(0xb802e42c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_1_CENTER_WIDTH_1_VADDR 	(0xb802e430)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_2_CENTER_WIDTH_0_VADDR 	(0xb802e434)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_2_CENTER_WIDTH_1_VADDR 	(0xb802e438)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_3_CENTER_WIDTH_0_VADDR 	(0xb802e43c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_HSI_3_CENTER_WIDTH_1_VADDR 	(0xb802e440)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_CENTER_0_VADDR       	(0xb802e464)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_RANGE_0_VADDR        	(0xb802e468)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_CENTER_1_VADDR       	(0xb802e46c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_RANGE_1_VADDR        	(0xb802e470)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_CENTER_2_VADDR       	(0xb802e474)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_RANGE_2_VADDR        	(0xb802e478)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_CENTER_3_VADDR       	(0xb802e47c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_YUV_RANGE_3_VADDR        	(0xb802e480)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT0_0_VADDR         	(0xb802e484)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT0_1_VADDR         	(0xb802e488)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT1_0_VADDR         	(0xb802e48c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT1_1_VADDR         	(0xb802e490)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT2_0_VADDR         	(0xb802e494)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT2_1_VADDR         	(0xb802e498)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT3_0_VADDR         	(0xb802e49c)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT3_1_VADDR         	(0xb802e4a0)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C0_0_VADDR       	(0xb802e4a4)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C0_1_VADDR       	(0xb802e4a8)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C1_0_VADDR       	(0xb802e4ac)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C1_1_VADDR       	(0xb802e4b0)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C2_0_VADDR       	(0xb802e4b4)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C2_1_VADDR       	(0xb802e4b8)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C3_0_VADDR       	(0xb802e4bc)
#define  COLOR_DCC_D_DCC_SKIN_TONE_SEGMENT_C3_1_VADDR       	(0xb802e4c0)
#define  COLOR_DCC_D_DCC_FWUSED_0_VADDR                     	(0xb802e4f0)
#define  COLOR_DCC_D_DCC_FWUSED_1_VADDR                     	(0xb802e4f4)
#define  COLOR_DCC_D_DCC_FWUSED_2_VADDR                     	(0xb802e4f8)
#define  COLOR_DCC_D_DCC_FWUSED_3_VADDR                     	(0xb802e4fc)
#define  COLOR_DCC_D_DCC_BIST_0_VADDR                       	(0xb802e4e0)
#define  COLOR_DCC_D_DCC_BIST_1_VADDR                       	(0xb802e4e4)
#define  COLOR_DCC_D_DCC_BIST_2_VADDR                       	(0xb802e4e8)
//=============================================================================================
#define  COLOR_DLCTI_DM_DLTI_OPTIONS_VADDR                  	(0xb802a00c)
#define  COLOR_DLCTI_DM_DLTI_VALUE_VADDR                    	(0xb802a010)
#define  COLOR_DLCTI_DS_DCTI_OPTIONS_VADDR                  	(0xb802a028)
#define  COLOR_DLCTI_DS_DCTI_1ST_VALUE_VADDR                	(0xb802a02c)
#define  COLOR_DLCTI_DS_DCTI_2ND_VALUE_VADDR                	(0xb802a030)
#define  COLOR_DLCTI_UV_DELAY_VADDR                         	(0xb802a034)
//=============================================================================================
#define  COLOR_EDGE_SMOOTH_DM_EDGESMOOTH_2DSHP_DIRLPF_CTRL_VADDR 	(0xb802aa00)
#define  COLOR_EDGE_SMOOTH_DM_SOBEL_DRAFT_THRESHOLD_VADDR   	(0xb802aa04)
#define  COLOR_EDGE_SMOOTH_DM_SOBEL_THRESHOLD_LOWANGLE_VADDR 	(0xb802aa08)
#define  COLOR_EDGE_SMOOTH_DM_SOBEL_THRESHOLD_HIANGLE_VADDR 	(0xb802aa0c)
#define  COLOR_EDGE_SMOOTH_DM_EDGESMOOTH_DIRLPF_DECHAOS_VADDR 	(0xb802aa10)
#define  COLOR_EDGE_SMOOTH_DM_EDGESMOOTH_POSTSHP_GAIN_VADDR 	(0xb802aa14)
#define  COLOR_EDGE_SMOOTH_DM_EDGESMOOTH_POSTSHP_BOUND_VADDR 	(0xb802aa18)
//=============================================================================================
#define  COLOR_ICM_DM_ICM_CTRL_VADDR                        	(0xb802a100)
#define  COLOR_ICM_DM_ICM_DEBUG_VADDR                       	(0xb802a300)
#define  COLOR_ICM_DM_UV_CORING_VADDR                       	(0xb802a104)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_0_VADDR               	(0xb802a108)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_1_VADDR               	(0xb802a10c)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_2_VADDR               	(0xb802a110)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_3_VADDR               	(0xb802a114)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_4_VADDR               	(0xb802a118)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_5_VADDR               	(0xb802a11c)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_6_VADDR               	(0xb802a120)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_7_VADDR               	(0xb802a124)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_8_VADDR               	(0xb802a128)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_9_VADDR               	(0xb802a12c)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_10_VADDR              	(0xb802a130)
#define  COLOR_ICM_DM_ICM_HUE_SEGMENT_11_VADDR              	(0xb802a134)
#define  COLOR_ICM_DM_ICM_SAT_SEGMENT_0_VADDR               	(0xb802a138)
#define  COLOR_ICM_DM_ICM_INT_SEGMENT_0_VADDR               	(0xb802a13c)
#define  COLOR_ICM_DM_ICM_3D_TAB_SRAM_CTRL_VADDR            	(0xb802a23c)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_00_VADDR         	(0xb802a240)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_01_VADDR         	(0xb802a244)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_10_VADDR         	(0xb802a248)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_11_VADDR         	(0xb802a24c)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_20_VADDR         	(0xb802a250)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_21_VADDR         	(0xb802a254)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_30_VADDR         	(0xb802a258)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_31_VADDR         	(0xb802a25c)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_40_VADDR         	(0xb802a260)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_41_VADDR         	(0xb802a264)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_50_VADDR         	(0xb802a268)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_51_VADDR         	(0xb802a26c)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_60_VADDR         	(0xb802a270)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_61_VADDR         	(0xb802a274)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_70_VADDR         	(0xb802a278)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_71_VADDR         	(0xb802a27c)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_80_VADDR         	(0xb802a280)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_81_VADDR         	(0xb802a284)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_90_VADDR         	(0xb802a288)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_91_VADDR         	(0xb802a28c)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_A0_VADDR         	(0xb802a290)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_A1_VADDR         	(0xb802a294)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_B0_VADDR         	(0xb802a298)
#define  COLOR_ICM_DM_ICM_3D_TAB_WRITE_HSI_B1_VADDR         	(0xb802a29c)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_00_VADDR          	(0xb802a2a0)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_01_VADDR          	(0xb802a2a4)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_10_VADDR          	(0xb802a2a8)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_11_VADDR          	(0xb802a2ac)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_20_VADDR          	(0xb802a2b0)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_21_VADDR          	(0xb802a2b4)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_30_VADDR          	(0xb802a2b8)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_31_VADDR          	(0xb802a2bc)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_40_VADDR          	(0xb802a2c0)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_41_VADDR          	(0xb802a2c4)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_50_VADDR          	(0xb802a2c8)
#define  COLOR_ICM_DM_ICM_3D_TAB_READ_HSI_51_VADDR          	(0xb802a2cc)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CTRL_VADDR               	(0xb802a140)
#define  COLOR_ICM_D_AUTO_SAT_HIST0_INT_THRD_VADDR          	(0xb802a144)
#define  COLOR_ICM_D_AUTO_SAT_HIST1_INT_THRD_VADDR          	(0xb802a148)
#define  COLOR_ICM_D_AUTO_SAT_HIST2_INT_THRD_VADDR          	(0xb802a14c)
#define  COLOR_ICM_D_AUTO_SAT_HIST3_INT_THRD_VADDR          	(0xb802a150)
#define  COLOR_ICM_D_AUTO_SAT_HIST01_SAT_THRD_VADDR         	(0xb802a154)
#define  COLOR_ICM_D_AUTO_SAT_HIST23_SAT_THRD_VADDR         	(0xb802a158)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CTRL0_VADDR              	(0xb802a15c)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CTRL1_VADDR              	(0xb802a160)
#define  COLOR_ICM_D_AUTO_SAT_HIST_READ_CTRL_VADDR          	(0xb802a164)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CTRL0_STATUS_VADDR       	(0xb802a168)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CTRL1_STATUS_VADDR       	(0xb802a16c)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_00_OR_16_VADDR       	(0xb802a170)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_01_OR_17_VADDR       	(0xb802a174)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_02_OR_18_VADDR       	(0xb802a178)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_03_OR_19_VADDR       	(0xb802a17c)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_04_OR_20_VADDR       	(0xb802a180)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_05_OR_21_VADDR       	(0xb802a184)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_06_OR_22_VADDR       	(0xb802a188)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_07_OR_23_VADDR       	(0xb802a18c)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_08_OR_24_VADDR       	(0xb802a190)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_09_OR_25_VADDR       	(0xb802a194)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_10_OR_26_VADDR       	(0xb802a198)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_11_OR_27_VADDR       	(0xb802a19c)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_12_OR_28_VADDR       	(0xb802a1a0)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_13_OR_29_VADDR       	(0xb802a1a4)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_14_OR_30_VADDR       	(0xb802a1a8)
#define  COLOR_ICM_D_AUTO_SAT_HIST_CNT_15_OR_31_VADDR       	(0xb802a1ac)
#define  COLOR_ICM_D_AUTO_SAT_HIST_READ_FLAG_VADDR          	(0xb802a1b0)
#define  COLOR_ICM_ICM_AUTO_CTRL_VADDR                      	(0xb802a1b4)
#define  COLOR_ICM_HUE_HIST_SETTINGS0_VADDR                 	(0xb802a1b8)
#define  COLOR_ICM_HUE_HIST_SETTINGS1_VADDR                 	(0xb802a1bc)
#define  COLOR_ICM_HUE_COUNT_00_VADDR                       	(0xb802a1c0)
#define  COLOR_ICM_HUE_COUNT_01_VADDR                       	(0xb802a1c4)
#define  COLOR_ICM_HUE_COUNT_02_VADDR                       	(0xb802a1c8)
#define  COLOR_ICM_HUE_COUNT_03_VADDR                       	(0xb802a1cc)
#define  COLOR_ICM_HUE_COUNT_04_VADDR                       	(0xb802a1d0)
#define  COLOR_ICM_HUE_COUNT_05_VADDR                       	(0xb802a1d4)
#define  COLOR_ICM_HUE_COUNT_06_VADDR                       	(0xb802a1d8)
#define  COLOR_ICM_HUE_COUNT_07_VADDR                       	(0xb802a1dc)
#define  COLOR_ICM_HUE_COUNT_08_VADDR                       	(0xb802a1e0)
#define  COLOR_ICM_HUE_COUNT_09_VADDR                       	(0xb802a1e4)
#define  COLOR_ICM_HUE_COUNT_0A_VADDR                       	(0xb802a1e8)
#define  COLOR_ICM_HUE_COUNT_0B_VADDR                       	(0xb802a1ec)
#define  COLOR_ICM_HUE_COUNT_0C_VADDR                       	(0xb802a1f0)
#define  COLOR_ICM_HUE_COUNT_0D_VADDR                       	(0xb802a1f4)
#define  COLOR_ICM_HUE_COUNT_0E_VADDR                       	(0xb802a1f8)
#define  COLOR_ICM_HUE_COUNT_0F_VADDR                       	(0xb802a1fc)
#define  COLOR_ICM_HUE_COUNT_10_VADDR                       	(0xb802a200)
#define  COLOR_ICM_HUE_COUNT_11_VADDR                       	(0xb802a204)
#define  COLOR_ICM_HUE_COUNT_12_VADDR                       	(0xb802a208)
#define  COLOR_ICM_HUE_COUNT_13_VADDR                       	(0xb802a20c)
#define  COLOR_ICM_HUE_COUNT_14_VADDR                       	(0xb802a210)
#define  COLOR_ICM_HUE_COUNT_15_VADDR                       	(0xb802a214)
#define  COLOR_ICM_HUE_COUNT_16_VADDR                       	(0xb802a218)
#define  COLOR_ICM_HUE_COUNT_17_VADDR                       	(0xb802a21c)
#define  COLOR_ICM_HUE_SUM_00_VADDR                         	(0xb802a220)
#define  COLOR_ICM_HUE_SUM_01_VADDR                         	(0xb802a224)
#define  COLOR_ICM_HUE_SUM_02_VADDR                         	(0xb802a228)
#define  COLOR_ICM_HUE_SUM_03_VADDR                         	(0xb802a22c)
#define  COLOR_ICM_HUE_SUM_04_VADDR                         	(0xb802a230)
#define  COLOR_ICM_HUE_SUM_05_VADDR                         	(0xb802a234)
#define  COLOR_ICM_DM_ICM_ACCESSDATA_CTRL_VADDR             	(0xb802a2d0)
#define  COLOR_ICM_DM_ICM_ACCESSDATA_POSCTRL_VADDR          	(0xb802a2d4)
#define  COLOR_ICM_DM_ICM_READDATA_DATA_H1_VADDR            	(0xb802a2d8)
#define  COLOR_ICM_DM_ICM_READDATA_DATA_H2_VADDR            	(0xb802a2dc)
#define  COLOR_ICM_DM_ICM_READDATA_DATA_S1_VADDR            	(0xb802a2e0)
#define  COLOR_ICM_DM_ICM_READDATA_DATA_S2_VADDR            	(0xb802a2e4)
#define  COLOR_ICM_DM_ICM_READDATA_DATA_I1_VADDR            	(0xb802a2e8)
#define  COLOR_ICM_DM_ICM_READDATA_DATA_I2_VADDR            	(0xb802a2ec)
#define  COLOR_ICM_DM_ICM_WRITEDATA_DATA1_VADDR             	(0xb802a2f0)
#define  COLOR_ICM_DM_ICM_WRITEDATA_DATA2_VADDR             	(0xb802a2f4)
#define  COLOR_ICM_ICM_CRC_CTRL_VADDR                       	(0xb802a2f8)
#define  COLOR_ICM_ICM_CRC_RESULT_VADDR                     	(0xb802a2fc)
#define  COLOR_ICM_MBIST_ICM_3D_TABLE_BIST_FAIL_VADDR       	(0xb802a330)
#define  COLOR_ICM_MBIST_ICM_HIST_2P_BIST_FAIL_VADDR        	(0xb802a334)
#define  COLOR_ICM_MBIST_ICM_HIST_1P_BIST_FAIL_VADDR        	(0xb802a338)
#define  COLOR_ICM_MBIST_ICM_3D_TABLE_DRF_FAIL_VADDR        	(0xb802a33c)
#define  COLOR_ICM_MBIST_ICM_HIST_2P_DRF_FAIL_VADDR         	(0xb802a340)
#define  COLOR_ICM_MBIST_ICM_HIST_1P_DRF_FAIL_VADDR         	(0xb802a344)
#define  COLOR_ICM_MBIST_ICM_3D_TABLE_BIST_DVSE_VADDR       	(0xb802a348)
#define  COLOR_ICM_MBIST_ICM_HIST_2P_BIST_DVSE_VADDR        	(0xb802a34c)
#define  COLOR_ICM_MBIST_ICM_HIST_1P_BIST_DVSE_VADDR        	(0xb802a350)
#define  COLOR_ICM_MBIST_ICM_3D_TABLE_BIST_DVS_VADDR        	(0xb802a354)
#define  COLOR_ICM_MBIST_ICM_HIST_2P_BIST_DVS_VADDR         	(0xb802a358)
#define  COLOR_ICM_MBIST_ICM_HIST_1P_BIST_DVS_VADDR         	(0xb802a35c)
#define  COLOR_ICM_ICM_NEW_MODE_VADDR                       	(0xb802a36c)
//=============================================================================================
#define  COLOR_SHARP_DM_NR_SHP_CTRL_VADDR                   	(0xb802b500)
#define  COLOR_SHARP_DM_MKIII_SHP_CTRL_VADDR                	(0xb802b504)
#define  COLOR_SHARP_DM_SEGPK_CTRL1_VADDR                   	(0xb802b508)
#define  COLOR_SHARP_DM_SEGPK_CTRL2_VADDR                   	(0xb802b50c)
#define  COLOR_SHARP_DM_SEGPK_CTRL3_VADDR                   	(0xb802b510)
#define  COLOR_SHARP_DM_SEGPK_DBG_VADDR                     	(0xb802b514)
#define  COLOR_SHARP_DM_SEGPK_ISE_VADDR                     	(0xb802b518)
#define  COLOR_SHARP_DM_2D_SHP_Y_REMAP_VADDR                	(0xb802b520)
#define  COLOR_SHARP_DM_PEAKING_GAIN_VADDR                  	(0xb802b524)
#define  COLOR_SHARP_DM_PEAKING_BOUND_1_VADDR               	(0xb802b528)
#define  COLOR_SHARP_DM_PEAKING_BOUND_0_VADDR               	(0xb802b52c)
#define  COLOR_SHARP_DM_2D_SHP_TEX_0_VADDR                  	(0xb802b530)
#define  COLOR_SHARP_DM_2D_SHP_TEX_1_VADDR                  	(0xb802b534)
#define  COLOR_SHARP_DM_2D_SHP_TEX_1_1_VADDR                	(0xb802b538)
#define  COLOR_SHARP_DM_2D_SHP_TEX_2_VADDR                  	(0xb802b558)
#define  COLOR_SHARP_DM_2D_SHP_TEX_3_VADDR                  	(0xb802b55c)
#define  COLOR_SHARP_DM_2D_SHP_TEX_4_VADDR                  	(0xb802b57c)
#define  COLOR_SHARP_DM_2D_SHP_TEX_5_VADDR                  	(0xb802b580)
#define  COLOR_SHARP_DM_2D_SHP_TEX_6_VADDR                  	(0xb802b5a0)
#define  COLOR_SHARP_DM_2D_SHP_TEX_7_VADDR                  	(0xb802b5c0)
#define  COLOR_SHARP_DM_2D_SHP_TEX_SHIFT_VADDR              	(0xb802b5e0)
#define  COLOR_SHARP_DM_PEAKING_EMF_TEXTURE_VADDR           	(0xb802b5e4)
#define  COLOR_SHARP_DM_EMFMK2_CTRL_TEXTURE_VADDR           	(0xb802b5e8)
#define  COLOR_SHARP_DM_EMF_EXT_0_TEXTURE_VADDR             	(0xb802b5ec)
#define  COLOR_SHARP_DM_EMF_EXT_1_TEXTURE_VADDR             	(0xb802b5f0)
#define  COLOR_SHARP_DM_2D_SHP_TEX_FLAT_0_VADDR             	(0xb802b5f4)
#define  COLOR_SHARP_DM_2D_SHP_TEX_FLAT_1_VADDR             	(0xb802b5f8)
#define  COLOR_SHARP_DM_SKIPIR_CTRL2_VADDR                  	(0xb802b5fc)
#define  COLOR_SHARP_DM_AUTO_SHP_DATA_VADDR                 	(0xb802b60c)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_00_VADDR         	(0xb802b610)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_01_VADDR         	(0xb802b614)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_02_VADDR         	(0xb802b618)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_03_VADDR         	(0xb802b61c)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_04_VADDR         	(0xb802b620)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_05_VADDR         	(0xb802b624)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_06_VADDR         	(0xb802b628)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_07_VADDR         	(0xb802b62c)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_08_VADDR         	(0xb802b630)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_09_VADDR         	(0xb802b634)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_10_VADDR         	(0xb802b638)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_11_VADDR         	(0xb802b63c)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_12_VADDR         	(0xb802b640)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_13_VADDR         	(0xb802b644)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_14_VADDR         	(0xb802b648)
#define  COLOR_SHARP_DM_AUTO_SHP_FIR_COUNT_15_VADDR         	(0xb802b64c)
#define  COLOR_SHARP_DM_SEGPK_EDGPK3_VADDR                  	(0xb802b650)
#define  COLOR_SHARP_DM_SEGPK_EDGPK4_VADDR                  	(0xb802b654)
#define  COLOR_SHARP_DM_SEGPK_EDGPK2_VADDR                  	(0xb802b658)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_0_VADDR                 	(0xb802b65c)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_1_VADDR                 	(0xb802b660)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_1_1_VADDR               	(0xb802b664)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_2_VADDR                 	(0xb802b668)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_3_VADDR                 	(0xb802b66c)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_4_VADDR                 	(0xb802b6c4)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_5_VADDR                 	(0xb802b6c8)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_6_VADDR                 	(0xb802b6cc)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_7_VADDR                 	(0xb802b6ec)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM0_V_VADDR        	(0xb802b670)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM0_V_VADDR       	(0xb802b674)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM0_V_EDG_VADDR    	(0xb802b678)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM0_V_EDG_VADDR   	(0xb802b67c)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM1_V_VADDR        	(0xb802b680)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM1_V_VADDR       	(0xb802b684)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM1_V_EDG_VADDR    	(0xb802b688)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM1_V_EDG_VADDR   	(0xb802b68c)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM2_V_VADDR        	(0xb802b690)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM2_V_VADDR       	(0xb802b694)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM2_V_EDG_VADDR    	(0xb802b698)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM2_V_EDG_VADDR   	(0xb802b69c)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM3_V_VADDR        	(0xb802b6a0)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM3_V_VADDR       	(0xb802b6a4)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM3_V_EDG_VADDR    	(0xb802b6a8)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM3_V_EDG_VADDR   	(0xb802b6ac)
#define  COLOR_SHARP_DM_2D_SHP_EDGE_SHIFT_VADDR             	(0xb802b708)
#define  COLOR_SHARP_DM_PEAKING_EMF_VADDR                   	(0xb802b70c)
#define  COLOR_SHARP_DM_EMFMK2_CTRL_VADDR                   	(0xb802b710)
#define  COLOR_SHARP_DM_EMF_EXT_0_VADDR                     	(0xb802b714)
#define  COLOR_SHARP_DM_EMF_EXT_1_VADDR                     	(0xb802b718)
#define  COLOR_SHARP_DM_SEGPK_EDGE_CORING_0_VADDR           	(0xb802b71c)
#define  COLOR_SHARP_DM_SEGPK_EDGE_CORING_1_VADDR           	(0xb802b720)
#define  COLOR_SHARP_DM_SEGPK_EDGPK_SOURCESLOPE_VADDR       	(0xb802b724)
#define  COLOR_SHARP_DM_SEGPK_EDGPK_SOURCESLOPE_FLAT_VADDR  	(0xb802b728)
#define  COLOR_SHARP_DM_SEGPK_VPK1_VADDR                    	(0xb802b72c)
#define  COLOR_SHARP_DM_SEGPK_VPK2_VADDR                    	(0xb802b730)
#define  COLOR_SHARP_DM_SEGPK_VPK3_VADDR                    	(0xb802b734)
#define  COLOR_SHARP_DM_SEGPK_VPK4_VADDR                    	(0xb802b738)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_BOUND_CTRL_VADDR   	(0xb802b73c)
#define  COLOR_SHARP_DM_CDS_CM0_U_BOUND_0_VADDR             	(0xb802b740)
#define  COLOR_SHARP_DM_CDS_CM0_V_BOUND_0_VADDR             	(0xb802b744)
#define  COLOR_SHARP_DM_CDS_CM0_U_BOUND_1_VADDR             	(0xb802b748)
#define  COLOR_SHARP_DM_CDS_CM0_V_BOUND_1_VADDR             	(0xb802b74c)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM0_TEX_VADDR      	(0xb802b750)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM0_TEX_VADDR     	(0xb802b754)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM0_EDGE_VADDR     	(0xb802b758)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM0_EDGE_VADDR    	(0xb802b75c)
#define  COLOR_SHARP_DM_CDS_CM1_U_BOUND_0_VADDR             	(0xb802b760)
#define  COLOR_SHARP_DM_CDS_CM1_V_BOUND_0_VADDR             	(0xb802b764)
#define  COLOR_SHARP_DM_CDS_CM1_U_BOUND_1_VADDR             	(0xb802b768)
#define  COLOR_SHARP_DM_CDS_CM1_V_BOUND_1_VADDR             	(0xb802b76c)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM1_TEX_VADDR      	(0xb802b770)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM1_TEX_VADDR     	(0xb802b774)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM1_EDGE_VADDR     	(0xb802b778)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM1_EDGE_VADDR    	(0xb802b77c)
#define  COLOR_SHARP_DM_CDS_CM2_U_BOUND_0_VADDR             	(0xb802b780)
#define  COLOR_SHARP_DM_CDS_CM2_V_BOUND_0_VADDR             	(0xb802b784)
#define  COLOR_SHARP_DM_CDS_CM2_U_BOUND_1_VADDR             	(0xb802b788)
#define  COLOR_SHARP_DM_CDS_CM2_V_BOUND_1_VADDR             	(0xb802b78c)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM2_TEX_VADDR      	(0xb802b790)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM2_TEX_VADDR     	(0xb802b794)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM2_EDGE_VADDR     	(0xb802b798)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM2_EDGE_VADDR    	(0xb802b79c)
#define  COLOR_SHARP_DM_CDS_CM3_U_BOUND_0_VADDR             	(0xb802b7a0)
#define  COLOR_SHARP_DM_CDS_CM3_V_BOUND_0_VADDR             	(0xb802b7a4)
#define  COLOR_SHARP_DM_CDS_CM3_U_BOUND_1_VADDR             	(0xb802b7a8)
#define  COLOR_SHARP_DM_CDS_CM3_V_BOUND_1_VADDR             	(0xb802b7ac)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM3_TEX_VADDR      	(0xb802b7b0)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM3_TEX_VADDR     	(0xb802b7b4)
#define  COLOR_SHARP_DM_CDS_PEAKING_GAIN_CM3_EDGE_VADDR     	(0xb802b7b8)
#define  COLOR_SHARP_DM_CDS_PEAKING_BOUND_CM3_EDGE_VADDR    	(0xb802b7bc)
#define  COLOR_SHARP_DM_SOURS_LPF_0_VADDR                   	(0xb802b7c0)
#define  COLOR_SHARP_DM_SOURS_LPF_1_VADDR                   	(0xb802b7c4)
#define  COLOR_SHARP_DM_MAXMIN_SHP_GAIN_0_VADDR             	(0xb802b7c8)
#define  COLOR_SHARP_DM_MAXMIN_SHP_GAIN_1_VADDR             	(0xb802b7cc)
#define  COLOR_SHARP_DM_MAXMIN_SHP_GAIN_2_VADDR             	(0xb802b7d0)
#define  COLOR_SHARP_DM_MAXMIN_SHP_GAIN_3_VADDR             	(0xb802b7d4)
#define  COLOR_SHARP_DM_MAXMIN_SHP_STEP_0_VADDR             	(0xb802b7d8)
#define  COLOR_SHARP_DM_MAXMIN_SHP_STEP_1_VADDR             	(0xb802b7dc)
#define  COLOR_SHARP_DM_MAXMIN_SHP_STEP_2_VADDR             	(0xb802b7e0)
#define  COLOR_SHARP_DM_MAXMIN_SHP_STEP_3_VADDR             	(0xb802b7e4)
#define  COLOR_SHARP_DM_CDS_CM0_Y_VADDR                     	(0xb802b7e8)
#define  COLOR_SHARP_DM_CDS_CM0_U_VADDR                     	(0xb802b7ec)
#define  COLOR_SHARP_DM_CDS_CM0_V_VADDR                     	(0xb802b7f0)
#define  COLOR_SHARP_DM_CDS_CM1_Y_VADDR                     	(0xb802b7f4)
#define  COLOR_SHARP_DM_CDS_CM1_U_VADDR                     	(0xb802b7f8)
#define  COLOR_SHARP_DM_CDS_CM1_V_VADDR                     	(0xb802b7fc)
#define  COLOR_SHARP_DM_CDS_CM2_Y_VADDR                     	(0xb802b800)
#define  COLOR_SHARP_DM_CDS_CM2_U_VADDR                     	(0xb802b804)
#define  COLOR_SHARP_DM_CDS_CM2_V_VADDR                     	(0xb802b808)
#define  COLOR_SHARP_DM_CDS_CM3_Y_VADDR                     	(0xb802b80c)
#define  COLOR_SHARP_DM_CDS_CM3_U_VADDR                     	(0xb802b810)
#define  COLOR_SHARP_DM_CDS_CM3_V_VADDR                     	(0xb802b814)
#define  COLOR_SHARP_DM_VPK_HPK_ADD_VADDR                   	(0xb802b818)
#define  COLOR_SHARP_DM_VC_AFTER_FILTER_0_VADDR             	(0xb802b81c)
#define  COLOR_SHARP_DM_VC_AFTER_FILTER_1_VADDR             	(0xb802b820)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_0_VADDR 	(0xb802b824)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_1_VADDR 	(0xb802b828)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_2_VADDR 	(0xb802b82c)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_3_VADDR 	(0xb802b830)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_4_VADDR 	(0xb802b834)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_5_VADDR 	(0xb802b838)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_6_VADDR 	(0xb802b83c)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_GAIN_7_VADDR 	(0xb802b840)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_STEP_0_VADDR 	(0xb802b844)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_STEP_1_VADDR 	(0xb802b848)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_STEP_2_VADDR 	(0xb802b84c)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_STEP_3_VADDR 	(0xb802b850)
#define  COLOR_SHARP_DM_VERTICAL_POS_GAIN_CURVE_STEP_4_VADDR 	(0xb802b854)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_0_VADDR 	(0xb802b858)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_1_VADDR 	(0xb802b85c)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_2_VADDR 	(0xb802b860)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_3_VADDR 	(0xb802b864)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_4_VADDR 	(0xb802b868)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_5_VADDR 	(0xb802b86c)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_6_VADDR 	(0xb802b870)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_GAIN_7_VADDR 	(0xb802b874)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_STEP_0_VADDR 	(0xb802b878)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_STEP_1_VADDR 	(0xb802b87c)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_STEP_2_VADDR 	(0xb802b880)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_STEP_3_VADDR 	(0xb802b884)
#define  COLOR_SHARP_DM_VERTICAL_NEG_GAIN_CURVE_STEP_4_VADDR 	(0xb802b888)
#define  COLOR_SHARP_DM_GAIN_CURVE_DEBUG_VADDR              	(0xb802b88c)
#define  COLOR_SHARP_DM_SR_CONTINUAL_DETAIL_GAIN_VADDR      	(0xb802b890)
#define  COLOR_SHARP_DM_SR_CONTINUAL_DETAIL_SEL_VADDR       	(0xb802b894)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_H_COEF_0_VADDR          	(0xb802b898)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_H_COEF_1_VADDR          	(0xb802b89c)
#define  COLOR_SHARP_DM_SR_13TAP_HPF_H_COEF_0_VADDR         	(0xb802b8a0)
#define  COLOR_SHARP_DM_SR_13TAP_HPF_H_COEF_1_VADDR         	(0xb802b8a4)
#define  COLOR_SHARP_DM_SR_21TAP_HPF_H_COEF_0_VADDR         	(0xb802b8a8)
#define  COLOR_SHARP_DM_SR_21TAP_HPF_H_COEF_1_VADDR         	(0xb802b8ac)
#define  COLOR_SHARP_DM_SR_21TAP_HPF_H_COEF_2_VADDR         	(0xb802b8b0)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_0_0_VADDR        	(0xb802b8b4)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_0_1_VADDR        	(0xb802b8b8)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_1_0_VADDR        	(0xb802b8bc)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_1_1_VADDR        	(0xb802b8c0)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_2_0_VADDR        	(0xb802b8c4)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_2_1_VADDR        	(0xb802b8c8)
#define  COLOR_SHARP_DM_SR_11TAP_HPF_H_COEF_0_VADDR         	(0xb802b8cc)
#define  COLOR_SHARP_DM_SR_11TAP_HPF_H_COEF_1_VADDR         	(0xb802b8d0)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_3_0_VADDR        	(0xb802b8d4)
#define  COLOR_SHARP_DM_SR_9TAP_HPF_V_COEF_3_1_VADDR        	(0xb802b8d8)
#define  COLOR_SHARP_DM_EDGE_SM_CTRL1_VADDR                 	(0xb802b8dc)
#define  COLOR_SHARP_DM_EDGE_SM_CTRL2_VADDR                 	(0xb802b8e0)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_0_VADDR    	(0xb802ba00)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_1_VADDR    	(0xb802ba04)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_2_VADDR    	(0xb802ba08)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_3_VADDR    	(0xb802ba0c)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_4_VADDR    	(0xb802ba10)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_5_VADDR    	(0xb802ba14)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_6_VADDR    	(0xb802ba18)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_GAIN_7_VADDR    	(0xb802ba1c)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_STEP_0_VADDR    	(0xb802ba20)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_STEP_1_VADDR    	(0xb802ba24)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_STEP_2_VADDR    	(0xb802ba28)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_STEP_3_VADDR    	(0xb802ba2c)
#define  COLOR_SHARP_DM_EDGE_POS_GAIN_CURVE_STEP_4_VADDR    	(0xb802ba30)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_0_VADDR    	(0xb802ba40)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_1_VADDR    	(0xb802ba44)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_2_VADDR    	(0xb802ba48)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_3_VADDR    	(0xb802ba4c)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_4_VADDR    	(0xb802ba50)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_5_VADDR    	(0xb802ba54)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_6_VADDR    	(0xb802ba58)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_GAIN_7_VADDR    	(0xb802ba5c)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_STEP_0_VADDR    	(0xb802ba60)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_STEP_1_VADDR    	(0xb802ba64)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_STEP_2_VADDR    	(0xb802ba68)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_STEP_3_VADDR    	(0xb802ba6c)
#define  COLOR_SHARP_DM_EDGE_NEG_GAIN_CURVE_STEP_4_VADDR    	(0xb802ba70)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_0_VADDR     	(0xb802ba80)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_1_VADDR     	(0xb802ba84)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_2_VADDR     	(0xb802ba88)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_3_VADDR     	(0xb802ba8c)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_4_VADDR     	(0xb802ba90)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_5_VADDR     	(0xb802ba94)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_6_VADDR     	(0xb802ba98)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_GAIN_7_VADDR     	(0xb802ba9c)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_STEP_0_VADDR     	(0xb802baa0)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_STEP_1_VADDR     	(0xb802baa4)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_STEP_2_VADDR     	(0xb802baa8)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_STEP_3_VADDR     	(0xb802baac)
#define  COLOR_SHARP_DM_TEX_POS_GAIN_CURVE_STEP_4_VADDR     	(0xb802bab0)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_0_VADDR     	(0xb802bac0)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_1_VADDR     	(0xb802bac4)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_2_VADDR     	(0xb802bac8)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_3_VADDR     	(0xb802bacc)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_4_VADDR     	(0xb802bad0)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_5_VADDR     	(0xb802bad4)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_6_VADDR     	(0xb802bad8)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_GAIN_7_VADDR     	(0xb802badc)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_STEP_0_VADDR     	(0xb802bae0)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_STEP_1_VADDR     	(0xb802bae4)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_STEP_2_VADDR     	(0xb802bae8)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_STEP_3_VADDR     	(0xb802baec)
#define  COLOR_SHARP_DM_TEX_NEG_GAIN_CURVE_STEP_4_VADDR     	(0xb802baf0)
#define  COLOR_SHARP_DM_SEGPK_VPK5_VADDR                    	(0xb802baf4)
#define  COLOR_SHARP_DM_SEGPK_VPK6_VADDR                    	(0xb802baf8)
#define  COLOR_SHARP_DM_SEGPK_EDGPK_VSOURCESLOPE_VADDR      	(0xb802bafc)
#define  COLOR_SHARP_DM_MAXMIN_LPF_WEIT_0_VADDR             	(0xb802b900)
#define  COLOR_SHARP_DM_MAXMIN_LPF_WEIT_1_VADDR             	(0xb802b904)
#define  COLOR_SHARP_DM_MAXMIN_LPF_WEIT_2_VADDR             	(0xb802b908)
#define  COLOR_SHARP_DM_MAXMIN_LPF_WEIT_3_VADDR             	(0xb802b90c)
#define  COLOR_SHARP_DM_MAXMIN_LPF_STEP_0_VADDR             	(0xb802b910)
#define  COLOR_SHARP_DM_MAXMIN_LPF_STEP_1_VADDR             	(0xb802b914)
#define  COLOR_SHARP_DM_MAXMIN_LPF_STEP_2_VADDR             	(0xb802b918)
#define  COLOR_SHARP_DM_MAXMIN_LPF_STEP_3_VADDR             	(0xb802b91c)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_GAIN_0_VADDR       	(0xb802b920)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_GAIN_1_VADDR       	(0xb802b924)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_GAIN_2_VADDR       	(0xb802b928)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_GAIN_3_VADDR       	(0xb802b92c)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_STEP_0_VADDR       	(0xb802b930)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_STEP_1_VADDR       	(0xb802b934)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_STEP_2_VADDR       	(0xb802b938)
#define  COLOR_SHARP_DM_MAXMIN_GAIN_BY_Y_STEP_3_VADDR       	(0xb802b93c)
#define  COLOR_SHARP_DS_NR_SHP_CTRL_VADDR                   	(0xb802b970)
#define  COLOR_SHARP_DS_PEAKING_FILTER_0_VADDR              	(0xb802b974)
#define  COLOR_SHARP_DS_PEAKING_FILTER_1_VADDR              	(0xb802b978)
#define  COLOR_SHARP_DS_PEAKING_GAIN_VADDR                  	(0xb802b97c)
#define  COLOR_SHARP_DS_PEAKING_BOUND_VADDR                 	(0xb802b980)
#define  COLOR_SHARP_DS_PEAKING_EMF_VADDR                   	(0xb802b984)
#define  COLOR_SHARP_DS_CHROMA_LOWPASS_VADDR                	(0xb802b988)
#define  COLOR_SHARP_DS_PEAKING_EMF_OFFSET_VADDR            	(0xb802b98c)
#define  COLOR_SHARP_SUB_IDX_EDG_GAIN_VADDR                 	(0xb802b59c)
#define  COLOR_SHARP_SUB_IDX_EDG_HV_VADDR                   	(0xb802b5a4)
#define  COLOR_SHARP_SUB_IDX_TEX_GAIN_VADDR                 	(0xb802b5a8)
#define  COLOR_SHARP_SUB_IDX_TEX_HV_VADDR                   	(0xb802b5ac)
#define  COLOR_SHARP_SUB_IDX_V_GAIN_VADDR                   	(0xb802b5b0)
#define  COLOR_SHARP_SUB_IDX_V_HV_VADDR                     	(0xb802b5b4)
#define  COLOR_SHARP_SUB_IDX_V_EDG_GAIN_VADDR               	(0xb802b5b8)
#define  COLOR_SHARP_SUB_IDX_V_EDG_HV_VADDR                 	(0xb802b5bc)
#define  COLOR_SHARP_SHP_CRC_CTRL_VADDR                     	(0xb802b940)
#define  COLOR_SHARP_SHP_CRC_RESULT_VADDR                   	(0xb802b944)
#define  COLOR_SHARP_PEAK2D_BIST_VADDR                      	(0xb802b948)
#define  COLOR_SHARP_PEAK2D_BISR_VADDR                      	(0xb802b94c)
#define  COLOR_SHARP_SHP_DLTI_CTRL_1_VADDR                  	(0xb802b950)
#define  COLOR_SHARP_SHP_DLTI_CTRL_2_VADDR                  	(0xb802b954)
#define  COLOR_SHARP_SHP_DLTI_CTRL_3_VADDR                  	(0xb802b958)
#define  COLOR_SHARP_SHP_DLTI_GAIN_OFFSET_1_VADDR           	(0xb802b95c)
#define  COLOR_SHARP_SHP_DLTI_GAIN_OFFSET_2_VADDR           	(0xb802b960)
#define  COLOR_SHARP_SHP_DLTI_GAIN_OFFSET_3_VADDR           	(0xb802b964)
#define  COLOR_SHARP_SHP_DLTI_GAIN_OFFSET_4_VADDR           	(0xb802b968)
#define  COLOR_SHARP_SHP_DLTI_GAIN_OFFSET_5_VADDR           	(0xb802b96c)
#define  COLOR_SHARP_SHP_DLTI_OVER_ENHANCE_GAIN_OFFSET_0_VADDR 	(0xb802b990)
#define  COLOR_SHARP_SHP_DLTI_OVER_ENHANCE_GAIN_OFFSET_1_VADDR 	(0xb802b994)
#define  COLOR_SHARP_SHP_DLTI_V_CTRL_1_VADDR                	(0xb802b998)
#define  COLOR_SHARP_SHP_DLTI_V_CTRL_2_VADDR                	(0xb802b99c)
#define  COLOR_SHARP_SHP_DLTI_V_GAIN_OFFSET_0_VADDR         	(0xb802b9a0)
#define  COLOR_SHARP_SHP_DLTI_V_GAIN_OFFSET_1_VADDR         	(0xb802b9a4)
#define  COLOR_SHARP_SHP_DLTI_OVER_ENHANCE_V_GAIN_OFFSET_0_VADDR 	(0xb802b9a8)
#define  COLOR_SHARP_SHP_DLTI_OVER_ENHANCE_V_GAIN_OFFSET_1_VADDR 	(0xb802b9ac)
#define  COLOR_SHARP_SHP_DCTI_CTRL_1_VADDR                  	(0xb802b9c0)
#define  COLOR_SHARP_SHP_DCTI_CTRL_2_VADDR                  	(0xb802b9c4)
#define  COLOR_SHARP_SHP_DCTI_CTRL_3_VADDR                  	(0xb802b9c8)
#define  COLOR_SHARP_SHP_DCTI_CTRL_4_VADDR                  	(0xb802b9cc)
#define  COLOR_SHARP_SHP_DCTI_CTRL_5_VADDR                  	(0xb802b9d0)
#define  COLOR_SHARP_SHP_DCTI_CTRL_6_VADDR                  	(0xb802b9d4)
#define  COLOR_SHARP_SHP_DCTI_CTRL_7_VADDR                  	(0xb802b9d8)
#define  COLOR_SHARP_SHP_DCTI_CTRL_8_VADDR                  	(0xb802b9dc)
#define  COLOR_SHARP_SHP_DCTI_UV_HALF_MID_CTRL_0_VADDR      	(0xb802b9e0)
#define  COLOR_SHARP_SHP_DCTI_UV_HALF_MID_CTRL_1_VADDR      	(0xb802b9e4)
#define  COLOR_SHARP_SHP_DCTI_UV_HALF_MID_CTRL_2_VADDR      	(0xb802b9e8)
#define  COLOR_SHARP_SHP_V_DCTI_CTRL_0_VADDR                	(0xb802b9ec)
#define  COLOR_SHARP_SHP_V_DCTI_CTRL_1_VADDR                	(0xb802b9f0)
//=============================================================================================
#define  COLOR_SLD_SLD_CONTROL_VADDR                        	(0xb802c700)
#define  COLOR_SLD_SLD_SIZE_VADDR                           	(0xb802c704)
#define  COLOR_SLD_SLD_CURVE_MAP_SEG_VADDR                  	(0xb802c708)
#define  COLOR_SLD_SLD_CURVE_MAP_GAIN_VADDR                 	(0xb802c70c)
#define  COLOR_SLD_SLD_CURVE_MAP_OFFSET_0_VADDR             	(0xb802c710)
#define  COLOR_SLD_SLD_CURVE_MAP_OFFSET_1_VADDR             	(0xb802c714)
#define  COLOR_SLD_SLD_DROP_VADDR                           	(0xb802c718)
#define  COLOR_SLD_SLD_CNT_0_VADDR                          	(0xb802c71c)
#define  COLOR_SLD_SLD_CNT_1_VADDR                          	(0xb802c720)
//=============================================================================================
#define  COLOR_TEMP_COLOR_TEMP_CTRL_VADDR                   	(0xb802c400)
#define  COLOR_TEMP_COLOR_TEMP_CONTRAST_0_VADDR             	(0xb802c404)
#define  COLOR_TEMP_COLOR_TEMP_CONTRAST_1_VADDR             	(0xb802c408)
#define  COLOR_TEMP_COLOR_TEMP_BRIGHTNESS_0_VADDR           	(0xb802c40c)
#define  COLOR_TEMP_COLOR_TEMP_BRIGHTNESS_1_VADDR           	(0xb802c410)
//=============================================================================================
#define  COLOR_UVCORING_UVC_CONTROL_VADDR                   	(0xb802ab00)
#define  COLOR_UVCORING_UVC_GLOBAL_U_VADDR                  	(0xb802ab04)
#define  COLOR_UVCORING_UVC_GLOBAL_V_VADDR                  	(0xb802ab08)
#define  COLOR_UVCORING_UVC_SKIN_U_VADDR                    	(0xb802ab0c)
#define  COLOR_UVCORING_UVC_SKIN_V_VADDR                    	(0xb802ab10)
//=============================================================================================
#define  COLORMAP_D_CMRGB2RGB_CONTROL_VADDR                 	(0xb802c300)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_IN_OFFSET_0_VADDR   	(0xb802c304)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_IN_OFFSET_1_VADDR   	(0xb802c308)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_0_VADDR             	(0xb802c30c)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_1_VADDR             	(0xb802c310)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_2_VADDR             	(0xb802c314)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_3_VADDR             	(0xb802c318)
#define  COLORMAP_D_CMRGB2RGB_TAB1_DATA_4_VADDR             	(0xb802c31c)
#define  COLORMAP_D_CMRGB2RGB_TAB1_OUT_OFFSET_0_VADDR       	(0xb802c320)
#define  COLORMAP_D_CMRGB2RGB_TAB1_OUT_OFFSET_1_VADDR       	(0xb802c324)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_IN_OFFSET_0_VADDR   	(0xb802c328)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_IN_OFFSET_1_VADDR   	(0xb802c32c)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_0_VADDR             	(0xb802c330)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_1_VADDR             	(0xb802c334)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_2_VADDR             	(0xb802c338)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_3_VADDR             	(0xb802c33c)
#define  COLORMAP_D_CMRGB2RGB_TAB2_DATA_4_VADDR             	(0xb802c340)
#define  COLORMAP_D_CMRGB2RGB_TAB2_OUT_OFFSET_0_VADDR       	(0xb802c344)
#define  COLORMAP_D_CMRGB2RGB_TAB2_OUT_OFFSET_1_VADDR       	(0xb802c348)
//=============================================================================================
#define  COLOR_D_VC_GLOBAL_CTRL_VADDR                       	(0xb802a000)
#define  COLOR_D_VC_GLOBAL_CTRL_DB_VADDR                    	(0xb802a004)
//=============================================================================================
#define  CON_BRI_DM_DOUBLE_BUFFER_CTRL_VADDR                	(0xb802a850)
#define  CON_BRI_DM_COLOR_RGB_CTRL1_VADDR                   	(0xb802a84c)
#define  CON_BRI_DM_COLOR_RGB_CTRL_VADDR                    	(0xb802a800)
#define  CON_BRI_DM_CONTRAST_A_VADDR                        	(0xb802a804)
#define  CON_BRI_DM_BRIGHTNESS_1_VADDR                      	(0xb802a808)
#define  CON_BRI_DM_CONTRAST_B2B_VADDR                      	(0xb802a80c)
#define  CON_BRI_DM_BRIGHTNESS_2_VADDR                      	(0xb802a814)
#define  CON_BRI_DM_CONTRAST_B2A_VADDR                      	(0xb802a818)
#define  CON_BRI_DM_CONTRAST_A2B_VADDR                      	(0xb802a81c)
#define  CON_BRI_DS_COLOR_RGB_CTRL_VADDR                    	(0xb802a820)
#define  CON_BRI_DS_CONTRAST_A_VADDR                        	(0xb802a824)
#define  CON_BRI_DS_BRIGHTNESS_1_VADDR                      	(0xb802a828)
#define  CON_BRI_DS_CONTRAST_B2B_VADDR                      	(0xb802a82c)
#define  CON_BRI_DS_BRIGHTNESS_2_VADDR                      	(0xb802a834)
#define  CON_BRI_DS_CONTRAST_B2A_VADDR                      	(0xb802a838)
#define  CON_BRI_DS_CONTRAST_A2B_VADDR                      	(0xb802a83c)
#define  CON_BRI_D_OVERLAY_CONTRAST_A2A_VADDR               	(0xb802a840)
#define  CON_BRI_D_OVERLAY_BRIGHTNESS_3_VADDR               	(0xb802a844)
//=============================================================================================
#define  D_HISTOGRAM_D_ICH1_HIST_IN_CSELECT_VADDR           	(0xb802b100)
#define  D_HISTOGRAM_D_ICH1_HIST_IN_RANGE_HOR_VADDR         	(0xb802b104)
#define  D_HISTOGRAM_D_ICH1_HIST_IN_RANGE_VER_VADDR         	(0xb802b108)
#define  D_HISTOGRAM_D_ICH1_HIST_STATUS_VADDR               	(0xb802b10c)
#define  D_HISTOGRAM_D_ICH1_HIST_MAX_MIN_VADDR              	(0xb802b110)
#define  D_HISTOGRAM_D_ICH1_BYCOLOR_DEBUG_VADDR             	(0xb802b114)
#define  D_HISTOGRAM_D_ICH1_HIST_SUMVAL_HIGH_VADDR          	(0xb802b118)
#define  D_HISTOGRAM_D_ICH1_HIST_SUMVAL_LOW_VADDR           	(0xb802b11c)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_BOUND_VADDR             	(0xb802b120)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_BOUND_U_VADDR           	(0xb802b124)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_BOUND_V_VADDR           	(0xb802b128)
#define  D_HISTOGRAM_D_ICH1_HIST_READ_CTR_VADDR             	(0xb802b12c)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_01_00_VADDR     	(0xb802b130)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_03_02_VADDR     	(0xb802b134)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_05_04_VADDR     	(0xb802b138)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_07_06_VADDR     	(0xb802b13c)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_09_08_VADDR     	(0xb802b140)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_11_10_VADDR     	(0xb802b144)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_13_12_VADDR     	(0xb802b148)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_15_14_VADDR     	(0xb802b14c)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_17_16_VADDR     	(0xb802b150)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_19_18_VADDR     	(0xb802b154)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_21_20_VADDR     	(0xb802b158)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_23_22_VADDR     	(0xb802b15c)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_25_24_VADDR     	(0xb802b160)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_27_26_VADDR     	(0xb802b164)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_29_28_VADDR     	(0xb802b168)
#define  D_HISTOGRAM_D_ICH1_C0_HIST_IN_DATA_31_30_VADDR     	(0xb802b16c)
#define  D_HISTOGRAM_D_ICH1_C0_SECTIONHIST_IN_CSELECT_VADDR 	(0xb802b170)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION0_DATA_01_00_VADDR    	(0xb802b174)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION0_DATA_03_02_VADDR    	(0xb802b178)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION0_DATA_05_04_VADDR    	(0xb802b17c)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION0_DATA_07_06_VADDR    	(0xb802b180)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION1_DATA_01_00_VADDR    	(0xb802b184)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION1_DATA_03_02_VADDR    	(0xb802b188)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION1_DATA_05_04_VADDR    	(0xb802b18c)
#define  D_HISTOGRAM_D_ICH1_C0_SECTION1_DATA_07_06_VADDR    	(0xb802b190)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_BOUND_VADDR             	(0xb802b1a0)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_BOUND_U_VADDR           	(0xb802b1a4)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_BOUND_V_VADDR           	(0xb802b1a8)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_01_00_VADDR     	(0xb802b1b0)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_03_02_VADDR     	(0xb802b1b4)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_05_04_VADDR     	(0xb802b1b8)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_07_06_VADDR     	(0xb802b1bc)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_09_08_VADDR     	(0xb802b1c0)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_11_10_VADDR     	(0xb802b1c4)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_13_12_VADDR     	(0xb802b1c8)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_15_14_VADDR     	(0xb802b1cc)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_17_16_VADDR     	(0xb802b1d0)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_19_18_VADDR     	(0xb802b1d4)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_21_20_VADDR     	(0xb802b1d8)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_23_22_VADDR     	(0xb802b1dc)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_25_24_VADDR     	(0xb802b1e0)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_27_26_VADDR     	(0xb802b1e4)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_29_28_VADDR     	(0xb802b1e8)
#define  D_HISTOGRAM_D_ICH1_C1_HIST_IN_DATA_31_30_VADDR     	(0xb802b1ec)
#define  D_HISTOGRAM_D_ICH1_C1_SECTIONHIST_IN_CSELECT_VADDR 	(0xb802b1f0)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION0_DATA_01_00_VADDR    	(0xb802b1f4)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION0_DATA_03_02_VADDR    	(0xb802b1f8)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION0_DATA_05_04_VADDR    	(0xb802b1fc)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION0_DATA_07_06_VADDR    	(0xb802b200)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION1_DATA_01_00_VADDR    	(0xb802b204)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION1_DATA_03_02_VADDR    	(0xb802b208)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION1_DATA_05_04_VADDR    	(0xb802b20c)
#define  D_HISTOGRAM_D_ICH1_C1_SECTION1_DATA_07_06_VADDR    	(0xb802b210)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_2P_BIST_FAIL_VADDR   	(0xb802b21c)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_1P_BIST_FAIL_VADDR   	(0xb802b220)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_2P_DRF_FAIL_VADDR    	(0xb802b224)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_1P_DRF_FAIL_VADDR    	(0xb802b228)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_2P_BIST_DVSE_VADDR   	(0xb802b22c)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_1P_BIST_DVSE_VADDR   	(0xb802b230)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_2P_BIST_DVS_VADDR    	(0xb802b234)
#define  D_HISTOGRAM_D_ICH1_MBIST_HIST_1P_BIST_DVS_VADDR    	(0xb802b238)
#define  D_HISTOGRAM_D_ICH2_HIST_IN_CSELECT_VADDR           	(0xb802b300)
#define  D_HISTOGRAM_D_ICH2_HIST_IN_RANGE_HOR_VADDR         	(0xb802b304)
#define  D_HISTOGRAM_D_ICH2_HIST_IN_RANGE_VER_VADDR         	(0xb802b308)
#define  D_HISTOGRAM_D_ICH2_HIST_STATUS_VADDR               	(0xb802b30c)
#define  D_HISTOGRAM_D_ICH2_HIST_MAX_MIN_VADDR              	(0xb802b310)
#define  D_HISTOGRAM_D_ICH2_BYCOLOR_DEBUG_VADDR             	(0xb802b314)
#define  D_HISTOGRAM_D_ICH2_HIST_SUMVAL_HIGH_VADDR          	(0xb802b318)
#define  D_HISTOGRAM_D_ICH2_HIST_SUMVAL_LOW_VADDR           	(0xb802b31c)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_BOUND_VADDR             	(0xb802b320)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_BOUND_U_VADDR           	(0xb802b324)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_BOUND_V_VADDR           	(0xb802b328)
#define  D_HISTOGRAM_D_ICH2_HIST_READ_CTR_VADDR             	(0xb802b32c)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_01_00_VADDR     	(0xb802b330)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_03_02_VADDR     	(0xb802b334)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_05_04_VADDR     	(0xb802b338)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_07_06_VADDR     	(0xb802b33c)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_09_08_VADDR     	(0xb802b340)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_11_10_VADDR     	(0xb802b344)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_13_12_VADDR     	(0xb802b348)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_15_14_VADDR     	(0xb802b34c)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_17_16_VADDR     	(0xb802b350)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_19_18_VADDR     	(0xb802b354)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_21_20_VADDR     	(0xb802b358)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_23_22_VADDR     	(0xb802b35c)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_25_24_VADDR     	(0xb802b360)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_27_26_VADDR     	(0xb802b364)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_29_28_VADDR     	(0xb802b368)
#define  D_HISTOGRAM_D_ICH2_C0_HIST_IN_DATA_31_30_VADDR     	(0xb802b36c)
#define  D_HISTOGRAM_D_ICH2_C0_SECTIONHIST_IN_CSELECT_VADDR 	(0xb802b370)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION0_DATA_01_00_VADDR    	(0xb802b374)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION0_DATA_03_02_VADDR    	(0xb802b378)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION0_DATA_05_04_VADDR    	(0xb802b37c)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION0_DATA_07_06_VADDR    	(0xb802b380)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION1_DATA_01_00_VADDR    	(0xb802b384)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION1_DATA_03_02_VADDR    	(0xb802b388)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION1_DATA_05_04_VADDR    	(0xb802b38c)
#define  D_HISTOGRAM_D_ICH2_C0_SECTION1_DATA_07_06_VADDR    	(0xb802b390)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_BOUND_VADDR             	(0xb802b3a0)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_BOUND_U_VADDR           	(0xb802b3a4)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_BOUND_V_VADDR           	(0xb802b3a8)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_01_00_VADDR     	(0xb802b3b0)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_03_02_VADDR     	(0xb802b3b4)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_05_04_VADDR     	(0xb802b3b8)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_07_06_VADDR     	(0xb802b3bc)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_09_08_VADDR     	(0xb802b3c0)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_11_10_VADDR     	(0xb802b3c4)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_13_12_VADDR     	(0xb802b3c8)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_15_14_VADDR     	(0xb802b3cc)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_17_16_VADDR     	(0xb802b3d0)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_19_18_VADDR     	(0xb802b3d4)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_21_20_VADDR     	(0xb802b3d8)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_23_22_VADDR     	(0xb802b3dc)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_25_24_VADDR     	(0xb802b3e0)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_27_26_VADDR     	(0xb802b3e4)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_29_28_VADDR     	(0xb802b3e8)
#define  D_HISTOGRAM_D_ICH2_C1_HIST_IN_DATA_31_30_VADDR     	(0xb802b3ec)
#define  D_HISTOGRAM_D_ICH2_C1_SECTIONHIST_IN_CSELECT_VADDR 	(0xb802b3f0)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION0_DATA_01_00_VADDR    	(0xb802b3f4)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION0_DATA_03_02_VADDR    	(0xb802b3f8)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION0_DATA_05_04_VADDR    	(0xb802b3fc)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION0_DATA_07_06_VADDR    	(0xb802b400)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION1_DATA_01_00_VADDR    	(0xb802b404)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION1_DATA_03_02_VADDR    	(0xb802b408)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION1_DATA_05_04_VADDR    	(0xb802b40c)
#define  D_HISTOGRAM_D_ICH2_C1_SECTION1_DATA_07_06_VADDR    	(0xb802b410)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_2P_BIST_FAIL_VADDR   	(0xb802b41c)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_1P_BIST_FAIL_VADDR   	(0xb802b420)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_2P_DRF_FAIL_VADDR    	(0xb802b424)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_1P_DRF_FAIL_VADDR    	(0xb802b428)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_2P_BIST_DVSE_VADDR   	(0xb802b42c)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_1P_BIST_DVSE_VADDR   	(0xb802b430)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_2P_BIST_DVS_VADDR    	(0xb802b434)
#define  D_HISTOGRAM_D_ICH2_MBIST_HIST_1P_BIST_DVS_VADDR    	(0xb802b438)
//=============================================================================================
#define  DE_CONTOUR_DCT_CONTROL_VADDR                       	(0xb802a900)
#define  DE_CONTOUR_DCT_LPF_VADDR                           	(0xb802a904)
#define  DE_CONTOUR_DCT_WEIGHT_MEAN_TEX_VADDR               	(0xb802a908)
#define  DE_CONTOUR_DCT_WEIGHT_GAP_VADDR                    	(0xb802a90c)
//=============================================================================================
#define  DITHER_DITHERING_CTRL_VADDR                        	(0xb802c500)
#define  DITHER_DITHERING_SEQUENCE_TABLE_RED_00_07_VADDR    	(0xb802c504)
#define  DITHER_DITHERING_SEQUENCE_TABLE_RED_08_15_VADDR    	(0xb802c508)
#define  DITHER_DITHERING_SEQUENCE_TABLE_RED_16_23_VADDR    	(0xb802c50c)
#define  DITHER_DITHERING_SEQUENCE_TABLE_RED_24_31_VADDR    	(0xb802c510)
#define  DITHER_DITHERING_SEQUENCE_TABLE_GREEN_00_07_VADDR  	(0xb802c514)
#define  DITHER_DITHERING_SEQUENCE_TABLE_GREEN_08_15_VADDR  	(0xb802c518)
#define  DITHER_DITHERING_SEQUENCE_TABLE_GREEN_16_23_VADDR  	(0xb802c51c)
#define  DITHER_DITHERING_SEQUENCE_TABLE_GREEN_24_31_VADDR  	(0xb802c520)
#define  DITHER_DITHERING_SEQUENCE_TABLE_BLUE_00_07_VADDR   	(0xb802c524)
#define  DITHER_DITHERING_SEQUENCE_TABLE_BLUE_08_15_VADDR   	(0xb802c528)
#define  DITHER_DITHERING_SEQUENCE_TABLE_BLUE_16_23_VADDR   	(0xb802c52c)
#define  DITHER_DITHERING_SEQUENCE_TABLE_BLUE_24_31_VADDR   	(0xb802c530)
#define  DITHER_DITHERING_DITHER_TABLE_RED_00_VADDR         	(0xb802c534)
#define  DITHER_DITHERING_DITHER_TABLE_RED_01_VADDR         	(0xb802c538)
#define  DITHER_DITHERING_DITHER_TABLE_RED_02_VADDR         	(0xb802c53c)
#define  DITHER_DITHERING_DITHER_TABLE_RED_03_VADDR         	(0xb802c540)
#define  DITHER_DITHERING_DITHER_TABLE_RED_04_VADDR         	(0xb802c544)
#define  DITHER_DITHERING_DITHER_TABLE_RED_05_VADDR         	(0xb802c548)
#define  DITHER_DITHERING_DITHER_TABLE_RED_06_VADDR         	(0xb802c54c)
#define  DITHER_DITHERING_DITHER_TABLE_RED_07_VADDR         	(0xb802c550)
#define  DITHER_DITHERING_DITHER_TABLE_RED_08_VADDR         	(0xb802c554)
#define  DITHER_DITHERING_DITHER_TABLE_RED_09_VADDR         	(0xb802c558)
#define  DITHER_DITHERING_DITHER_TABLE_RED_0A_VADDR         	(0xb802c55c)
#define  DITHER_DITHERING_DITHER_TABLE_RED_0B_VADDR         	(0xb802c560)
#define  DITHER_DITHERING_DITHER_TABLE_RED_0C_VADDR         	(0xb802c564)
#define  DITHER_DITHERING_DITHER_TABLE_RED_0D_VADDR         	(0xb802c568)
#define  DITHER_DITHERING_DITHER_TABLE_RED_0E_VADDR         	(0xb802c56c)
#define  DITHER_DITHERING_DITHER_TABLE_RED_0F_VADDR         	(0xb802c570)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_00_VADDR       	(0xb802c574)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_01_VADDR       	(0xb802c578)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_02_VADDR       	(0xb802c57c)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_03_VADDR       	(0xb802c580)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_04_VADDR       	(0xb802c584)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_05_VADDR       	(0xb802c588)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_06_VADDR       	(0xb802c58c)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_07_VADDR       	(0xb802c590)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_08_VADDR       	(0xb802c594)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_09_VADDR       	(0xb802c598)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_0A_VADDR       	(0xb802c59c)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_0B_VADDR       	(0xb802c5a0)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_0C_VADDR       	(0xb802c5a4)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_0D_VADDR       	(0xb802c5a8)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_0E_VADDR       	(0xb802c5ac)
#define  DITHER_DITHERING_DITHER_TABLE_GREEN_0F_VADDR       	(0xb802c5b0)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_00_VADDR        	(0xb802c5b4)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_01_VADDR        	(0xb802c5b8)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_02_VADDR        	(0xb802c5bc)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_03_VADDR        	(0xb802c5c0)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_04_VADDR        	(0xb802c5c4)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_05_VADDR        	(0xb802c5c8)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_06_VADDR        	(0xb802c5cc)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_07_VADDR        	(0xb802c5d0)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_08_VADDR        	(0xb802c5d4)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_09_VADDR        	(0xb802c5d8)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_0A_VADDR        	(0xb802c5dc)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_0B_VADDR        	(0xb802c5e0)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_0C_VADDR        	(0xb802c5e4)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_0D_VADDR        	(0xb802c5e8)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_0E_VADDR        	(0xb802c5ec)
#define  DITHER_DITHERING_DITHER_TABLE_BLUE_0F_VADDR        	(0xb802c5f0)
#define  DITHER_TEMPORAL_OFFSET_VADDR                       	(0xb802c5f4)
#define  DITHER_DITHER_CRC_CTRL_VADDR                       	(0xb802c5f8)
#define  DITHER_DITHER_CRC_RESULT_VADDR                     	(0xb802c5fc)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_RED_00_07_VADDR 	(0xb802c600)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_RED_08_15_VADDR 	(0xb802c604)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_RED_16_23_VADDR 	(0xb802c608)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_RED_24_31_VADDR 	(0xb802c60c)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_GREEN_00_07_VADDR 	(0xb802c610)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_GREEN_08_15_VADDR 	(0xb802c614)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_GREEN_16_23_VADDR 	(0xb802c618)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_GREEN_24_31_VADDR 	(0xb802c61c)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_BLUE_00_07_VADDR 	(0xb802c620)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_BLUE_08_15_VADDR 	(0xb802c624)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_BLUE_16_23_VADDR 	(0xb802c628)
#define  DITHER_DITHERING_2ND_SEQUENCE_TABLE_BLUE_24_31_VADDR 	(0xb802c62c)
#define  DITHER_DITHERING_CTRL2_VADDR                       	(0xb802c630)
#define  DITHER_DITHERING_DD_TH_B_VADDR                     	(0xb802c634)
#define  DITHER_DITHERING_DD_TH_G_VADDR                     	(0xb802c638)
#define  DITHER_DITHERING_DD_TH_R_VADDR                     	(0xb802c63c)
//=============================================================================================
#define  GAMMA_GAMMA_PORT_VADDR                             	(0xb802c100)
#define  GAMMA_GAMMA_CTRL_1_VADDR                           	(0xb802c104)
#define  GAMMA_GAMMA_CTRL_2_VADDR                           	(0xb802c108)
#define  GAMMA_GAMMA_CTRL_3_VADDR                           	(0xb802c10c)
#define  GAMMA_GAMMA_SRGB_BIST_CTRL_1_VADDR                 	(0xb802c110)
#define  GAMMA_GAMMA_SRGB_BIST_CTRL_3_VADDR                 	(0xb802c114)
#define  GAMMA_ADAPT_GAMMA_VADDR                            	(0xb802c120)
#define  GAMMA_GAMMA_BS_CONTROL_VADDR                       	(0xb802c130)
#define  GAMMA_GAMMA_BS_Y_INDEX_1_VADDR                     	(0xb802c134)
#define  GAMMA_GAMMA_BS_Y_INDEX_2_VADDR                     	(0xb802c138)
#define  GAMMA_GAMMA_BS_R_OFFSET_1_VADDR                    	(0xb802c13c)
#define  GAMMA_GAMMA_BS_R_OFFSET_2_VADDR                    	(0xb802c140)
#define  GAMMA_GAMMA_BS_R_OFFSET_3_VADDR                    	(0xb802c144)
#define  GAMMA_GAMMA_BS_G_OFFSET_1_VADDR                    	(0xb802c148)
#define  GAMMA_GAMMA_BS_G_OFFSET_2_VADDR                    	(0xb802c14c)
#define  GAMMA_GAMMA_BS_G_OFFSET_3_VADDR                    	(0xb802c150)
#define  GAMMA_GAMMA_BS_B_OFFSET_1_VADDR                    	(0xb802c154)
#define  GAMMA_GAMMA_BS_B_OFFSET_2_VADDR                    	(0xb802c158)
#define  GAMMA_GAMMA_BS_B_OFFSET_3_VADDR                    	(0xb802c15c)
#define  GAMMA_GAMMA_BS_R_STEP_1_VADDR                      	(0xb802c160)
#define  GAMMA_GAMMA_BS_R_STEP_2_VADDR                      	(0xb802c164)
#define  GAMMA_GAMMA_BS_G_STEP_1_VADDR                      	(0xb802c168)
#define  GAMMA_GAMMA_BS_G_STEP_2_VADDR                      	(0xb802c16c)
#define  GAMMA_GAMMA_BS_B_STEP_1_VADDR                      	(0xb802c170)
#define  GAMMA_GAMMA_BS_B_STEP_2_VADDR                      	(0xb802c174)
#define  GAMMA_DSTAT_CTRL_R_VADDR                           	(0xb802c180)
#define  GAMMA_DSTAT_CTRL_G_VADDR                           	(0xb802c184)
#define  GAMMA_DSTAT_CTRL_B_VADDR                           	(0xb802c188)
#define  GAMMA_DSTAT_O_R1_VADDR                             	(0xb802c18c)
#define  GAMMA_DSTAT_O_R2_VADDR                             	(0xb802c190)
#define  GAMMA_DSTAT_O_G1_VADDR                             	(0xb802c194)
#define  GAMMA_DSTAT_O_G2_VADDR                             	(0xb802c198)
#define  GAMMA_DSTAT_O_B1_VADDR                             	(0xb802c19c)
#define  GAMMA_DSTAT_O_B2_VADDR                             	(0xb802c1a0)
//=============================================================================================
#define  INV_GAMMA_INV_GAMMA_PORT_VADDR                     	(0xb802c010)
#define  INV_GAMMA_INV_GAMMA_CTRL_1_VADDR                   	(0xb802c014)
#define  INV_GAMMA_INV_GAMMA_CTRL_2_VADDR                   	(0xb802c018)
#define  INV_GAMMA_ADAPT_INV_GAMMA_VADDR                    	(0xb802c01c)
//=============================================================================================
#define  INVOUTPUTGAMMA_INV_OUT_GAMMA_PORT_VADDR            	(0xb802c820)
#define  INVOUTPUTGAMMA_INV_OUT_GAMMA_CTRL_1_VADDR          	(0xb802c824)
#define  INVOUTPUTGAMMA_INV_OUT_GAMMA_BIST_CTRL_1_VADDR     	(0xb802c828)
#define  INVOUTPUTGAMMA_INV_OUT_GAMMA_BIST_CTRL_3_VADDR     	(0xb802c830)
//=============================================================================================
#define  LC_LC_GLOBAL_CTRL0_VADDR                           	(0xb802e000)
#define  LC_LC_GLOBAL_CTRL1_VADDR                           	(0xb802e004)
#define  LC_LC_GLOBAL_CTRL2_VADDR                           	(0xb802e008)
#define  LC_LC_GLOBAL_CTRL3_VADDR                           	(0xb802e00c)
#define  LC_LC_GLOBAL_CTRL4_VADDR                           	(0xb802e010)
#define  LC_LC_GLOBAL_CTRL5_VADDR                           	(0xb802e014)
#define  LC_LC_GLOBAL_MAX_CTRL_VADDR                        	(0xb802e018)
#define  LC_LC_GLOBAL_HIST1_VADDR                           	(0xb802e01c)
#define  LC_LC_GLOBAL_HIST2_VADDR                           	(0xb802e020)
#define  LC_LC_GLOBAL_HIST3_VADDR                           	(0xb802e024)
#define  LC_LC_GLOBAL_HIST4_VADDR                           	(0xb802e028)
#define  LC_LC_GLOBAL_HIST5_VADDR                           	(0xb802e02c)
#define  LC_LC_GLOBAL_HIST6_VADDR                           	(0xb802e030)
#define  LC_LC_GLOBAL_HIST7_VADDR                           	(0xb802e034)
#define  LC_LC_GLOBAL_HIST8_VADDR                           	(0xb802e038)
#define  LC_LC_DECISION_CTRL1_VADDR                         	(0xb802e03c)
#define  LC_LC_DECISION_CTRL2_VADDR                         	(0xb802e040)
#define  LC_LC_DECISION_CTRL3_VADDR                         	(0xb802e044)
#define  LC_LC_DECISION_CTRL4_VADDR                         	(0xb802e048)
#define  LC_LC_DECISION_CTRL5_VADDR                         	(0xb802e04c)
#define  LC_LC_SPATIAL_CTRL1_VADDR                          	(0xb802e050)
#define  LC_LC_SPATIAL_CTRL2_VADDR                          	(0xb802e054)
#define  LC_LC_SPATIAL_CTRL3_VADDR                          	(0xb802e058)
#define  LC_LC_SPATIAL_CTRL4_VADDR                          	(0xb802e068)
#define  LC_LC_TEMPORAL_CTRL1_VADDR                         	(0xb802e05c)
#define  LC_LC_TEMPORAL_CTRL2_VADDR                         	(0xb802e060)
#define  LC_LC_TEMPORAL_CTRL3_VADDR                         	(0xb802e064)
#define  LC_LC_INTER_HCTRL1_VADDR                           	(0xb802e074)
#define  LC_LC_INTER_HCTRL2_VADDR                           	(0xb802e078)
#define  LC_LC_INTER_VCTRL1_VADDR                           	(0xb802e07c)
#define  LC_LC_INTER_VCTRL2_VADDR                           	(0xb802e080)
#define  LC_LC_VTAB_AP_VADDR                                	(0xb802e084)
#define  LC_LC_VTAB_DP_VADDR                                	(0xb802e088)
#define  LC_LC_HTAB_AP_VADDR                                	(0xb802e08c)
#define  LC_LC_HTAB_DP_VADDR                                	(0xb802e090)
#define  LC_LC_SRAM_CTRL_VADDR                              	(0xb802e094)
#define  LC_LC_BLIGHT_AP_VADDR                              	(0xb802e098)
#define  LC_LC_BLIGHT_DP_VADDR                              	(0xb802e09c)
#define  LC_LC_TONEMAPPING_GRID0_0_VADDR                    	(0xb802e0a0)
#define  LC_LC_TONEMAPPING_GRID0_1_VADDR                    	(0xb802e0a4)
#define  LC_LC_TONEMAPPING_GRID0_2_VADDR                    	(0xb802e0a8)
#define  LC_LC_TONEMAPPING_GRID0_3_VADDR                    	(0xb802e0ac)
#define  LC_LC_TONEMAPPING_GRID0_4_VADDR                    	(0xb802e0b0)
#define  LC_LC_TONEMAPPING_GRID0_5_VADDR                    	(0xb802e0b4)
#define  LC_LC_TONEMAPPING_GRID0_6_VADDR                    	(0xb802e0b8)
#define  LC_LC_TONEMAPPING_GRID0_7_VADDR                    	(0xb802e0bc)
#define  LC_LC_TONEMAPPING_GRID0_8_VADDR                    	(0xb802e0c0)
#define  LC_LC_TONEMAPPING_GRID0_9_VADDR                    	(0xb802e0c4)
#define  LC_LC_TONEMAPPING_GRID0_10_VADDR                   	(0xb802e0c8)
#define  LC_LC_TONEMAPPING_GRID0_11_VADDR                   	(0xb802e0cc)
#define  LC_LC_TONEMAPPING_GRID0_12_VADDR                   	(0xb802e0d0)
#define  LC_LC_TONEMAPPING_GRID0_13_VADDR                   	(0xb802e0d4)
#define  LC_LC_TONEMAPPING_GRID0_14_VADDR                   	(0xb802e0d8)
#define  LC_LC_TONEMAPPING_GRID0_15_VADDR                   	(0xb802e0dc)
#define  LC_LC_TONEMAPPING_GRID2_0_VADDR                    	(0xb802e0e0)
#define  LC_LC_TONEMAPPING_GRID2_1_VADDR                    	(0xb802e0e4)
#define  LC_LC_TONEMAPPING_GRID2_2_VADDR                    	(0xb802e0e8)
#define  LC_LC_TONEMAPPING_GRID2_3_VADDR                    	(0xb802e0ec)
#define  LC_LC_TONEMAPPING_GRID2_4_VADDR                    	(0xb802e0f0)
#define  LC_LC_TONEMAPPING_GRID2_5_VADDR                    	(0xb802e0f4)
#define  LC_LC_TONEMAPPING_GRID2_6_VADDR                    	(0xb802e0f8)
#define  LC_LC_TONEMAPPING_GRID2_7_VADDR                    	(0xb802e0fc)
#define  LC_LC_TONEMAPPING_GRID2_8_VADDR                    	(0xb802e100)
#define  LC_LC_TONEMAPPING_GRID2_9_VADDR                    	(0xb802e104)
#define  LC_LC_TONEMAPPING_GRID2_10_VADDR                   	(0xb802e108)
#define  LC_LC_TONEMAPPING_GRID2_11_VADDR                   	(0xb802e10c)
#define  LC_LC_TONEMAPPING_GRID2_12_VADDR                   	(0xb802e110)
#define  LC_LC_TONEMAPPING_GRID2_13_VADDR                   	(0xb802e114)
#define  LC_LC_TONEMAPPING_GRID2_14_VADDR                   	(0xb802e118)
#define  LC_LC_TONEMAPPING_GRID2_15_VADDR                   	(0xb802e11c)
#define  LC_LC_TONEMAPPING_CURVE_SEL_0_VADDR                	(0xb802e120)
#define  LC_LC_TONEMAPPING_CURVE_SEL_1_VADDR                	(0xb802e124)
#define  LC_LC_TONEMAPPING_CURVE_SEL_2_VADDR                	(0xb802e128)
#define  LC_LC_TONEMAPPING_CURVE_SEL_3_VADDR                	(0xb802e12c)
#define  LC_LC_TONEMAPPING_SRAM_ADDR_VADDR                  	(0xb802e130)
#define  LC_LC_TONEMAPPING_SRAM_DATA_VADDR                  	(0xb802e134)
#define  LC_LC_TONEMAPPING_BLENDING_VADDR                   	(0xb802e138)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_0_VADDR                 	(0xb802e140)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_1_VADDR                 	(0xb802e144)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_2_VADDR                 	(0xb802e148)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_3_VADDR                 	(0xb802e14c)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_4_VADDR                 	(0xb802e150)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_5_VADDR                 	(0xb802e154)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_6_VADDR                 	(0xb802e158)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_7_VADDR                 	(0xb802e15c)
#define  LC_LC_LOCAL_SHPNR_1ST_GAIN_8_VADDR                 	(0xb802e160)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_0_VADDR                 	(0xb802e170)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_1_VADDR                 	(0xb802e174)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_2_VADDR                 	(0xb802e178)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_3_VADDR                 	(0xb802e17c)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_4_VADDR                 	(0xb802e180)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_5_VADDR                 	(0xb802e184)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_6_VADDR                 	(0xb802e188)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_7_VADDR                 	(0xb802e18c)
#define  LC_LC_LOCAL_SHPNR_2ND_GAIN_8_VADDR                 	(0xb802e190)
#define  LC_LC_DIFF_CTRL0_VADDR                             	(0xb802e1a0)
#define  LC_LC_DIFF_STATUS_VADDR                            	(0xb802e1a4)
#define  LC_LC_DEMO_WINDOW_CTRL0_VADDR                      	(0xb802e1b0)
#define  LC_LC_DEMO_WINDOW_CTRL1_VADDR                      	(0xb802e1b4)
//=============================================================================================
#define  OD_DMA_ODDMA_CMP_VADDR                          	(0xb802cd00)
#define  OD_DMA_ODDMA_CMP_PAIR_VADDR                     	(0xb802cd04)
#define  OD_DMA_ODDMA_CMP_BIT_VADDR                      	(0xb802cd08)
#define  OD_DMA_ODDMA_CMP_ENABLE_VADDR                   	(0xb802cd0c)
#define  OD_DMA_ODDMA_CMP_SMOOTH_VADDR                   	(0xb802cd10)
#define  OD_DMA_ODDMA_CMP_ALLOCATE_VADDR                 	(0xb802cd14)
#define  OD_DMA_ODDMA_CMP_POOR_VADDR                     	(0xb802cd18)
#define  OD_DMA_ODDMA_CMP_GUARANTEE_VADDR                	(0xb802cd1c)
#define  OD_DMA_ODDMA_CMP_BALANCE_VADDR                  	(0xb802cd20)
#define  OD_DMA_ODDMA_CMP_IRQ_EN_VADDR                   	(0xb802cd24)
#define  OD_DMA_ODDMA_CMP_IRQ_ST_VADDR                   	(0xb802cd28)
#define  OD_DMA_ODDMA_CMP_ST_VADDR                       	(0xb802cd2c)
#define  OD_DMA_ODDMA_CMP_QP_ST_VADDR                    	(0xb802cd30)
#define  OD_DMA_ODDMA_CMP_FIFO_ST1_VADDR                 	(0xb802cd34)
#define  OD_DMA_ODDMA_CMP_FIFO_ST2_VADDR                 	(0xb802cd38)
#define  OD_DMA_ODDMA_CMP_LEFT_ST_VADDR                  	(0xb802cd3c)
#define  OD_DMA_ODDMA_CMP_PACKAGE_ST_VADDR               	(0xb802cd40)
#define  OD_DMA_ODDMA_CMP_CRC_EVEN_G_VADDR               	(0xb802cd44)
#define  OD_DMA_ODDMA_CMP_CRC_EVEN_R_VADDR               	(0xb802cd48)
#define  OD_DMA_ODDMA_CMP_CRC_EVEN_B_VADDR               	(0xb802cd4c)
#define  OD_DMA_ODDMA_CMP_CRC_ODD_G_VADDR                	(0xb802cd50)
#define  OD_DMA_ODDMA_CMP_CRC_ODD_R_VADDR                	(0xb802cd54)
#define  OD_DMA_ODDMA_CMP_CRC_ODD_B_VADDR                	(0xb802cd58)
#define  OD_DMA_ODDMA_CMP_PACKAGE_ODD_ST_VADDR           	(0xb802cd5c)
#define  OD_DMA_ODDMA_DECMP_VADDR                        	(0xb802cd60)
#define  OD_DMA_ODDMA_DECMP_PAIR_VADDR                   	(0xb802cd64)
#define  OD_DMA_ODDMA_DECMP_SAT_EN_VADDR                 	(0xb802cd68)
#define  OD_DMA_ODDMA_DECMP_IRQ_EN_VADDR                 	(0xb802cd6c)
#define  OD_DMA_ODDMA_DECMP_IRQ_ST_VADDR                 	(0xb802cd70)
#define  OD_DMA_ODDMA_DECMP_MARK_EN_VADDR                	(0xb802cd74)
#define  OD_DMA_ODDMA_DECMP_MARK_COLOR_01_VADDR          	(0xb802cd78)
#define  OD_DMA_ODDMA_DECMP_MARK_COLOR_23_VADDR          	(0xb802cd7c)
#define  OD_DMA_ODDMA_DECMP_MARK_COLOR_45_VADDR          	(0xb802cd80)
#define  OD_DMA_ODDMA_DECMP_MARK_COLOR_67_VADDR          	(0xb802cd84)
#define  OD_DMA_ODDMA_DECMP_MARK_COLOR_422_VADDR         	(0xb802cd88)
#define  OD_DMA_ODDMA_DECMP_ST_VADDR                     	(0xb802cd8c)
#define  OD_DMA_ODDMA_DECMP_CRC_EVEN_G_VADDR             	(0xb802cd90)
#define  OD_DMA_ODDMA_DECMP_CRC_EVEN_R_VADDR             	(0xb802cd94)
#define  OD_DMA_ODDMA_DECMP_CRC_EVEN_B_VADDR             	(0xb802cd98)
#define  OD_DMA_ODDMA_DECMP_CRC_ODD_G_VADDR              	(0xb802cd9c)
#define  OD_DMA_ODDMA_DECMP_CRC_ODD_R_VADDR              	(0xb802cda0)
#define  OD_DMA_ODDMA_DECMP_CRC_ODD_B_VADDR              	(0xb802cda4)
#define  OD_DMA_ODDMA_DECMP_COMPENSATION_VADDR           	(0xb802cda8)
#define  OD_DMA_OD_DMA_CTRL4_VADDR                          	(0xb802cdb0)
#define  OD_DMA_ODDMA_LR_SEPARATE_CTRL1_VADDR               	(0xb802cdb4)
#define  OD_DMA_ODDMA_LR_SEPARATE_CTRL2_VADDR               	(0xb802cdb8)
#define  OD_DMA_ODDMA_CAP_CTL0_VADDR                        	(0xb802cdbc)
#define  OD_DMA_ODDMA_CAP_CTL1_VADDR                        	(0xb802cdc0)
#define  OD_DMA_ODDMA_CAP_CTL2_VADDR                        	(0xb802cdc4)
#define  OD_DMA_ODDMA_CAP_BOUNDARYADDR1_VADDR               	(0xb802cdd0)
#define  OD_DMA_ODDMA_CAP_BOUNDARYADDR2_VADDR               	(0xb802cdd4)
#define  OD_DMA_ODDMA_CAP_LINESTEP_VADDR                    	(0xb802cdd8)
#define  OD_DMA_ODDMA_CAP_DEMO_MODE_BLOCKSTEP_VADDR         	(0xb802cddc)
#define  OD_DMA_ODDMA_CAP_L1_START_VADDR                    	(0xb802cde0)
#define  OD_DMA_ODDMA_CAP_L2_START_VADDR                    	(0xb802cde4)
#define  OD_DMA_ODDMA_CAP_L3_START_VADDR                    	(0xb802cde8)
#define  OD_DMA_ODDMA_CAP_L4_START_VADDR                    	(0xb802cdec)
#define  OD_DMA_ODDMA_CAP1_L1_START_VADDR                   	(0xb802cdf0)
#define  OD_DMA_ODDMA_CAP1_L2_START_VADDR                   	(0xb802cdf4)
#define  OD_DMA_ODDMA_CAP1_L3_START_VADDR                   	(0xb802cdf8)
#define  OD_DMA_ODDMA_CAP1_L4_START_VADDR                   	(0xb802cdfc)
#define  OD_DMA_ODDMA_CAP_L1_START_DB_VADDR                 	(0xb802ce00)
#define  OD_DMA_ODDMA_CAP1_L1_START_DB_VADDR                	(0xb802ce04)
#define  OD_DMA_ODDMA_CAP_STATUS_VADDR                      	(0xb802ce08)
#define  OD_DMA_ODDMA_CAP1_STATUS_VADDR                     	(0xb802ce0c)
#define  OD_DMA_ODDMA_FRC_CTRL_VADDR                        	(0xb802ce10)
#define  OD_DMA_ODDMA_CAP_RM_VADDR                          	(0xb802ce1c)
#define  OD_DMA_ODDMA_CAP_RME_VADDR                         	(0xb802ce20)
#define  OD_DMA_ODDMA_CAP_LS_VADDR                          	(0xb802ce24)
#define  OD_DMA_ODDMA_CAP_FAIL_VADDR                        	(0xb802ce28)
#define  OD_DMA_ODDMA_CAP_DRF_FAIL_VADDR                    	(0xb802ce2c)
#define  OD_DMA_ODDMA_CRC_CTRL_VADDR                        	(0xb802ce30)
#define  OD_DMA_ODDMA_CRC_MASK_VADDR                        	(0xb802ce34)
#define  OD_DMA_ODDMA_CAP_L_CRC_RESULT_VADDR                	(0xb802ce38)
#define  OD_DMA_ODDMA_CAP_R_CRC_RESULT_VADDR                	(0xb802ce40)
#define  OD_DMA_ODDMA_DISP_L_CRC_RESULT_VADDR               	(0xb802ce48)
#define  OD_DMA_ODDMA_DISP_R_CRC_RESULT_VADDR               	(0xb802ce4c)
#define  OD_DMA_ODDMA_CAP1_L_CRC_RESULT_VADDR               	(0xb802ce50)
#define  OD_DMA_ODDMA_CAP1_R_CRC_RESULT_VADDR               	(0xb802ce54)
#define  OD_DMA_ODDMA_DISP1_L_CRC_RESULT_VADDR              	(0xb802ce58)
#define  OD_DMA_ODDMA_DISP1_R_CRC_RESULT_VADDR              	(0xb802ce5c)
#define  OD_DMA_ODDMA_DMA_RATE_CTRL_VADDR                   	(0xb802ce68)
#define  OD_DMA_ODDMA_CAPTURE_RATE_VADDR                    	(0xb802ce6c)
#define  OD_DMA_ODDMA_DISPLAY_RATE_VADDR                    	(0xb802ce70)
#define  OD_DMA_ODDMA_DISPLAY_CTRL_VADDR                    	(0xb802ce80)
#define  OD_DMA_ODDMA_DISPLAY_PREVSTART_VADDR               	(0xb802ce84)
#define  OD_DMA_ODDMA_DISPLAY_NUMWTL_VADDR                  	(0xb802ce8c)
#define  OD_DMA_ODDMA_DISPLAY_RDNUMLENREM_VADDR             	(0xb802ce9c)
#define  OD_DMA_ODDMA_DISP_LINESTEP_VADDR                   	(0xb802ceac)
#define  OD_DMA_ODDMA_DISPLAY_LINENUM_VADDR                 	(0xb802cebc)
#define  OD_DMA_ODDMA_DISPLAY_STATUS1_VADDR                 	(0xb802cecc)
#define  OD_DMA_ODDMA_DISPLAY_STATUS2_VADDR                 	(0xb802ced0)
#define  OD_DMA_ODDMA_DISP_START_ADDR_L1_VADDR              	(0xb802ced4)
#define  OD_DMA_ODDMA_DISP_START_ADDR_L2_VADDR              	(0xb802ced8)
#define  OD_DMA_ODDMA_DISP_START_ADDR_L3_VADDR              	(0xb802cedc)
#define  OD_DMA_ODDMA_DISP_START_ADDR_L4_VADDR              	(0xb802cee0)
#define  OD_DMA_ODDMA_DISPLAY1_STATUS1_VADDR                	(0xb802cef0)
#define  OD_DMA_ODDMA_DISPLAY1_STATUS2_VADDR                	(0xb802cef4)
#define  OD_DMA_ODDMA_DISP1_START_ADDR_L1_VADDR             	(0xb802cef8)
#define  OD_DMA_ODDMA_DISP1_START_ADDR_L2_VADDR             	(0xb802cefc)
#define  OD_DMA_ODDMA_DISP1_START_ADDR_L3_VADDR             	(0xb802cf00)
#define  OD_DMA_ODDMA_DISP1_START_ADDR_L4_VADDR             	(0xb802cf04)
#define  OD_DMA_ODDMA_INTERRUPT_ENABLE_VADDR                	(0xb802cf54)
#define  OD_DMA_ODDMA_COMP_DECOMP_CLK_GATED_VADDR           	(0xb802cf58)
#define  OD_DMA_DFRC_DEBUG_VADDR                            	(0xb802cf5c)
#define  OD_DMA_ODDMA_BYTE_CHANNEL_SWAP_VADDR               	(0xb802cf60)
#define  OD_DMA_ODDMA_DISP_RM_VADDR                         	(0xb802cfe0)
#define  OD_DMA_ODDMA_DISP_RME_VADDR                        	(0xb802cfe4)
#define  OD_DMA_ODDMA_DISP_LS_VADDR                         	(0xb802cfe8)
#define  OD_DMA_ODDMA_DISP_BIST_FAIL_VADDR                  	(0xb802cfec)
#define  OD_DMA_ODDMA_DISP_DRF_FAIL_VADDR                   	(0xb802cff0)
//=============================================================================================
#define  OD_OD_CTRL_VADDR                                   	(0xb802ca00)
#define  OD_OD_CTRL1_VADDR                                  	(0xb802ca04)
#define  OD_OD_LUT_ADDR_VADDR                               	(0xb802ca08)
#define  OD_OD_LUT_DATA_VADDR                               	(0xb802ca0c)
#define  OD_REGIONAL_OD_CTRL1_VADDR                         	(0xb802ca10)
#define  OD_REGIONAL_OD_CTRL2_VADDR                         	(0xb802ca14)
#define  OD_REGIONAL_OD_CTRL3_VADDR                         	(0xb802ca18)
#define  OD_REGIONAL_OD_CTRL4_VADDR                         	(0xb802ca1c)
#define  OD_REGIONAL_OD_CTRL5_VADDR                         	(0xb802ca20)
#define  OD_OD_NOISE_REDUCTION_CTRL_VADDR                   	(0xb802ca30)
#define  OD_FRAME_RPT_CTL_VADDR                             	(0xb802ca38)
#define  OD_TABLE_MOVE_DMA_ADDR1_VADDR                      	(0xb802ca40)
#define  OD_TABLE_MOVE_DMA_ADDR2_VADDR                      	(0xb802ca44)
#define  OD_TABLE_MOVE_DMA_ADDR3_VADDR                      	(0xb802ca48)
#define  OD_TABLE_MOVE_DMA_ADDR4_VADDR                      	(0xb802ca4c)
#define  OD_TABLE_MOVE_DMA_ADDR5_VADDR                      	(0xb802ca50)
#define  OD_TABLE_MOVE_DMA_ADDR6_VADDR                      	(0xb802ca54)
#define  OD_TABLE_MOVE_DMA_ADDR1_DELTA_VADDR                	(0xb802ca58)
#define  OD_TABLE_MOVE_DMA_ADDR2_DELTA_VADDR                	(0xb802ca5c)
#define  OD_TABLE_MOVE_DMA_ADDR3_DELTA_VADDR                	(0xb802ca60)
#define  OD_TABLE_MOVE_DMA_ADDR4_DELTA_VADDR                	(0xb802ca64)
#define  OD_TABLE_MOVE_DMA_ADDR5_DELTA_VADDR                	(0xb802ca68)
#define  OD_TABLE_MOVE_DMA_ADDR6_DELTA_VADDR                	(0xb802ca6c)
#define  OD_TABLE_MOVE_DMA_CTL_VADDR                        	(0xb802ca70)
#define  OD_TABLE_MOVE_DMA_STATUS_VADDR                     	(0xb802ca74)
#define  OD_CUR_R_TAB_IDX_1_VADDR                           	(0xb802ca80)
#define  OD_CUR_R_TAB_IDX_2_VADDR                           	(0xb802ca84)
#define  OD_CUR_R_TAB_IDX_3_VADDR                           	(0xb802ca88)
#define  OD_CUR_R_TAB_IDX_4_VADDR                           	(0xb802ca8c)
#define  OD_CUR_R_TAB_IDX_5_VADDR                           	(0xb802ca90)
#define  OD_CUR_R_TAB_IDX_6_VADDR                           	(0xb802ca94)
#define  OD_CUR_R_TAB_IDX_7_VADDR                           	(0xb802ca98)
#define  OD_CUR_R_TAB_IDX_8_VADDR                           	(0xb802ca9c)
#define  OD_PRE_R_TAB_IDX_1_VADDR                           	(0xb802caa0)
#define  OD_PRE_R_TAB_IDX_2_VADDR                           	(0xb802caa4)
#define  OD_PRE_R_TAB_IDX_3_VADDR                           	(0xb802caa8)
#define  OD_PRE_R_TAB_IDX_4_VADDR                           	(0xb802caac)
#define  OD_PRE_R_TAB_IDX_5_VADDR                           	(0xb802cab0)
#define  OD_PRE_R_TAB_IDX_6_VADDR                           	(0xb802cab4)
#define  OD_PRE_R_TAB_IDX_7_VADDR                           	(0xb802cab8)
#define  OD_PRE_R_TAB_IDX_8_VADDR                           	(0xb802cabc)
#define  OD_CUR_G_TAB_IDX_1_VADDR                           	(0xb802cac0)
#define  OD_CUR_G_TAB_IDX_2_VADDR                           	(0xb802cac4)
#define  OD_CUR_G_TAB_IDX_3_VADDR                           	(0xb802cac8)
#define  OD_CUR_G_TAB_IDX_4_VADDR                           	(0xb802cacc)
#define  OD_CUR_G_TAB_IDX_5_VADDR                           	(0xb802cad0)
#define  OD_CUR_G_TAB_IDX_6_VADDR                           	(0xb802cad4)
#define  OD_CUR_G_TAB_IDX_7_VADDR                           	(0xb802cad8)
#define  OD_CUR_G_TAB_IDX_8_VADDR                           	(0xb802cadc)
#define  OD_PRE_G_TAB_IDX_1_VADDR                           	(0xb802cae0)
#define  OD_PRE_G_TAB_IDX_2_VADDR                           	(0xb802cae4)
#define  OD_PRE_G_TAB_IDX_3_VADDR                           	(0xb802cae8)
#define  OD_PRE_G_TAB_IDX_4_VADDR                           	(0xb802caec)
#define  OD_PRE_G_TAB_IDX_5_VADDR                           	(0xb802caf0)
#define  OD_PRE_G_TAB_IDX_6_VADDR                           	(0xb802caf4)
#define  OD_PRE_G_TAB_IDX_7_VADDR                           	(0xb802caf8)
#define  OD_PRE_G_TAB_IDX_8_VADDR                           	(0xb802cafc)
#define  OD_CUR_B_TAB_IDX_1_VADDR                           	(0xb802cb00)
#define  OD_CUR_B_TAB_IDX_2_VADDR                           	(0xb802cb04)
#define  OD_CUR_B_TAB_IDX_3_VADDR                           	(0xb802cb08)
#define  OD_CUR_B_TAB_IDX_4_VADDR                           	(0xb802cb0c)
#define  OD_CUR_B_TAB_IDX_5_VADDR                           	(0xb802cb10)
#define  OD_CUR_B_TAB_IDX_6_VADDR                           	(0xb802cb14)
#define  OD_CUR_B_TAB_IDX_7_VADDR                           	(0xb802cb18)
#define  OD_CUR_B_TAB_IDX_8_VADDR                           	(0xb802cb1c)
#define  OD_PRE_B_TAB_IDX_1_VADDR                           	(0xb802cb20)
#define  OD_PRE_B_TAB_IDX_2_VADDR                           	(0xb802cb24)
#define  OD_PRE_B_TAB_IDX_3_VADDR                           	(0xb802cb28)
#define  OD_PRE_B_TAB_IDX_4_VADDR                           	(0xb802cb2c)
#define  OD_PRE_B_TAB_IDX_5_VADDR                           	(0xb802cb30)
#define  OD_PRE_B_TAB_IDX_6_VADDR                           	(0xb802cb34)
#define  OD_PRE_B_TAB_IDX_7_VADDR                           	(0xb802cb38)
#define  OD_PRE_B_TAB_IDX_8_VADDR                           	(0xb802cb3c)
#define  OD_NONLINEAR_CTL_VADDR                             	(0xb802cb40)
#define  OD_D_CRC_CTRL1_VADDR                               	(0xb802cb44)
#define  OD_CRC_RESULT1_VADDR                               	(0xb802cb48)
#define  OD_CRC_RESULT2_VADDR                               	(0xb802cb4c)
#define  OD_ACCESSDATA_CTRL_PC_VADDR                        	(0xb802cb54)
#define  OD_ACCESSDATA_POSCTRL_PC_VADDR                     	(0xb802cb58)
#define  OD_WRITEDATA_DATA_PC_VADDR                         	(0xb802cb5c)
#define  OD_WRITEDATA_DATA_1_PC_VADDR                       	(0xb802cb60)
#define  OD_WRITEDATA_DATA_2_PC_VADDR                       	(0xb802cb64)
#define  OD_WRITEDATA_DATA_3_PC_VADDR                       	(0xb802cb68)
#define  OD_WRITEDATA_DATA_4_PC_VADDR                       	(0xb802cb6c)
#define  OD_WRITEDATA_DATA_5_PC_VADDR                       	(0xb802cb70)
#define  OD_WRITEDATA_DATA_6_PC_VADDR                       	(0xb802cb74)
#define  OD_WRITEDATA_DATA_7_PC_VADDR                       	(0xb802cb78)
#define  OD_READDATA_DATA_Y1_PC_VADDR                       	(0xb802cb94)
#define  OD_READDATA_DATA_Y2_PC_VADDR                       	(0xb802cb98)
#define  OD_READDATA_DATA_C1_PC_VADDR                       	(0xb802cb9c)
#define  OD_READDATA_DATA_C2_PC_VADDR                       	(0xb802cba0)
#define  OD_READDATA_DATA_C3_PC_VADDR                       	(0xb802cba4)
#define  OD_READDATA_DATA_C4_PC_VADDR                       	(0xb802cba8)
#define  OD_OD_BIST_VADDR                                   	(0xb802cbb0)
#define  OD_OD_BIST_1_VADDR                                 	(0xb802cbb4)
#define  OD_OD_BIST_2_VADDR                                 	(0xb802cbb8)
#define  OD_OD_BIST_3_VADDR                                 	(0xb802cbbc)
#define  OD_PCID_CTRL_VADDR                                 	(0xb802cbc0)
#define  OD_PCID_CTRL_1_VADDR                               	(0xb802cbc4)
#define  OD_PCID2_CTRL_VADDR                                	(0xb802cbc8)
#define  OD_PCID2_CTRL_1_VADDR                              	(0xb802cbcc)
#define  OD_PCID_CTRL_LINE_3_EVEN_VADDR                     	(0xb802cbd0)
#define  OD_PCID2_CTRL_LINE_3_ODD_VADDR                     	(0xb802cbd4)
#define  OD_PCID_CTRL_LINE_4_EVEN_VADDR                     	(0xb802cbd8)
#define  OD_PCID2_CTRL_LINE_4_ODD_VADDR                     	(0xb802cbdc)
#define  OD_PCID2_POLARITY_R_1_VADDR                        	(0xb802cbe0)
#define  OD_PCID2_POLARITY_R_2_VADDR                        	(0xb802cbe4)
#define  OD_PCID2_POLARITY_G_1_VADDR                        	(0xb802cbe8)
#define  OD_PCID2_POLARITY_G_2_VADDR                        	(0xb802cbec)
#define  OD_PCID2_POLARITY_B_1_VADDR                        	(0xb802cbf0)
#define  OD_PCID2_POLARITY_B_2_VADDR                        	(0xb802cbf4)
#define  OD_PCID_RM_VADDR                                   	(0xb802cbf8)
#define  OD_PCID_RME_LS_VADDR                               	(0xb802cbfc)
#define  OD_PCID_FAIL_VADDR                                 	(0xb802cbac)
//=============================================================================================
#define  OUTPUTGAMMA_OUT_GAMMA_PORT_VADDR                   	(0xb802c800)
#define  OUTPUTGAMMA_OUT_GAMMA_CTRL_1_VADDR                 	(0xb802c804)
#define  OUTPUTGAMMA_OUT_GAMMA_BIST_CTRL_1_VADDR            	(0xb802c808)
#define  OUTPUTGAMMA_OUT_GAMMA_BIST_CTRL_3_VADDR            	(0xb802c810)
#define  OUTPUTGAMMA_OUT_GAMMA_CTRL_2_VADDR                 	(0xb802c814)
//=============================================================================================
#define  SCALEUP_D_UZU_GLOBLE_CTRL_VADDR                    	(0xb8029000)
#define  SCALEUP_DM_UZU_CTRL_VADDR                          	(0xb8029004)
#define  SCALEUP_DM_UZU_SCALE_HOR_FACTOR_VADDR              	(0xb8029008)
#define  SCALEUP_DM_UZU_SCALE_VER_FACTOR_VADDR              	(0xb802900c)
#define  SCALEUP_DM_UZU_HOR_DELTA1_VADDR                    	(0xb8029010)
#define  SCALEUP_DM_UZU_HOR_DELTA2_VADDR                    	(0xb8029014)
#define  SCALEUP_DM_UZU_HOR_SEGMENT1_VADDR                  	(0xb8029018)
#define  SCALEUP_DM_UZU_HOR_SEGMENT2_VADDR                  	(0xb802901c)
#define  SCALEUP_DM_UZU_HOR_SEGMENT3_VADDR                  	(0xb8029020)
#define  SCALEUP_DM_UZU_INITIAL_VALUE_VADDR                 	(0xb8029024)
#define  SCALEUP_DM_UZU_INPUT_SIZE_VADDR                    	(0xb8029028)
#define  SCALEUP_DM_UZU_12TAP_DERING_VADDR                  	(0xb802902c)
#define  SCALEUP_DM_UZU_12TAP_DERING_CROSS_VADDR            	(0xb8029034)
#define  SCALEUP_DM_UZU_8TAP_DERINGV_VADDR                  	(0xb8029030)
#define  SCALEUP_DM_UZU_PEAKING_CORING_VADDR                	(0xb8029038)
#define  SCALEUP_DM_UZU_PEAKING_GAIN_VADDR                  	(0xb802903c)
#define  SCALEUP_DM_MEM_CRC_CTRL_VADDR                      	(0xb8029040)
#define  SCALEUP_DM_MEM_CRC_RESULT_VADDR                    	(0xb8029044)
#define  SCALEUP_MEM_CRC_CTR2_VADDR                         	(0xb8029048)
#define  SCALEUP_MEM_CRC_R_RESULT_VADDR                     	(0xb802904c)
#define  SCALEUP_MEM_L_DES_CRC_VADDR                        	(0xb8029050)
#define  SCALEUP_MEM_R_DES_CRC_VADDR                        	(0xb8029054)
#define  SCALEUP_MEM_CRC_ERR_CNT_VADDR                      	(0xb8029058)
#define  SCALEUP_D_UZU_CRC_CTRL_VADDR                       	(0xb802905c)
#define  SCALEUP_D_UZU_CRC_RESULT_VADDR                     	(0xb8029060)
#define  SCALEUP_D_UZU_PATGEN_COLOR0_VADDR                  	(0xb8029064)
#define  SCALEUP_D_UZU_PATGEN_COLOR1_VADDR                  	(0xb8029068)
#define  SCALEUP_D_UZU_PATGEN_COLOR2_VADDR                  	(0xb802906c)
#define  SCALEUP_D_UZU_PATGEN_COLOR3_VADDR                  	(0xb8029070)
#define  SCALEUP_D_UZU_PATGEN_FRAME_TOGGLE_VADDR            	(0xb8029074)
#define  SCALEUP_D_UZU_PATGEN_FRAME_TOGGLE1_VADDR           	(0xb8029078)
#define  SCALEUP_D_UZU_PATGEN_FRAME_TOGGLE2_VADDR           	(0xb802907c)
#define  SCALEUP_D_UZU_PATGEN_FRAME_TOGGLE3_VADDR           	(0xb8029080)
#define  SCALEUP_ACCESSDATA_CTRL_UZU_VADDR                  	(0xb8029090)
#define  SCALEUP_ACCESSDATA_POSCTRL_UZU_VADDR               	(0xb8029094)
#define  SCALEUP_READDATA_DATA_Y1_UZU_VADDR                 	(0xb8029098)
#define  SCALEUP_READDATA_DATA_Y2_UZU_VADDR                 	(0xb802909c)
#define  SCALEUP_READDATA_DATA_C1_UZU_VADDR                 	(0xb80290a0)
#define  SCALEUP_READDATA_DATA_C2_UZU_VADDR                 	(0xb80290a4)
#define  SCALEUP_READDATA_DATA_C3_UZU_VADDR                 	(0xb80290a8)
#define  SCALEUP_READDATA_DATA_C4_UZU_VADDR                 	(0xb80290ac)
#define  SCALEUP_WRITEDATA_DATA_UZU_VADDR                   	(0xb80290b0)
#define  SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_VADDR            	(0xb80290b4)
#define  SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_VADDR            	(0xb80290b8)
#define  SCALEUP_DM_UZU_PARTIAL_DROP_CTRL_VADDR             	(0xb80290bc)
#define  SCALEUP_DM_UZU_PARTIAL_DROP_MID_CTRL_VADDR         	(0xb80290f8)
#define  SCALEUP_DM_UZUMAIN_ADAPT12TAP_VADDR                	(0xb80290c0)
#define  SCALEUP_DM_USM_VADDR                               	(0xb80290c4)
#define  SCALEUP_DM_USM_GAIN_CURVE_0_VADDR                  	(0xb80290c8)
#define  SCALEUP_DM_USM_GAIN_CURVE_1_VADDR                  	(0xb80290cc)
#define  SCALEUP_DM_USM_LIMIT_BLEND_0_VADDR                 	(0xb80290d0)
#define  SCALEUP_DM_USM_LIMIT_BLEND_1_VADDR                 	(0xb80290d4)
#define  SCALEUP_DM_USM_HLPF_COEF_VADDR                     	(0xb80290d8)
#define  SCALEUP_DM_UZU_V8CTRL_VADDR                        	(0xb80290e0)
#define  SCALEUP_DM_UZU_ADAPTV8CTRL_VADDR                   	(0xb80290e4)
#define  SCALEUP_DM_UZU_INITIAL_VALUE_LEFT_VADDR            	(0xb80290e8)
#define  SCALEUP_DM_UZU_DB_CTRL_VADDR                       	(0xb80290f0)
#define  SCALEUP_DM_UZU_WCLR_VADDR                          	(0xb80290f4)
#define  SCALEUP_LEFT_3D_PTG_CTRL3_VADDR                    	(0xb8029100)
#define  SCALEUP_LEFT_3D_PTG_CTRL4_VADDR                    	(0xb8029104)
#define  SCALEUP_LEFT_3D_PTG_CTRL5_VADDR                    	(0xb8029108)
#define  SCALEUP_RIGHT_3D_PTG_CTRL1_VADDR                   	(0xb802910c)
#define  SCALEUP_RIGHT_3D_PTG_CTRL2_VADDR                   	(0xb8029110)
#define  SCALEUP_RIGHT_3D_PTG_CTRL3_VADDR                   	(0xb8029114)
#define  SCALEUP_PTG_3D_CTR1_VADDR                          	(0xb8029118)
#define  SCALEUP_DM_DIR_UZU_CTRL_VADDR                      	(0xb8029130)
#define  SCALEUP_DM_DIR_UZU_TRANSANG1_VADDR                 	(0xb8029134)
#define  SCALEUP_DM_DIR_UZU_TRANSANG2_VADDR                 	(0xb8029138)
#define  SCALEUP_DM_DIR_UZU_ANGMAGSCORE_VADDR               	(0xb8029140)
#define  SCALEUP_DM_DIR_UZU_ONEPIXELDETECT_VADDR            	(0xb8029144)
#define  SCALEUP_DM_DIR_UZU_CONF_VADDR                      	(0xb8029148)
#define  SCALEUP_DM_DIR_UZU_ANGLECHECK_VADDR                	(0xb802914c)
#define  SCALEUP_DM_UZU_BIST_0_VADDR                        	(0xb8029180)
#define  SCALEUP_DM_UZU_BIST_1_VADDR                        	(0xb8029184)
#define  SCALEUP_DM_UZU_BIST_2_VADDR                        	(0xb8029188)
#define  SCALEUP_DM_UZU_BIST_3_VADDR                        	(0xb802918c)
#define  SCALEUP_DM_UZU_BIST_4_VADDR                        	(0xb8029190)
#define  SCALEUP_DM_UZU_BIST_5_VADDR                        	(0xb8029194)
#define  SCALEUP_DM_UZU_BIST_6_VADDR                        	(0xb8029198)
#define  SCALEUP_DM_UZU_BIST_7_VADDR                        	(0xb802919c)
#define  SCALEUP_COEF_TABLE_RW_CTL_VADDR                    	(0xb8029390)
#define  SCALEUP_COEF_TABLE_CTL_VADDR                       	(0xb8029394)
#define  SCALEUP_COEF_TABLE_CTL_0_VADDR                     	(0xb8029398)
#define  SCALEUP_COEF_TABLE_CTL_1_VADDR                     	(0xb802939c)
#define  SCALEUP_COEF_TABLE_CTL_2_VADDR                     	(0xb80293a0)
#define  SCALEUP_COEF_TABLE_CTL_3_VADDR                     	(0xb80293a4)
#define  SCALEUP_COEF_TABLE_CTL_4_VADDR                     	(0xb80293a8)
#define  SCALEUP_COEF_TABLE_CTL_5_VADDR                     	(0xb80293ac)
#define  SCALEUP_COEF_TABLE_ERR_VADDR                       	(0xb80293b0)
#define  SCALEUP_DS_UZU_CTRL_VADDR                          	(0xb8029200)
#define  SCALEUP_DS_UZU_SCALE_HOR_FACTOR_VADDR              	(0xb8029204)
#define  SCALEUP_DS_UZU_SCALE_VER_FACTOR_VADDR              	(0xb8029208)
#define  SCALEUP_DS_UZU_INITIAL_VALUE_VADDR                 	(0xb802920c)
#define  SCALEUP_DS_UZU_INPUT_SIZE_VADDR                    	(0xb8029210)
#define  SCALEUP_DS_MEM_CRC_CTRL_VADDR                      	(0xb8029214)
#define  SCALEUP_DS_MEM_CRC_RESULT_VADDR                    	(0xb8029218)
#define  SCALEUP_DS_UZUSUB_H_PARTIAL_DROP_VADDR             	(0xb802921c)
#define  SCALEUP_DS_UZUSUB_V_PARTIAL_DROP_VADDR             	(0xb8029220)
#define  SCALEUP_DS_UZUSUB_PARTIAL_DROP_MID_CTRL_VADDR      	(0xb8029238)
#define  SCALEUP_DS_UZU_DB_CTRL_VADDR                       	(0xb8029224)
#define  SCALEUP_DS_MEM_CRC_CTR2_VADDR                      	(0xb8029228)
#define  SCALEUP_DS_MEM_L_DES_CRC_VADDR                     	(0xb802922c)
#define  SCALEUP_DS_MEM_CRC_ERR_CNT_VADDR                   	(0xb8029230)
#define  SCALEUP_DS_UZU_WCLR_VADDR                          	(0xb8029234)
#define  SCALEUP_DS_UZU_BIST_0_VADDR                        	(0xb8029260)
#define  SCALEUP_DS_UZU_BIST_1_VADDR                        	(0xb8029264)
#define  SCALEUP_DS_UZU_GLOBLE_CTRL_VADDR                   	(0xb8029290)
#define  SCALEUP_DS_UZU_PATGEN_COLOR0_VADDR                 	(0xb8029294)
#define  SCALEUP_DS_UZU_PATGEN_COLOR1_VADDR                 	(0xb8029298)
#define  SCALEUP_DS_UZU_PATGEN_COLOR2_VADDR                 	(0xb802929c)
#define  SCALEUP_DS_UZU_PATGEN_COLOR3_VADDR                 	(0xb80292a0)
#define  SCALEUP_DS_UZU_PATGEN_FRAME_TOGGLE_VADDR           	(0xb80292a4)
#define  SCALEUP_DS_UZU_PATGEN_FRAME_TOGGLE1_VADDR          	(0xb80292a8)
#define  SCALEUP_DS_UZU_PATGEN_FRAME_TOGGLE2_VADDR          	(0xb80292ac)
#define  SCALEUP_DS_UZU_PATGEN_FRAME_TOGGLE3_VADDR          	(0xb80292b0)
//=============================================================================================
#define  SRGB_SRGB_CTRL_VADDR                               	(0xb802c000)
#define  SRGB_SRGB_ACCESS_CTRL_VADDR                        	(0xb802c004)
#define  SRGB_SRGB_BIST_VADDR                               	(0xb802c008)
#define  SRGB_SRGB_ACCESS_PORT_VADDR                        	(0xb802c00c)
//=============================================================================================
#define  YUV2RGB_D_YUV2RGB_CONTROL_VADDR                    	(0xb802ac00)
#define  YUV2RGB_D_YUV2RGB_CONTROL_1_VADDR                  	(0xb802ac04)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_CLAMP_VADDR            	(0xb802ac08)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_0_VADDR                	(0xb802ac0c)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_1_VADDR                	(0xb802ac10)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_2_VADDR                	(0xb802ac14)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_3_VADDR                	(0xb802ac18)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_4_VADDR                	(0xb802ac1c)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_5_VADDR                	(0xb802ac20)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_6_VADDR                	(0xb802ac24)
#define  YUV2RGB_D_YUV2RGB_TAB1_DATA_7_VADDR                	(0xb802adb4)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_CLAMP_VADDR            	(0xb802adb8)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_0_VADDR                	(0xb802ac28)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_1_VADDR                	(0xb802ac2c)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_2_VADDR                	(0xb802ac30)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_3_VADDR                	(0xb802ac34)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_4_VADDR                	(0xb802adbc)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_5_VADDR                	(0xb802adf0)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_6_VADDR                	(0xb802adf4)
#define  YUV2RGB_D_YUV2RGB_TAB2_DATA_7_VADDR                	(0xb802adf8)
#define  YUV2RGB_D_COEFBYY_NONLINEAR_0_VADDR                	(0xb802ac38)
#define  YUV2RGB_D_COEFBYY_NONLINEAR_1_VADDR                	(0xb802ac3c)
#define  YUV2RGB_D_COEFBYY_NONLINEAR_2_VADDR                	(0xb802ac40)
#define  YUV2RGB_D_COEFBYY_NONLINEAR_3_VADDR                	(0xb802ac44)
#define  YUV2RGB_D_OFFSETBYY_NONLINEAR_0_VADDR              	(0xb802ac48)
#define  YUV2RGB_D_OFFSETBYY_NONLINEAR_1_VADDR              	(0xb802ac4c)
#define  YUV2RGB_D_OFFSETBYY_NONLINEAR_2_VADDR              	(0xb802ac50)
#define  YUV2RGB_D_OFFSETBYY_NONLINEAR_3_VADDR              	(0xb802ac54)
#define  YUV2RGB_D_YUV2RGBBYY_CONTROL_VADDR                 	(0xb802ac58)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_1_0_VADDR            	(0xb802ac5c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_1_1_VADDR            	(0xb802ac60)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_1_2_VADDR            	(0xb802ac64)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_1_3_VADDR            	(0xb802ac68)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_2_0_VADDR            	(0xb802ac6c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_2_1_VADDR            	(0xb802ac70)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_2_2_VADDR            	(0xb802ac74)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_2_3_VADDR            	(0xb802ac78)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_3_0_VADDR            	(0xb802ac7c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_3_1_VADDR            	(0xb802ac80)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_3_2_VADDR            	(0xb802ac84)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_3_3_VADDR            	(0xb802ac88)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_4_0_VADDR            	(0xb802ac8c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_4_1_VADDR            	(0xb802ac90)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_4_2_VADDR            	(0xb802ac94)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_4_3_VADDR            	(0xb802ac9c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_5_0_VADDR            	(0xb802aca0)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_5_1_VADDR            	(0xb802aca4)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_5_2_VADDR            	(0xb802aca8)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_5_3_VADDR            	(0xb802acac)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_6_0_VADDR            	(0xb802acb0)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_6_1_VADDR            	(0xb802acb4)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_6_2_VADDR            	(0xb802acb8)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_6_3_VADDR            	(0xb802acbc)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_7_0_VADDR            	(0xb802acc0)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_7_1_VADDR            	(0xb802acc4)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_7_2_VADDR            	(0xb802acc8)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_7_3_VADDR            	(0xb802accc)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_8_0_VADDR            	(0xb802acd0)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_8_1_VADDR            	(0xb802acd4)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_8_2_VADDR            	(0xb802acd8)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_8_3_VADDR            	(0xb802acdc)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_9_0_VADDR            	(0xb802ace0)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_9_1_VADDR            	(0xb802ace4)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_9_2_VADDR            	(0xb802ace8)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_9_3_VADDR            	(0xb802acec)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_10_0_VADDR           	(0xb802acf0)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_10_1_VADDR           	(0xb802acf4)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_10_2_VADDR           	(0xb802acf8)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_10_3_VADDR           	(0xb802acfc)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_11_0_VADDR           	(0xb802ad00)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_11_1_VADDR           	(0xb802ad04)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_11_2_VADDR           	(0xb802ad08)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_11_3_VADDR           	(0xb802ad0c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_12_0_VADDR           	(0xb802ad10)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_12_1_VADDR           	(0xb802ad14)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_12_2_VADDR           	(0xb802ad18)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_12_3_VADDR           	(0xb802ad1c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_13_0_VADDR           	(0xb802ad20)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_13_1_VADDR           	(0xb802ad24)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_13_2_VADDR           	(0xb802ad28)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_13_3_VADDR           	(0xb802ad2c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_14_0_VADDR           	(0xb802ad30)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_14_1_VADDR           	(0xb802ad34)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_14_2_VADDR           	(0xb802ad38)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_14_3_VADDR           	(0xb802ad3c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_15_0_VADDR           	(0xb802ad40)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_15_1_VADDR           	(0xb802ad44)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_15_2_VADDR           	(0xb802ad48)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_15_3_VADDR           	(0xb802ad4c)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_16_0_VADDR           	(0xb802ad50)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_16_1_VADDR           	(0xb802ad54)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_16_2_VADDR           	(0xb802ad58)
#define  YUV2RGB_D_YUV2RGBBYY_TAB_DATA_16_3_VADDR           	(0xb802ad5c)
#define  YUV2RGB_D_UVOFFSETBYY_CONTROL_VADDR                	(0xb802ad60)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_DATA_1_VADDR           	(0xb802ad64)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_DATA_2_VADDR           	(0xb802ad68)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_DATA_3_VADDR           	(0xb802ad6c)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_DATA_4_VADDR           	(0xb802ad70)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_DATA_5_VADDR           	(0xb802ad74)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_DATA_1_VADDR           	(0xb802ad78)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_DATA_2_VADDR           	(0xb802ad7c)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_DATA_3_VADDR           	(0xb802ad80)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_DATA_4_VADDR           	(0xb802ad84)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_DATA_5_VADDR           	(0xb802ad88)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_STEP_1_VADDR           	(0xb802ad8c)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_STEP_2_VADDR           	(0xb802ad90)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_STEP_3_VADDR           	(0xb802ad94)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_STEP_4_VADDR           	(0xb802ad98)
#define  YUV2RGB_D_UVOFFSETBYY_U_TAB_STEP_5_VADDR           	(0xb802ad9c)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_STEP_1_VADDR           	(0xb802ada0)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_STEP_2_VADDR           	(0xb802ada4)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_STEP_3_VADDR           	(0xb802ada8)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_STEP_4_VADDR           	(0xb802adac)
#define  YUV2RGB_D_UVOFFSETBYY_V_TAB_STEP_5_VADDR           	(0xb802adb0)
#define  YUV2RGB_ACCESSDATA_CTRL_VADDR                      	(0xb802adc0)
#define  YUV2RGB_ACCESSDATA_POSCTRL_VADDR                   	(0xb802adc4)
#define  YUV2RGB_READDATA_DATA_Y1_VADDR                     	(0xb802adc8)
#define  YUV2RGB_READDATA_DATA_Y2_VADDR                     	(0xb802adcc)
#define  YUV2RGB_READDATA_DATA_C1_VADDR                     	(0xb802add0)
#define  YUV2RGB_READDATA_DATA_C2_VADDR                     	(0xb802add4)
#define  YUV2RGB_READDATA_DATA_C3_VADDR                     	(0xb802add8)
#define  YUV2RGB_READDATA_DATA_C4_VADDR                     	(0xb802addc)
#define  YUV2RGB_WRITEDATA_DATA_VADDR                       	(0xb802ade0)
//=============================================================================================
#define  SCALEDOWN_ICH1_UZD_CTRL0_VADDR                     	(0xb8025204)
#define  SCALEDOWN_ICH1_UZD_CTRL1_VADDR                     	(0xb8025208)
#define  SCALEDOWN_ICH1_UZD_SCALE_HOR_FACTOR_VADDR          	(0xb802520c)
#define  SCALEDOWN_ICH1_UZD_SCALE_VER_FACTOR_VADDR          	(0xb8025210)
#define  SCALEDOWN_ICH1_UZD_INITIAL_VALUE_VADDR             	(0xb8025214)
#define  SCALEDOWN_ICH1_UZD_HOR_DELTA1_VADDR                	(0xb8025218)
#define  SCALEDOWN_ICH1_UZD_HOR_SEGMENT_VADDR               	(0xb802521c)
#define  SCALEDOWN_ICH1_UZD_CRC_CTRL_VADDR                  	(0xb8025220)
#define  SCALEDOWN_ICH1_UZD_CRC_RESULT_VADDR                	(0xb8025224)
#define  SCALEDOWN_ICH1_UZD_CRC_RESULT_RIGHT_VADDR          	(0xb8025228)
#define  SCALEDOWN_ICH1_UZD_L_DES_CRC_VADDR                 	(0xb802522c)
#define  SCALEDOWN_ICH1_UZD_R_DES_CRC_VADDR                 	(0xb8025230)
#define  SCALEDOWN_ICH1_UZD_CRC_ERR_CNT_VADDR               	(0xb8025234)
#define  SCALEDOWN_ICH1_IBUFF_CTRLI_BUFF_CTRL_VADDR         	(0xb8025240)
#define  SCALEDOWN_ICH1_UZD_CHANNEL_SWAP_VADDR              	(0xb8025244)
#define  SCALEDOWN_ICH1_UZD_DB_CTRL_VADDR                   	(0xb8025248)
#define  SCALEDOWN_ICH1_HSD_CRC_CTRL_VADDR                  	(0xb8025250)
#define  SCALEDOWN_ICH1_HSD_CRC_RESULT_LEFT_VADDR           	(0xb8025254)
#define  SCALEDOWN_ICH1_HSD_CRC_RESULT_VADDR                	(0xb8025258)
#define  SCALEDOWN_ICH1_HSD_L_DES_CRC_VADDR                 	(0xb802525c)
#define  SCALEDOWN_ICH1_HSD_R_DES_CRC_VADDR                 	(0xb8025260)
#define  SCALEDOWN_ICH1_HSD_CRC_ERR_CNT_VADDR               	(0xb8025264)
#define  SCALEDOWN_MEASURE_IVST_RESULT_MAIN_PATH_VADDR      	(0xb8025270)
#define  SCALEDOWN_MEASURE_ACTLINE_RESULT_MAIN_PATH_VADDR   	(0xb8025274)
#define  SCALEDOWN_MEASURE_CTRL_VADDR                       	(0xb8025278)
#define  SCALEDOWN_ACCESSDATA_CTRL_UZD_VADDR                	(0xb8025280)
#define  SCALEDOWN_ACCESSDATA_POSCTRL_UZD_VADDR             	(0xb8025284)
#define  SCALEDOWN_READDATA_DATA_Y1_UZD_VADDR               	(0xb8025288)
#define  SCALEDOWN_READDATA_DATA_Y2_UZD_VADDR               	(0xb802528c)
#define  SCALEDOWN_READDATA_DATA_C1_UZD_VADDR               	(0xb8025290)
#define  SCALEDOWN_READDATA_DATA_C2_UZD_VADDR               	(0xb8025294)
#define  SCALEDOWN_READDATA_DATA_C3_UZD_VADDR               	(0xb8025298)
#define  SCALEDOWN_READDATA_DATA_C4_UZD_VADDR               	(0xb802529c)
#define  SCALEDOWN_WRITEDATA_DATA_UZD_VADDR                 	(0xb80252a0)
#define  SCALEDOWN_ICH1_SDNR_BIST_FSBUF_FAIL_VADDR          	(0xb80252b0)
#define  SCALEDOWN_ICH1_SDNR_DRF_FSBUF_FAIL_VADDR           	(0xb80252b4)
#define  SCALEDOWN_ICH1_SDNR_BISR_LINEBUF_FAIL_VADDR        	(0xb80252b8)
#define  SCALEDOWN_ICH1_SDNR_DRF_LINEBUF_FAIL_VADDR         	(0xb80252bc)
#define  SCALEDOWN_ICH1_SDNR_LINEBUF_DVS_VADDR              	(0xb80252c0)
#define  SCALEDOWN_ICH1_SDNR_FSBUF_DVS01_VADDR              	(0xb80252c4)
#define  SCALEDOWN_ICH1_SDNR_FSBUF_DVS23_VADDR              	(0xb80252c8)
#define  SCALEDOWN_ICH1_SDNR_BISR_LINEBUF_REPAIRED_VADDR    	(0xb80252cc)
#define  SCALEDOWN_ICH1_SDNR_444TO422_CTRL_VADDR            	(0xb80252f0)
#define  SCALEDOWN_ICH1_HSD_3D_BOUNDARY_VADDR               	(0xb80252f4)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C0_VADDR          	(0xb8025300)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C2_VADDR          	(0xb8025304)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C4_VADDR          	(0xb8025308)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C6_VADDR          	(0xb802530c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C8_VADDR          	(0xb8025310)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C10_VADDR         	(0xb8025314)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C12_VADDR         	(0xb8025318)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C14_VADDR         	(0xb802531c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C16_VADDR         	(0xb8025320)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C18_VADDR         	(0xb8025324)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C20_VADDR         	(0xb8025328)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C22_VADDR         	(0xb802532c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C24_VADDR         	(0xb8025330)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C26_VADDR         	(0xb8025334)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C28_VADDR         	(0xb8025338)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB1_C30_VADDR         	(0xb802533c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C0_VADDR          	(0xb8025340)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C2_VADDR          	(0xb8025344)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C4_VADDR          	(0xb8025348)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C6_VADDR          	(0xb802534c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C8_VADDR          	(0xb8025350)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C10_VADDR         	(0xb8025354)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C12_VADDR         	(0xb8025358)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C14_VADDR         	(0xb802535c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C16_VADDR         	(0xb8025360)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C18_VADDR         	(0xb8025364)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C20_VADDR         	(0xb8025368)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C22_VADDR         	(0xb802536c)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C24_VADDR         	(0xb8025370)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C26_VADDR         	(0xb8025374)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C28_VADDR         	(0xb8025378)
#define  SCALEDOWN_ICH1_UZD_FIR_COEF_TAB2_C30_VADDR         	(0xb802537c)
#define  SCALEDOWN_ICH2_UZD_CTRL0_VADDR                     	(0xb8025400)
#define  SCALEDOWN_ICH2_UZD_CTRL1_VADDR                     	(0xb8025404)
#define  SCALEDOWN_ICH2_UZD_SCALE_HOR_FACTOR_VADDR          	(0xb8025408)
#define  SCALEDOWN_ICH2_UZD_SCALE_VER_FACTOR_VADDR          	(0xb802540c)
#define  SCALEDOWN_ICH2_UZD_INITIAL_VALUE_VADDR             	(0xb8025410)
#define  SCALEDOWN_ICH2_UZD_H_OUTPUT_SIZE_VADDR             	(0xb8025414)
#define  SCALEDOWN_ICH2_UZD_CRC_CTRL_VADDR                  	(0xb8025418)
#define  SCALEDOWN_ICH2_UZD_CRC_RESULT_VADDR                	(0xb802541c)
#define  SCALEDOWN_ICH2_IBUFF_CTRLI_BUFF_CTRL_VADDR         	(0xb8025424)
#define  SCALEDOWN_ICH2_UZD_CHANNEL_SWAP_VADDR              	(0xb8025428)
#define  SCALEDOWN_ICH2_UZD_DB_CTRL_VADDR                   	(0xb8025430)
#define  SCALEDOWN_ICH2_IBUFF_STATUS_VADDR                  	(0xb8025434)
#define  SCALEDOWN_ICH2_HSD_CRC_CTRL_VADDR                  	(0xb8025440)
#define  SCALEDOWN_ICH2_HSD_CRC_RESULT_VADDR                	(0xb8025444)
#define  SCALEDOWN_MEASURE_CTRL_IVST_RESULT_SUB_PATH_VADDR  	(0xb8025448)
#define  SCALEDOWN_MEASURE_IVST_RESULT_SUB_PATH_VADDR       	(0xb802544c)
#define  SCALEDOWN_MEASURE_ACTIVE_LINE_PIXELS_RESULT_SUB_PATH_VADDR 	(0xb8025450)
#define  SCALEDOWN_ICH2_SDNR_BISR_LINEBUF_FAIL_VADDR        	(0xb80254b0)
#define  SCALEDOWN_ICH2_SDNR_DRF_LINEBUF_FAIL_VADDR         	(0xb80254b4)
#define  SCALEDOWN_ICH2_SDNR_LINEBUF_DVS_VADDR              	(0xb80254b8)
#define  SCALEDOWN_ISUB_UZD_RGB2HSI_CTRL_VADDR              	(0xb80254d0)
#define  SCALEDOWN_ISUB_UZD_COLOR_SEL_CTRL_VADDR            	(0xb80254d4)
#define  SCALEDOWN_ISUB_UZD_COLOR_SEL_START_VADDR           	(0xb80254d8)
#define  SCALEDOWN_ISUB_UZD_COLOR_SEL_END_VADDR             	(0xb80254dc)
#define  SCALEDOWN_ISUB_UZD_H_VADDR                         	(0xb80254e0)
#define  SCALEDOWN_ISUB_UZD_S_VADDR                         	(0xb80254e4)
#define  SCALEDOWN_ISUB_UZD_I_VADDR                         	(0xb80254e8)
#define  SCALEDOWN_ISUB_UZD_SUM_H_VADDR                     	(0xb80254ec)
#define  SCALEDOWN_ISUB_UZD_SUM_S_VADDR                     	(0xb80254f0)
#define  SCALEDOWN_ISUB_UZD_SUM_I_VADDR                     	(0xb80254f4)
#define  SCALEDOWN_ISUB_UZD_CNT_PIXEL_VADDR                 	(0xb80254f8)
#define  SCALEDOWN_ISUB_UZD_CNT_THR1_VADDR                  	(0xb80254fc)
//=============================================================================================
#define  RGBW_D_RGBW_CPC_1_VADDR                            	(0xb802e700)
#define  RGBW_D_RGBW_CPC_2_VADDR                            	(0xb802e704)
#define  RGBW_D_RGBW_CPC_3_VADDR                            	(0xb802e708)
#define  RGBW_D_RGBW_CPC_4_VADDR                            	(0xb802e70c)
#define  RGBW_D_RGBW_BE_1_VADDR                             	(0xb802e710)
#define  RGBW_D_RGBW_BE_2_VADDR                             	(0xb802e714)
#define  RGBW_D_RGBW_LOG_CURVE_1_VADDR                      	(0xb802e718)
#define  RGBW_D_RGBW_LOG_CURVE_2_VADDR                      	(0xb802e71c)
#define  RGBW_D_RGBW_LOG_CURVE_3_VADDR                      	(0xb802e720)
#define  RGBW_D_RGBW_LOG_CURVE_4_VADDR                      	(0xb802e724)
#define  RGBW_D_RGBW_LOG_CURVE_5_VADDR                      	(0xb802e728)
#define  RGBW_D_RGBW_LOG_CURVE_6_VADDR                      	(0xb802e72c)
#define  RGBW_D_RGBW_LOG_CURVE_7_VADDR                      	(0xb802e730)
#define  RGBW_D_RGBW_LOG_CURVE_8_VADDR                      	(0xb802e734)
#define  RGBW_D_RGBW_LOG_CURVE_9_VADDR                      	(0xb802e738)
#define  RGBW_D_RGBW_LOG_CURVE_10_VADDR                     	(0xb802e73c)
#define  RGBW_D_RGBW_LOG_CURVE_11_VADDR                     	(0xb802e740)
#define  RGBW_D_RGBW_LOG_CURVE_12_VADDR                     	(0xb802e744)
#define  RGBW_D_RGBW_LOG_CURVE_13_VADDR                     	(0xb802e748)
#define  RGBW_D_RGBW_SPR_ORDER_VADDR                        	(0xb802e750)
#define  RGBW_D_RGBW_SPR_SS0_COEF_0_VADDR                   	(0xb802e754)
#define  RGBW_D_RGBW_SPR_SS0_COEF_1_VADDR                   	(0xb802e758)
#define  RGBW_D_RGBW_SPR_SS1_COEF_0_VADDR                   	(0xb802e75c)
#define  RGBW_D_RGBW_SPR_SS1_COEF_1_VADDR                   	(0xb802e760)
#define  RGBW_D_RGBW_SPR_SS2_COEF_0_VADDR                   	(0xb802e764)
#define  RGBW_D_RGBW_SPR_SS2_COEF_1_VADDR                   	(0xb802e768)
#define  RGBW_D_RGBW_SPR_SS3_COEF_0_VADDR                   	(0xb802e76c)
#define  RGBW_D_RGBW_SPR_SS3_COEF_1_VADDR                   	(0xb802e770)
#define  RGBW_D_RGBW_SPR_SS4_COEF_0_VADDR                   	(0xb802e774)
#define  RGBW_D_RGBW_SPR_SS4_COEF_1_VADDR                   	(0xb802e778)
#define  RGBW_D_RGBW_SPR_SS5_COEF_0_VADDR                   	(0xb802e77c)
#define  RGBW_D_RGBW_SPR_SS5_COEF_1_VADDR                   	(0xb802e780)
#define  RGBW_D_RGBW_SPR_SS6_COEF_0_VADDR                   	(0xb802e784)
#define  RGBW_D_RGBW_SPR_SS6_COEF_1_VADDR                   	(0xb802e788)
#define  RGBW_D_RGBW_SPR_SS7_COEF_0_VADDR                   	(0xb802e78c)
#define  RGBW_D_RGBW_SPR_SS7_COEF_1_VADDR                   	(0xb802e790)
#define  RGBW_D_RGBW_SPR_SS8_COEF_0_VADDR                   	(0xb802e794)
#define  RGBW_D_RGBW_SPR_SS8_COEF_1_VADDR                   	(0xb802e798)
#define  RGBW_D_RGBW_SPR_SS9_COEF_0_VADDR                   	(0xb802e79c)
#define  RGBW_D_RGBW_SPR_SS9_COEF_1_VADDR                   	(0xb802e7a0)
#define  RGBW_D_RGBW_SPR_SS10_COEF_0_VADDR                  	(0xb802e7a4)
#define  RGBW_D_RGBW_SPR_SS10_COEF_1_VADDR                  	(0xb802e7a8)
#define  RGBW_D_RGBW_SPR_SS11_COEF_0_VADDR                  	(0xb802e7ac)
#define  RGBW_D_RGBW_SPR_SS11_COEF_1_VADDR                  	(0xb802e7b0)
#define  RGBW_D_RGBW_PATGEN_CTL_0_VADDR                     	(0xb802e7c0)
#define  RGBW_D_RGBW_PATGEN_CTL_1_VADDR                     	(0xb802e7c4)
#define  RGBW_D_RGBW_PATGEN_COLOR_C0_M_VADDR                	(0xb802e7c8)
#define  RGBW_D_RGBW_PATGEN_COLOR_C1_M_VADDR                	(0xb802e7cc)
#define  RGBW_D_RGBW_PATGEN_COLOR_C01_L_VADDR               	(0xb802e7d0)
#define  RGBW_D_RGBW_PATGEN_COLOR_C2_M_VADDR                	(0xb802e7d4)
#define  RGBW_D_RGBW_PATGEN_COLOR_C3_M_VADDR                	(0xb802e7d8)
#define  RGBW_D_RGBW_PATGEN_COLOR_C23_L_VADDR               	(0xb802e7dc)
#define  RGBW_D_RGBW_PATGEN_COLOR_C4_M_VADDR                	(0xb802e7e0)
#define  RGBW_D_RGBW_PATGEN_COLOR_C5_M_VADDR                	(0xb802e7e4)
#define  RGBW_D_RGBW_PATGEN_COLOR_C45_L_VADDR               	(0xb802e7e8)
#define  RGBW_D_RGBW_PATGEN_COLOR_C6_M_VADDR                	(0xb802e7ec)
#define  RGBW_D_RGBW_PATGEN_COLOR_C7_M_VADDR                	(0xb802e7f0)
#define  RGBW_D_RGBW_PATGEN_COLOR_C67_L_VADDR               	(0xb802e7f4)
//=============================================================================================
#define  VDTOP_VIDEO_CONTROL0_VADDR                         	(0xb8019000)
#define  VDTOP_VIDEO_CONTROL1_VADDR                         	(0xb8019004)
#define  VDTOP_VIDEO_STATUS_REG1_VADDR                      	(0xb8019008)
#define  VDTOP_VIDEO_STATUS_REG2_VADDR                      	(0xb801900c)
#define  VDTOP_VIDEO_STATUS_REG3_VADDR                      	(0xb8019010)
#define  VDTOP_HDTO_INC_STATUS_VADDR                        	(0xb8019014)
#define  VDTOP_CDTO_INC_STATUS_VADDR                        	(0xb8019018)
#define  VDTOP_AVG_BURST_MAG_STATUS_VADDR                   	(0xb801901c)
#define  VDTOP_AGC_DGAIN_STATUS_VADDR                       	(0xb8019020)
#define  VDTOP_CMAG_STATUS_VADDR                            	(0xb8019024)
#define  VDTOP_CGAIN_STATUS_VADDR                           	(0xb8019028)
#define  VDTOP_CORDIC_FREQ_STATUS_VADDR                     	(0xb801902c)
#define  VDTOP_MEASURE_FIRST_V_VADDR                        	(0xb8019030)
#define  VDTOP_MEASURE_SECOND_V_VADDR                       	(0xb8019034)
#define  VDTOP_PORCH_HEIGHT_M_VADDR                         	(0xb8019038)
#define  VDTOP_NOISE_STATUS_VADDR                           	(0xb801903c)
#define  VDTOP_NOISE_THRESHOLD_VADDR                        	(0xb8019040)
#define  VDTOP_HSYNC_DTO_INC_VADDR                          	(0xb8019050)
#define  VDTOP_CHROMA_DTO_INC_VADDR                         	(0xb8019054)
#define  VDTOP_CHIP_VER_VADDR                               	(0xb8019058)
#define  VDTOP_BLANK_VID_OFFSET_VALUE_VADDR                 	(0xb801905c)
#define  VDTOP_LUMA_CONTRAST_ADJ_VADDR                      	(0xb8019060)
#define  VDTOP_LUMA_BRIGHTNESS_ADJ_VADDR                    	(0xb8019064)
#define  VDTOP_CHROMA_SATURATION_ADJ_VADDR                  	(0xb8019068)
#define  VDTOP_CHROMA_HUE_PHASE_ADJ_VADDR                   	(0xb801906c)
#define  VDTOP_BLUE_SCREEN_Y_VADDR                          	(0xb8019070)
#define  VDTOP_BLUE_SCREEN_CB_VADDR                         	(0xb8019074)
#define  VDTOP_BLUE_SCREEN_CR_VADDR                         	(0xb8019078)
#define  VDTOP_OUTPUT_CONTROL_VADDR                         	(0xb801907c)
#define  VDTOP_INOUT_CTRL_VADDR                             	(0xb8019080)
#define  VDTOP_AVOUT_FIFO_STATUS_VADDR                      	(0xb8019084)
#define  VDTOP_AVOUT_IFDEBUG_VADDR                          	(0xb8019088)
#define  VDTOP_AVOUT1_IFDEBUG_1_VADDR                       	(0xb801908c)
#define  VDTOP_AGC_PEAK_NOMINAL_VADDR                       	(0xb8019090)
#define  VDTOP_AGC_PEAK_AND_GATE_CTRL_VADDR                 	(0xb8019094)
#define  VDTOP_AGC_PEAK_CTRL_VADDR                          	(0xb8019098)
#define  VDTOP_VIDEO_CONTROL2_VADDR                         	(0xb801909c)
#define  VDTOP_LUMA_AGC_VALUE_VADDR                         	(0xb80190a0)
#define  VDTOP_AGC_GATE_START_VADDR                         	(0xb80190a4)
#define  VDTOP_AGC_GATE_WIDTH_VADDR                         	(0xb80190a8)
#define  VDTOP_AGC_BP_DELAY_VADDR                           	(0xb80190ac)
#define  VDTOP_CLAMPAGC_COMPLUMA_NEW_THRESHOLD2_VADDR       	(0xb80190b0)
#define  VDTOP_CLAMPAGC_COMPLUMA_NEW_THRESHOLD1_VADDR       	(0xb80190b4)
#define  VDTOP_CLAMPAGC_COMPLUMA_NEW_CONTROL_VADDR          	(0xb80190b8)
#define  VDTOP_VSYNC_AGC_MIN_VADDR                          	(0xb80190bc)
#define  VDTOP_VSYNC_AGC_LOCKOUT_END_VADDR                  	(0xb80190c0)
#define  VDTOP_CHARGE_PUMP_DELAY_CONTROL_VADDR              	(0xb80190c4)
#define  VDTOP_CHARGE_PUMP_ADJUSTMENT_VADDR                 	(0xb80190c8)
#define  VDTOP_CHARGE_PUMP_DELAY_VADDR                      	(0xb80190cc)
#define  VDTOP_AGC_GATE_TH_SWAP_VADDR                       	(0xb80190d0)
#define  VDTOP_NEW_CLAMPAGC_CTRL_VADDR                      	(0xb80190d4)
#define  VDTOP_MEASURE_DC_ROUGH_DN_VADDR                    	(0xb80190d8)
#define  VDTOP_MEASURE_DC_ROUGH_UP_VADDR                    	(0xb80190dc)
#define  VDTOP_MEASURE_DC_TH_DN_VADDR                       	(0xb80190e0)
#define  VDTOP_MEASURE_DC_TH_UP_VADDR                       	(0xb80190e4)
#define  VDTOP_VSAG_CNTL_1_VADDR                            	(0xb80190e8)
#define  VDTOP_PEAK_VSAG_VADDR                              	(0xb80190ec)
#define  VDTOP_KILL_FIELD_VADDR                             	(0xb80190f0)
#define  VDTOP_FIELD_KILL_MUN_VADDR                         	(0xb80190f4)
#define  VDTOP_KILL_GATE_UP_VADDR                           	(0xb80190f8)
#define  VDTOP_KILL_GATE_DN_VADDR                           	(0xb80190fc)
#define  VDTOP_SYNCMIDPT_VADDR                              	(0xb8019100)
#define  VDTOP_SYNCMIDPT_FIX_ADD_VALUE_VADDR                	(0xb8019104)
#define  VDTOP_LPFSYNC_VADDR                                	(0xb8019108)
#define  VDTOP_SPIKE_MIN_VADDR                              	(0xb801910c)
#define  VDTOP_SPIKE_MAX_VADDR                              	(0xb8019110)
#define  VDTOP_SPIKE_DETECTED_UP_VADDR                      	(0xb8019114)
#define  VDTOP_SPIKE_DETECTED_DN_VADDR                      	(0xb8019118)
#define  VDTOP_LPFSYNC_PLUS_DC_VADDR                        	(0xb801911c)
#define  VDTOP_HDETECT_ERR_VAR_CTRL_VADDR                   	(0xb8019128)
#define  VDTOP_HDETECT_ERR_VAR_STATUS_VADDR                 	(0xb801912c)
#define  VDTOP_LOCK_COUNT_VADDR                             	(0xb8019130)
#define  VDTOP_H_LOOP_MAXSTATE_VADDR                        	(0xb8019134)
#define  VDTOP_CLAMPAGC_CTRL0_VADDR                         	(0xb8019138)
#define  VDTOP_CLAMPAGC_NEW_SYNC_START_VADDR                	(0xb801913c)
#define  VDTOP_CLAMPAGC_NEW_SYNC_END_VADDR                  	(0xb8019140)
#define  VDTOP_CLAMPAGC_NEW_BACKPORCH_START_VADDR           	(0xb8019144)
#define  VDTOP_CLAMPAGC_NEW_BACKPORCH_END_VADDR             	(0xb8019148)
#define  VDTOP_HDETECT_PHASE_SEL_VADDR                      	(0xb801914c)
#define  VDTOP_HDETECT_COUNTER_TIP_START_VADDR              	(0xb8019150)
#define  VDTOP_HDETECT_COUNTER_TIP_END_VADDR                	(0xb8019154)
#define  VDTOP_HDETECT_COUNTER_BACKPORCH_START_VADDR        	(0xb8019158)
#define  VDTOP_HDETECT_COUNTER_BACKPORCH_END_VADDR          	(0xb801915c)
#define  VDTOP_HPLL_INTEGRAL_CTRL_VADDR                     	(0xb8019160)
#define  VDTOP_HDETECT_LOOPFILTER_SW_VADDR                  	(0xb8019164)
#define  VDTOP_HDETECT_LOOPFILTER_DCTRL_VADDR               	(0xb8019168)
#define  VDTOP_HSYNC_PULSE_START_VADDR                      	(0xb801916c)
#define  VDTOP_HSYNC_PULSE_WIDTH_VADDR                      	(0xb8019170)
#define  VDTOP_CHROMA_HRESAMPLER_CONTROL_VADDR              	(0xb8019174)
#define  VDTOP_HPLL_KP_0_VADDR                              	(0xb8019178)
#define  VDTOP_HPLL_KP_1_VADDR                              	(0xb801917c)
#define  VDTOP_HPLL_KP_2_VADDR                              	(0xb8019180)
#define  VDTOP_HPLL_KP_3_VADDR                              	(0xb8019184)
#define  VDTOP_HPLL_KP_4_VADDR                              	(0xb8019188)
#define  VDTOP_HPLL_KP_5_VADDR                              	(0xb801918c)
#define  VDTOP_HPLL_KI_0_VADDR                              	(0xb8019190)
#define  VDTOP_HPLL_KI_1_VADDR                              	(0xb8019194)
#define  VDTOP_HPLL_KI_2_VADDR                              	(0xb8019198)
#define  VDTOP_HPLL_KI_3_VADDR                              	(0xb801919c)
#define  VDTOP_HPLL_KI_4_VADDR                              	(0xb80191a0)
#define  VDTOP_HPLL_KI_5_VADDR                              	(0xb80191a4)
#define  VDTOP_SECOND_PLL_GAIN_VADDR                        	(0xb80191a8)
#define  VDTOP_SECOND_PLL_GAIN1_VADDR                       	(0xb80191ac)
#define  VDTOP_SECOND_PLL_GAIN2_VADDR                       	(0xb80191b0)
#define  VDTOP_SECOND_PLL_GAIN3_VADDR                       	(0xb80191b4)
#define  VDTOP_SECOND_PLL_GAIN4_VADDR                       	(0xb80191b8)
#define  VDTOP_UNDER_NEW_TH1_VADDR                          	(0xb80191bc)
#define  VDTOP_UNDER_NEW_TH2_VADDR                          	(0xb80191c0)
#define  VDTOP_UNDER_NEW_TH3_VADDR                          	(0xb80191c4)
#define  VDTOP_DC_COCH_SEPERATE_1_VADDR                     	(0xb80191c8)
#define  VDTOP_DC_COCH_SEPERATE_2_VADDR                     	(0xb80191cc)
#define  VDTOP_HSYNC_RISING_VADDR                           	(0xb80191d0)
#define  VDTOP_HSYNC_PHASE_OFFSET_VADDR                     	(0xb80191d4)
#define  VDTOP_HSYNC_GATE_START_VADDR                       	(0xb80191d8)
#define  VDTOP_HSYNC_GATE_END_VADDR                         	(0xb80191dc)
#define  VDTOP_HSYNC_TIP_START_VADDR                        	(0xb80191e0)
#define  VDTOP_HSYNC_TIP_END_VADDR                          	(0xb80191e4)
#define  VDTOP_HSYNC_RISING_START_VADDR                     	(0xb80191e8)
#define  VDTOP_HSYNC_RISING_END_VADDR                       	(0xb80191ec)
#define  VDTOP_BACKPROCH_START_VADDR                        	(0xb80191f0)
#define  VDTOP_BACKPORCH_END_VADDR                          	(0xb80191f4)
#define  VDTOP_HBLANK_START_VADDR                           	(0xb80191f8)
#define  VDTOP_HBLANK_END_VADDR                             	(0xb80191fc)
#define  VDTOP_BURST_GATE_START_VADDR                       	(0xb8019200)
#define  VDTOP_BURST_GATE_END_VADDR                         	(0xb8019204)
#define  VDTOP_HACTIVE_START_VADDR                          	(0xb8019208)
#define  VDTOP_HACTIVE_WIDTH_VADDR                          	(0xb801920c)
#define  VDTOP_HDETECT_ERR_TH1_VADDR                        	(0xb8019210)
#define  VDTOP_HDETECT_ERR_TH2_VADDR                        	(0xb8019214)
#define  VDTOP_CSTATE_STATUS_VADDR                          	(0xb8019218)
#define  VDTOP_HDETECT_GATE_CTRL_VADDR                      	(0xb801921c)
#define  VDTOP_HDETECT_GATE_COEF1_VADDR                     	(0xb8019220)
#define  VDTOP_HDETECT_GATE_COEF2_VADDR                     	(0xb8019224)
#define  VDTOP_HDETECT_VPHASE_STATUS_VADDR                  	(0xb8019228)
#define  VDTOP_HDETECT_VPHASEDIFF_STATUS_VADDR              	(0xb801922c)
#define  VDTOP_NOISE_VBI_THRESHOLD_VADDR                    	(0xb8019230)
#define  VDTOP_VBI_CO_CH_CTRL0_VADDR                        	(0xb8019234)
#define  VDTOP_VBI_CO_CH_CTRL1_VADDR                        	(0xb8019238)
#define  VDTOP_VBI_CO_CH_CTRL2_VADDR                        	(0xb801923c)
#define  VDTOP_MV_DETECT_WINDOW_VADDR                       	(0xb8019240)
#define  VDTOP_MV_BURSTGATE_START_VADDR                     	(0xb8019244)
#define  VDTOP_MV_BURSTGATE_END_VADDR                       	(0xb8019248)
#define  VDTOP_COLOR_INVERSE_CONTROL_VADDR                  	(0xb801924c)
#define  VDTOP_H_ERR_CONSTRAINT_1_VADDR                     	(0xb8019250)
#define  VDTOP_H_ERR_CONSTRAINT_2_VADDR                     	(0xb8019254)
#define  VDTOP_H_RESTORE_HDTO_1_VADDR                       	(0xb8019258)
#define  VDTOP_H_RESTORE_HDTO_2_VADDR                       	(0xb801925c)
#define  VDTOP_IF_WRONG_PC_VADDR                            	(0xb8019260)
#define  VDTOP_CPLL_STABILITY_OBSERVE_1_VADDR               	(0xb8019264)
#define  VDTOP_CPLL_STABILITY_OBSERVE_2_VADDR               	(0xb8019268)
#define  VDTOP_CPLL_STABILITY_OBSERVE_3_VADDR               	(0xb801926c)
#define  VDTOP_HPLL_STABILITY_OBSERVE_1_VADDR               	(0xb8019270)
#define  VDTOP_HPLL_STABILITY_OBSERVE_2_VADDR               	(0xb8019274)
#define  VDTOP_HPLL_STABILITY_OBSERVE_3_VADDR               	(0xb8019278)
#define  VDTOP_H_PHASE_DIFF_STATISTICS_SET_1_VADDR          	(0xb801927c)
#define  VDTOP_H_PHASE_DIFF_STATISTICS_SET_2_VADDR          	(0xb8019280)
#define  VDTOP_H_PHASE_DIFF_STATISTICS_SET_3_VADDR          	(0xb8019284)
#define  VDTOP_H_PHASE_DIFF_STATISTICS_SET_4_VADDR          	(0xb8019288)
#define  VDTOP_H_PHASE_DIFF_STATISTICS_SET_5_VADDR          	(0xb801928c)
#define  VDTOP_H_PHASE_DIFF_SEC1_HISTOGRAM_1_VADDR          	(0xb8019290)
#define  VDTOP_H_PHASE_DIFF_SEC1_HISTOGRAM_2_VADDR          	(0xb8019294)
#define  VDTOP_H_PHASE_DIFF_SEC2_HISTOGRAM_1_VADDR          	(0xb8019298)
#define  VDTOP_H_PHASE_DIFF_SEC2_HISTOGRAM_2_VADDR          	(0xb801929c)
#define  VDTOP_DATA_LEVEL_STATISTICS_SET_1_VADDR            	(0xb80192a0)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC1_VADDR             	(0xb80192a4)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC2_VADDR             	(0xb80192a8)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC3_VADDR             	(0xb80192ac)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC4_VADDR             	(0xb80192b0)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC5_VADDR             	(0xb80192b4)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC6_VADDR             	(0xb80192b8)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC7_VADDR             	(0xb80192bc)
#define  VDTOP_DATA_LEVEL_STATISTICS_SEC8_VADDR             	(0xb80192c0)
#define  VDTOP_HLOCK_TIME_POLLING_VADDR                     	(0xb80192d0)
#define  VDTOP_VLOCK_TIME_POLLING_VADDR                     	(0xb80192d4)
#define  VDTOP_VSTATELOCK_TIME_POLLING_VADDR                	(0xb80192d8)
#define  VDTOP_NO_SIGNAL_FALL_TIME_POLLING_VADDR            	(0xb80192dc)
#define  VDTOP_VSYNC_CNTL_VADDR                             	(0xb8019300)
#define  VDTOP_VSYNC_TIME_CONST_VADDR                       	(0xb8019304)
#define  VDTOP_VSYNC_TIME_CONST2_VADDR                      	(0xb8019308)
#define  VDTOP_VSYNC_TIME_CONST1_VADDR                      	(0xb801930c)
#define  VDTOP_SERRATION_TH_VADDR                           	(0xb8019310)
#define  VDTOP_NO_SIGNAL_DEC_VADDR                          	(0xb8019314)
#define  VDTOP_VACTIVE_START_VADDR                          	(0xb8019318)
#define  VDTOP_VACTIVE_HEIGHT_VADDR                         	(0xb801931c)
#define  VDTOP_VSYNC_H_MIN_VADDR                            	(0xb8019320)
#define  VDTOP_VSYNC_H_MAX_VADDR                            	(0xb8019324)
#define  VDTOP_VSYNC_VBI_MIN_VADDR                          	(0xb8019328)
#define  VDTOP_VSYNC_VBI_LOCKOUT_END_VADDR                  	(0xb801932c)
#define  VDTOP_MIDPT_CTRL_VADDR                             	(0xb8019330)
#define  VDTOP_MIDPT_FIX_ADD_VALUE_VADDR                    	(0xb8019334)
#define  VDTOP_MIDPT_625_DC_TH_VADDR                        	(0xb8019338)
#define  VDTOP_SYNC_DC_OFFSET_TH1_VADDR                     	(0xb801933c)
#define  VDTOP_SYNC_DC_OFFSET_TH_VADDR                      	(0xb8019340)
#define  VDTOP_SYNC_MIDPT_H_VADDR                           	(0xb8019344)
#define  VDTOP_SYNC_MIDPT_V_VADDR                           	(0xb8019348)
#define  VDTOP_SYNC_MIDPT_V2_VADDR                          	(0xb801934c)
#define  VDTOP_ADC_27_LPF_COEF_1_VADDR                      	(0xb8019350)
#define  VDTOP_ADC_27_LPF_COEF_2_VADDR                      	(0xb8019354)
#define  VDTOP_ADC_27_LPF_COEF_3_VADDR                      	(0xb8019358)
#define  VDTOP_ADC_27_LPF_COEF_4_VADDR                      	(0xb801935c)
#define  VDTOP_ADC_27_LPF_COEF_5_VADDR                      	(0xb8019360)
#define  VDTOP_ADC_27_LPF_COEF_6_VADDR                      	(0xb8019364)
#define  VDTOP_VDETECT_LINE_LENGHT_VADDR                    	(0xb8019368)
#define  VDTOP_VDETECT_WINDOW_CTRL_VADDR                    	(0xb801936c)
#define  VDTOP_VDETECT_WINDOW_TH_VADDR                      	(0xb8019370)
#define  VDTOP_NEW_VDETECT_CTRL_VADDR                       	(0xb8019374)
#define  VDTOP_NEW_VDETECT_LOOP_TH2_VADDR                   	(0xb8019378)
#define  VDTOP_NEW_VDETECT_LOOP_TH1_VADDR                   	(0xb801937c)
#define  VDTOP_NEW_VDETECT_DIFF_OFFSET_VADDR                	(0xb8019380)
#define  VDTOP_VSYNC_FINE_START_VADDR                       	(0xb8019384)
#define  VDTOP_VSYNC_FINE_END_VADDR                         	(0xb8019388)
#define  VDTOP_NO_VSYNC_TH_VADDR                            	(0xb801938c)
#define  VDTOP_NEW_VDETECT_VPHASE_TH_VADDR                  	(0xb8019390)
#define  VDTOP_NEW_VDETECT_TH1_VADDR                        	(0xb8019394)
#define  VDTOP_NEW_VDETECT_TH2_VADDR                        	(0xb8019398)
#define  VDTOP_NEW_VDETECT_TH3_VADDR                        	(0xb801939c)
#define  VDTOP_NEW_VDETECT_TH4_VADDR                        	(0xb80193a0)
#define  VDTOP_VSTATE_CTRL0_VADDR                           	(0xb80193b0)
#define  VDTOP_VSTATE_CTRL1_VADDR                           	(0xb80193b4)
#define  VDTOP_VSTATE_CTRL2_VADDR                           	(0xb80193b8)
#define  VDTOP_VSTATE_CTRL3_VADDR                           	(0xb80193bc)
#define  VDTOP_VLOOP0_TC1_VADDR                             	(0xb80193c0)
#define  VDTOP_VLOOP0_TC2_VADDR                             	(0xb80193c4)
#define  VDTOP_VLOOP2_TC1_VADDR                             	(0xb80193c8)
#define  VDTOP_VLOOP2_TC2_VADDR                             	(0xb80193cc)
#define  VDTOP_VLOOP3_TC1_VADDR                             	(0xb80193d0)
#define  VDTOP_VLOOP3_TC2_VADDR                             	(0xb80193d4)
#define  VDTOP_VLOOP_TC3_VADDR                              	(0xb80193d8)
#define  VDTOP_VLOCK_COUNT_VADDR                            	(0xb80193dc)
#define  VDTOP_VLOCK_WINDOW_VADDR                           	(0xb80193e0)
#define  VDTOP_VLOCK_PHASE_PLUS_VADDR                       	(0xb80193e4)
#define  VDTOP_VLINE_ADJ_CNT_A_VADDR                        	(0xb80193e8)
#define  VDTOP_VLINE_ADJ_CNT_B_VADDR                        	(0xb80193ec)
#define  VDTOP_TABLE_HACTIVE_WIDTH_VADDR                    	(0xb80193f0)
#define  VDTOP_VSYNC_PLL_FREERUN_MUX_VADDR                  	(0xb80193f4)
#define  VDTOP_CHROMA_AGC_VADDR                             	(0xb8019400)
#define  VDTOP_CHROMA_KILL_VADDR                            	(0xb8019404)
#define  VDTOP_CHROMA_LOCK_CONFIG_VADDR                     	(0xb8019408)
#define  VDTOP_CHROMA_LOOPFILTER_GAIN_VADDR                 	(0xb801940c)
#define  VDTOP_CHROMA_LOOPFILTER_STATE_VADDR                	(0xb8019410)
#define  VDTOP_CHROMA_AUTOPOS_VADDR                         	(0xb8019414)
#define  VDTOP_CKILL_LB_SEL_VADDR                           	(0xb8019418)
#define  VDTOP_CKILL_GAIN_KILL_THL_VADDR                    	(0xb801941c)
#define  VDTOP_CSTATE_CTRL_VADDR                            	(0xb8019420)
#define  VDTOP_BADEDIT_TH_VADDR                             	(0xb8019424)
#define  VDTOP_BADPHASE_TH_VADDR                            	(0xb8019428)
#define  VDTOP_CSTATE_LINE_NUM_VADDR                        	(0xb801942c)
#define  VDTOP_CHROMA_AGC_PEAK_CTRL_VADDR                   	(0xb8019430)
#define  VDTOP_CHROMA_AGC_PEAK_NOMINAL_VADDR                	(0xb8019434)
#define  VDTOP_CLOSE_CKILL_LOOPFILTER_VADDR                 	(0xb8019438)
#define  VDTOP_CAGC_PEAK_CTRL1_VADDR                        	(0xb801943c)
#define  VDTOP_CAGC_PEAK_CTRL2_VADDR                        	(0xb8019440)
#define  VDTOP_CAGC_PEAK_CTRL3_VADDR                        	(0xb8019444)
#define  VDTOP_CHROMA_DELAY_CTRL_VADDR                      	(0xb8019448)
#define  VDTOP_BURST_CGAIN_CTRL_VADDR                       	(0xb801944c)
#define  VDTOP_BURST_CGAIN_MAG_TH_VADDR                     	(0xb8019450)
#define  VDTOP_FLAG358_CDTO_INC4_VADDR                      	(0xb8019454)
#define  VDTOP_SEPARATE_443_358_NEW_FUNCTION_1_VADDR        	(0xb8019458)
#define  VDTOP_SEPARATE_443_358_NEW_FUNCTION_2_VADDR        	(0xb801945c)
#define  VDTOP_SEPARATE_443_358_NEW_FUNCTION_3_VADDR        	(0xb8019460)
#define  VDTOP_BURST_LOCATION_STATUS_1_VADDR                	(0xb8019464)
#define  VDTOP_BURST_LOCATION_STATUS_2_VADDR                	(0xb8019468)
#define  VDTOP_BURST_LOCATION_HSYNC_VADDR                   	(0xb801946c)
#define  VDTOP_BURST_LOCATION_FW_CNTL_VADDR                 	(0xb8019470)
#define  VDTOP_Y_PATH_EQ_FILTER_VADDR                       	(0xb8019474)
#define  VDTOP_Y_PATH_EQ_FILTER_R_VADDR                     	(0xb8019478)
#define  VDTOP_PALM_FLAG_COMPENSATION1_VADDR                	(0xb8019490)
#define  VDTOP_PALM_FLAG_COMPENSATION2_VADDR                	(0xb8019494)
#define  VDTOP_MANUAL_MODE_VADDR                            	(0xb80194a0)
#define  VDTOP_MODE_DETECTION_STATUS_VADDR                  	(0xb80194a4)
#define  VDTOP_STATISTIC_AND_DISABLE_MODE_VADDR             	(0xb80194a8)
#define  VDTOP_PREFER_MODE_VADDR                            	(0xb80194ac)
#define  VDTOP_STATE_MACHINE_FIX_MODE_VADDR                 	(0xb80194b0)
#define  VDTOP_VD_BASIC_REGISTER_ENABLE_VADDR               	(0xb80194b4)
#define  VDTOP_AUTO_MODE_S_M_STATISTIC_VADDR                	(0xb80194b8)
#define  VDTOP_AUTO_POS_CTRL_3_VADDR                        	(0xb80194bc)
#define  VDTOP_AUTO_POS_CTRL_VADDR                          	(0xb80194c0)
#define  VDTOP_AUTO_POS_CTRL_2_VADDR                        	(0xb80194c4)
#define  VDTOP_FLAG358_CTRL_VADDR                           	(0xb80194c8)
#define  VDTOP_NO_BURST_MAG_TH_VADDR                        	(0xb80194cc)
#define  VDTOP_NO_BURST_MAG_FILTER_TH_VADDR                 	(0xb80194d0)
#define  VDTOP_NO_BURST_443_CTRL_VADDR                      	(0xb80194d4)
#define  VDTOP_FLAG358_SECAM_HCOUNT_RESET_CTRL_VADDR        	(0xb80194d8)
#define  VDTOP_FLAG358_SECAM_PHASE_DIFF_DR_VADDR            	(0xb80194dc)
#define  VDTOP_FLAG358_SECAM_PHASE_DIFF_DB_VADDR            	(0xb80194e0)
#define  VDTOP_BURST_MAG_TH_358_VADDR                       	(0xb80194e4)
#define  VDTOP_AUTO_MODE_TABLE1_VADDR                       	(0xb80194f0)
#define  VDTOP_AUTO_MODE_TABLE2_VADDR                       	(0xb80194f4)
#define  VDTOP_AUTO_MODE_TABLE3_VADDR                       	(0xb80194f8)
#define  VDTOP_AUTO_MODE_TABLE4_VADDR                       	(0xb80194fc)
#define  VDTOP_AUTO_MODE_TABLE5_VADDR                       	(0xb8019500)
#define  VDTOP_AUTO_MODE_TABLE6_VADDR                       	(0xb8019504)
#define  VDTOP_FLAG_625_COUNTER_VADDR                       	(0xb8019508)
#define  VDTOP_FLAG_443_COUNTER_VADDR                       	(0xb801950c)
#define  VDTOP_SECAM_FLAG_COUNTER_VADDR                     	(0xb8019510)
#define  VDTOP_PALM_FLAG_COUNTER_VADDR                      	(0xb8019514)
#define  VDTOP_BURST_VALID_COUNTER_VADDR                    	(0xb8019518)
#define  VDTOP_MIDPOINT_ADJ_VADDR                           	(0xb801951c)
#define  VDTOP_FREQ_FLAG_THRESHOLD_VADDR                    	(0xb8019520)
#define  VDTOP_FREQ_VALID_MAX_VADDR                         	(0xb8019524)
#define  VDTOP_FREQ_VALID_INNER_VADDR                       	(0xb8019528)
#define  VDTOP_FREQ_VALID_MIN_VADDR                         	(0xb801952c)
#define  VDTOP_SECAM_FLAG_COUNTER_MAX_VADDR                 	(0xb8019530)
#define  VDTOP_SECAM_FLAG_COUNTER_MIN_VADDR                 	(0xb8019534)
#define  VDTOP_PALM_FLAG_PHASE_ADJ_VADDR                    	(0xb8019538)
#define  VDTOP_BURST_LOWER_LIMIT_VADDR                      	(0xb801953c)
#define  VDTOP_BURST_MAG_CHOICE_VADDR                       	(0xb8019540)
#define  VDTOP_NEW_358_CTRL_VADDR                           	(0xb8019550)
#define  VDTOP_NEW_358_CNT_UP_VADDR                         	(0xb8019554)
#define  VDTOP_NEW_358_CNT_DN_VADDR                         	(0xb8019558)
#define  VDTOP_SEP_COUNT_TH_VADDR                           	(0xb801955c)
#define  VDTOP_SEP_BURST_START0_VADDR                       	(0xb8019560)
#define  VDTOP_SEP_BURST_END0_VADDR                         	(0xb8019564)
#define  VDTOP_SEP_BURST_RO_1_VADDR                         	(0xb8019568)
#define  VDTOP_SEP_BURST_RO_2_VADDR                         	(0xb801956c)
#define  VDTOP_SEP_BURST_RO3_VADDR                          	(0xb8019570)
#define  VDTOP_SEP_BURST_TH1_VADDR                          	(0xb8019574)
#define  VDTOP_SEP_BURST_FLAG1_VADDR                        	(0xb8019578)
#define  VDTOP_AUTOMODE_443358PK_CTRL_VADDR                 	(0xb801957c)
#define  VDTOP_DARK_CPLL_CDETECT_1_VADDR                    	(0xb8019580)
#define  VDTOP_DARK_CPLL_CDETECT_2_VADDR                    	(0xb8019584)
#define  VDTOP_DARK_CPLL_PAL_VADDR                          	(0xb8019588)
#define  VDTOP_DARK_CPLL_CHROMALOCK_VADDR                   	(0xb801958c)
#define  VDTOP_DARK_CPLL_CONTROLL_VADDR                     	(0xb8019590)
#define  VDTOP_DARK_CPLL_RESULT_VADDR                       	(0xb8019594)
#define  VDTOP_DARK_CPLL_BURSTMAG_VADDR                     	(0xb8019598)
#define  VDTOP_IRQ_MASK1_VADDR                              	(0xb80195a0)
#define  VDTOP_IRQ_MASK2_VADDR                              	(0xb80195a4)
#define  VDTOP_IRQ_MASK3_VADDR                              	(0xb80195a8)
#define  VDTOP_IRQ_STATUS1_VADDR                            	(0xb80195ac)
#define  VDTOP_IRQ_STATUS2_VADDR                            	(0xb80195b0)
#define  VDTOP_IRQ_STATUS3_VADDR                            	(0xb80195b4)
#define  VDTOP_ADC_LIMIT_THRESHOLD_VADDR                    	(0xb80195b8)
#define  VDTOP_ADC_OVER_UNDER_FLAG_VADDR                    	(0xb80195bc)
#define  VDTOP_DGAIN_OUT_OVER_UNDER_FLAG_VADDR              	(0xb80195c0)
#define  VDTOP_DGAIN_OUT_OVER_UNDER_CNTL_VADDR              	(0xb80195c4)
#define  VDTOP_LDPAUSE_CTRL_VADDR                           	(0xb80195e0)
#define  VDTOP_VCR_OPTION_VADDR                             	(0xb80195e4)
#define  VDTOP_CENABLE_LINE_COUNT_VADDR                     	(0xb80195e8)
#define  VDTOP_SIGNAL_STM_CONTROL_VADDR                     	(0xb80195ec)
#define  VDTOP_CDETECT_PHASE_ERR_STATUS_VADDR               	(0xb80195f0)
#define  VDTOP_AD_SW_CTRL0_VADDR                            	(0xb8019608)
#define  VDTOP_CLAMP_UPDN_EN_VADDR                          	(0xb801960c)
#define  VDTOP_CLAMP_RGB_UPDN_EN_VADDR                      	(0xb8019610)
#define  VDTOP_FSW_CTRL0_VADDR                              	(0xb8019618)
#define  VDTOP_FSW_CTRL1_VADDR                              	(0xb801961c)
#define  VDTOP_FSW_CTRL2_VADDR                              	(0xb8019620)
#define  VDTOP_FSW_CTRL3_VADDR                              	(0xb8019624)
#define  VDTOP_LUMA_CONTRAST2_ADJ_VADDR                     	(0xb8019628)
#define  VDTOP_LUMA_BRIGHTNESS2_ADJ_VADDR                   	(0xb801962c)
#define  VDTOP_CHROMA_SATURATION2_ADJ_VADDR                 	(0xb8019630)
#define  VDTOP_CB_SAT_ADJ_VADDR                             	(0xb8019634)
#define  VDTOP_LUMA_PEAKING2_VADDR                          	(0xb8019638)
#define  VDTOP_FSW_GAIN_CTRL_VADDR                          	(0xb801963c)
#define  VDTOP_FSW_INPUT_STATUS_VADDR                       	(0xb8019640)
#define  VDTOP_CHROMA_REDUCE_CNTL1_VADDR                    	(0xb8019644)
#define  VDTOP_CHROMA_REDUCE_CNTL2_VADDR                    	(0xb8019648)
#define  VDTOP_ADCR_CALI_STATUS_VADDR                       	(0xb801964c)
#define  VDTOP_ADCG_CALI_STATUS_VADDR                       	(0xb8019650)
#define  VDTOP_ADCB_CALI_STATUS_VADDR                       	(0xb8019654)
#define  VDTOP_ADC_GAIN_R1_VADDR                            	(0xb8019658)
#define  VDTOP_ADC_GAIN_R_VADDR                             	(0xb801965c)
#define  VDTOP_ADC_GAIN_G_VADDR                             	(0xb8019660)
#define  VDTOP_ADC_GAIN_B_VADDR                             	(0xb8019664)
#define  VDTOP_COLOR_MATRIX_R_VADDR                         	(0xb8019668)
#define  VDTOP_COLOR_MATRIX_RG_VADDR                        	(0xb801966c)
#define  VDTOP_COLOR_MATRIX_G_VADDR                         	(0xb8019670)
#define  VDTOP_COLOR_MATRIX_B_VADDR                         	(0xb8019674)
#define  VDTOP_COLOR_MATRIX_B3_VADDR                        	(0xb8019678)
#define  VDTOP_CLAMP_TEST_REG0_VADDR                        	(0xb8019680)
#define  VDTOP_CLAMP_TEST_REG2_VADDR                        	(0xb8019684)
#define  VDTOP_CLAMP_TEST_REG4_VADDR                        	(0xb8019688)
#define  VDTOP_CLAMP_TEST_REG6_VADDR                        	(0xb801968c)
#define  VDTOP_CLAMP_TEST_REG8_VADDR                        	(0xb8019690)
#define  VDTOP_CLAMP_TEST_REG11_VADDR                       	(0xb8019694)
#define  VDTOP_HDETECT_PHASE_ERR_STATUS2_VADDR              	(0xb8019698)
#define  VDTOP_AVOUT_FIFO_RD_PTR_VADDR                      	(0xb801969c)
#define  VDTOP_BLANK_LEVEL_MANU_COMP_VALUE_VADDR            	(0xb80196a0)
#define  VDTOP_BLANK_LEVEL_MANU_C_R_VALUE_VADDR             	(0xb80196a4)
#define  VDTOP_BLANK_LEVEL_MANU_G_B_VALUE_VADDR             	(0xb80196a8)
#define  VDTOP_FPGA_TEST_REG1_VADDR                         	(0xb80196b0)
#define  VDTOP_FPGA_TEST_REG2_VADDR                         	(0xb80196b4)
#define  VDTOP_FPGA_TEST_REG3_VADDR                         	(0xb80196b8)
#define  VDTOP_FPGA_TEST_REG4_VADDR                         	(0xb80196bc)
#define  VDTOP_FPGA_TEST_REG5_VADDR                         	(0xb80196c0)
#define  VDTOP_FPGA_TEST_REG6_VADDR                         	(0xb80196c4)
#define  VDTOP_FPGA_TEST_REG7_VADDR                         	(0xb80196c8)
#define  VDTOP_FPGA_TEST_REG8_VADDR                         	(0xb80196cc)
#define  VDTOP_SECAM_CTRL_VADDR                             	(0xb8019700)
#define  VDTOP_SECAM_DRFREQ_OFFSET_VADDR                    	(0xb8019704)
#define  VDTOP_SECAM_DBFREQ_OFFSET_VADDR                    	(0xb8019708)
#define  VDTOP_SECAM_HCOUNT_RESET_CTRL_VADDR                	(0xb801970c)
#define  VDTOP_PHASE_DIFF_DR_RST_VADDR                      	(0xb8019710)
#define  VDTOP_PHASE_DIFF_DB_RST_VADDR                      	(0xb8019714)
#define  VDTOP_DRDB_GAIN_TABLE_CTRL_VADDR                   	(0xb8019718)
#define  VDTOP_Y_GAIN_TABLE_CTRL_VADDR                      	(0xb801971c)
#define  VDTOP_SECAM_GAIN_DLY_VADDR                         	(0xb8019720)
#define  VDTOP_SECAM_GAIN_TABLE_DEBUG_VADDR                 	(0xb8019724)
#define  VDTOP_NEW_SECAM_HCOUNT_RESET_CTRL_VADDR            	(0xb8019734)
#define  VDTOP_NEW_SECAM_PHASE_DIFF_DR_VADDR                	(0xb8019738)
#define  VDTOP_NEW_SECAM_PHASE_DIFF_DB_VADDR                	(0xb801973c)
#define  VDTOP_NEW_SECAM_CDTO_INC_VADDR                     	(0xb8019740)
#define  VDTOP_SECAM_GP_RM_VADDR                            	(0xb8019744)
#define  VDTOP_FIFO_CTRL_VADDR                              	(0xb8019758)
#define  VDTOP_FIFO_STATUS_VADDR                            	(0xb801975c)
#define  VDTOP_I_GAIN_CONTROL_VADDR                         	(0xb8019760)
#define  VDTOP_MISC_CONTROL_VADDR                           	(0xb8019764)
#define  VDTOP_FIFO_DEPTH_MIN_STATUS_VADDR                  	(0xb8019768)
#define  VDTOP_FIFO_DEPTH_MAX_STATUS_VADDR                  	(0xb801976c)
#define  VDTOP_PLL_DEBUG_CTRL1_VADDR                        	(0xb8019770)
#define  VDTOP_PLL_DEBUG_CTRL2_VADDR                        	(0xb8019774)
#define  VDTOP_DISP_FSYNC_CONTROL_VADDR                     	(0xb8019778)
#define  VDTOP_FIFO_WO_PS_FUNC_VADDR                        	(0xb801977c)
#define  VDTOP_FIFO_WO_PS_CLK_STATE_PARAMETER_VADDR         	(0xb8019780)
#define  VDTOP_FIFO_STATUS_NO_PLL_VADDR                     	(0xb8019784)
#define  VDTOP_DEBUG_MUX_VADDR                              	(0xb8019788)
#define  VDTOP_VIDEO_DEBUG_ANALOG_VADDR                     	(0xb801978c)
#define  VDTOP_VIDEO_DEBUG_DIGITAL_VADDR                    	(0xb8019790)
#define  VDTOP_PATTERN_CONTROL_VADDR                        	(0xb8019794)
#define  VDTOP_CRC_RESULT3_VADDR                            	(0xb8019798)
#define  VDTOP_PATGEN_CTRL_VADDR                            	(0xb801979c)
#define  VDTOP_BIST_MODE_VADDR                              	(0xb80197a0)
#define  VDTOP_BIST_DONE_VADDR                              	(0xb80197a4)
#define  VDTOP_BIST_FAIL_VADDR                              	(0xb80197a8)
#define  VDTOP_BIST_DRF_MODE_VADDR                          	(0xb80197ac)
#define  VDTOP_BIST_DRF_RESUME_VADDR                        	(0xb80197b0)
#define  VDTOP_BIST_DRF_DONE_VADDR                          	(0xb80197b4)
#define  VDTOP_BIST_DRF_PAUSE_VADDR                         	(0xb80197b8)
#define  VDTOP_BIST_DRF_FAIL_VADDR                          	(0xb80197bc)
#define  VDTOP_BIST_FAIL_27_1_VADDR                         	(0xb80197c0)
#define  VDTOP_BIST_FAIL_27_2_VADDR                         	(0xb80197c4)
#define  VDTOP_BIST_FAIL_DMA_VADDR                          	(0xb80197c8)
#define  VDTOP_BIST_FAIL_FIFO_VADDR                         	(0xb80197cc)
#define  VDTOP_BIST_FAIL_OUT_VADDR                          	(0xb80197d0)
#define  VDTOP_BIST_DRF_FAIL_27_1_VADDR                     	(0xb80197d4)
#define  VDTOP_BIST_DRF_FAIL_27_2_VADDR                     	(0xb80197d8)
#define  VDTOP_BIST_DRF_FAIL_DMA_VADDR                      	(0xb80197dc)
#define  VDTOP_BIST_DRF_FAIL_FIFO_VADDR                     	(0xb80197e0)
#define  VDTOP_BIST_DRF_FAIL_OUT_VADDR                      	(0xb80197e4)
#define  VDTOP_BIST_DVSE_DVS_VADDR                          	(0xb80197e8)
#define  VDTOP_BIST_DVSE_DVS2_VADDR                         	(0xb80197ec)
#define  VDTOP_YCBCR_MONITER_CTRL_VADDR                     	(0xb80197f0)
#define  VDTOP_YCBCR_MONITER_VALUE_Y_VADDR                  	(0xb80197f4)
#define  VDTOP_YCBCR_MONITER_VALUE_CBCR_VADDR               	(0xb80197f8)
#define  VDTOP_ADC_UPDN_CTRL_VADDR                          	(0xb80197fc)
//=============================================================================================
#define  DE_XCXL_DE_XCXL_CTRL_VADDR                         	(0xb8023900)
#define  DE_XCXL_DE_XCXL_TEMPORAL_STEP_VADDR                	(0xb8023904)
#define  DE_XCXL_DE_XCXL_CLASSIFY_Y_VADDR                   	(0xb8023908)
#define  DE_XCXL_DE_XCXL_CLASSIFY_C_VADDR                   	(0xb802390c)
#define  DE_XCXL_DE_XCXL_BLEND_VADDR                        	(0xb8023910)
#define  DE_XCXL_DE_XCXL_XL_VADDR                           	(0xb8023914)
#define  DE_XCXL_DE_XCXL_XC_VADDR                           	(0xb8023918)
#define  DE_XCXL_FRAME_FORMAT_VADDR                         	(0xb802391c)
#define  DE_XCXL_DATMEMSTARTADD1_S0_VADDR                   	(0xb8023920)
#define  DE_XCXL_DATMEMSTARTADD2_S0_VADDR                   	(0xb8023924)
#define  DE_XCXL_DATMEMSTARTADD3_S0_VADDR                   	(0xb8023928)
#define  DE_XCXL_INFMEMSTARTADD_S0_VADDR                    	(0xb802392c)
#define  DE_XCXL_RDATDMA_SET1_VADDR                         	(0xb8023930)
#define  DE_XCXL_RDATDMA_SET2_VADDR                         	(0xb8023934)
#define  DE_XCXL_WDATDMA_SET_VADDR                          	(0xb8023938)
#define  DE_XCXL_DATDMA_RM_SET_VADDR                        	(0xb802393c)
#define  DE_XCXL_RINFDMA_SET_VADDR                          	(0xb8023940)
#define  DE_XCXL_WINFDMA_SET_VADDR                          	(0xb8023944)
#define  DE_XCXL_INFDMA_RM_SET_VADDR                        	(0xb8023948)
#define  DE_XCXL_DE_XCXL_DMASTATUS_VADDR                    	(0xb802394c)
#define  DE_XCXL_DE_XCXL_WDE_VADDR                          	(0xb8023950)
#define  DE_XCXL_WRRD_BNDADDR1_VADDR                        	(0xb8023954)
#define  DE_XCXL_WRRD_BNDADDR2_VADDR                        	(0xb8023958)
#define  DE_XCXL_WRRD_BNDADDR_STATUS_VADDR                  	(0xb802395c)
#define  DE_XCXL_DATMEMSTARTADD1_ODD_S0_VADDR               	(0xb8023960)
#define  DE_XCXL_DATMEMSTARTADD2_ODD_S0_VADDR               	(0xb8023964)
#define  DE_XCXL_DATMEMSTARTADD3_ODD_S0_VADDR               	(0xb8023968)
#define  DE_XCXL_INFMEMSTARTADD_ODD_S0_VADDR                	(0xb802396c)
#define  DE_XCXL_DE_XCXL_DB_REG_CTL_VADDR                   	(0xb8023970)
#define  DE_XCXL_DMA_MULTI_REQ_SET_VADDR                    	(0xb8023974)
#define  DE_XCXL_DE_XCXL_BIST_FAIL_VADDR                    	(0xb802397c)
#define  DE_XCXL_DE_XCXL_DRF_FAIL_VADDR                     	(0xb8023980)
#define  DE_XCXL_DE_XCXL_BIST_DONE_VADDR                    	(0xb8023984)
#define  DE_XCXL_DE_XCXL_DRF_DONE_VADDR                     	(0xb8023988)
#define  DE_XCXL_DE_XCXL_DRF_PAUSE_VADDR                    	(0xb802398c)
#define  DE_XCXL_DE_XCXL_BIST_RME_VADDR                     	(0xb8023990)
#define  DE_XCXL_DE_XCXL_BIST_RM0_VADDR                     	(0xb8023994)
#define  DE_XCXL_DE_XCXL_BIST_RM1_VADDR                     	(0xb8023998)
#define  DE_XCXL_DATMEMSTARTADD1_S1_VADDR                   	(0xb802399c)
#define  DE_XCXL_DATMEMSTARTADD2_S1_VADDR                   	(0xb80239a0)
#define  DE_XCXL_DATMEMSTARTADD3_S1_VADDR                   	(0xb80239a4)
#define  DE_XCXL_INFMEMSTARTADD_S1_VADDR                    	(0xb80239a8)
#define  DE_XCXL_DATMEMSTARTADD1_ODD_S1_VADDR               	(0xb80239ac)
#define  DE_XCXL_DATMEMSTARTADD2_ODD_S1_VADDR               	(0xb80239b0)
#define  DE_XCXL_DATMEMSTARTADD3_ODD_S1_VADDR               	(0xb80239b4)
#define  DE_XCXL_INFMEMSTARTADD_ODD_S1_VADDR                	(0xb80239b8)
#define  DE_XCXL_DE_XCXL_CRC_ENABLE_VADDR                   	(0xb80239bc)
#define  DE_XCXL_DE_XCXL_CRC_VADDR                          	(0xb80239c0)
#define  DE_XCXL_DE_XCXL_ASYNC_FIFO_VADDR                   	(0xb80239c4)
#define  DE_XCXL_RDMA_NUM_DAT0_VADDR                        	(0xb80239c8)
#define  DE_XCXL_RDMA_NUM_DAT1_VADDR                        	(0xb80239cc)
#define  DE_XCXL_RDMA_NUM_INFO_VADDR                        	(0xb80239d0)
#define  DE_XCXL_WDMA_NUM_DAT_VADDR                         	(0xb80239d4)
#define  DE_XCXL_WDMA_NUM_INFO_VADDR                        	(0xb80239d8)
#define  DE_XCXL_RDMA_NUM_VADDR                             	(0xb80239dc)
#define  DE_XCXL_WDMA_NUM_VADDR                             	(0xb80239e0)
#define  DE_XCXL_DMA_NUM_ERR_VADDR                          	(0xb80239e4)
//=============================================================================================
#define  LGD_DITHER_LGD_DITHER_CTRL_VADDR                   	(0xb8028e00)
#define  LGD_DITHER_LGD_DITHER_SEQ_R_00_15_VADDR            	(0xb8028e04)
#define  LGD_DITHER_LGD_DITHER_SEQ_R_16_31_VADDR            	(0xb8028e08)
#define  LGD_DITHER_LGD_DITHER_SEQ_G_00_15_VADDR            	(0xb8028e0c)
#define  LGD_DITHER_LGD_DITHER_SEQ_G_16_31_VADDR            	(0xb8028e10)
#define  LGD_DITHER_LGD_DITHER_SEQ_B_00_15_VADDR            	(0xb8028e14)
#define  LGD_DITHER_LGD_DITHER_SEQ_B_16_31_VADDR            	(0xb8028e18)
#define  LGD_DITHER_LGD_DITHER_TB_R_VADDR                   	(0xb8028e1c)
#define  LGD_DITHER_LGD_DITHER_TB_G_VADDR                   	(0xb8028e20)
#define  LGD_DITHER_LGD_DITHER_TB_B_VADDR                   	(0xb8028e24)
#define  LGD_DITHER_LGD_DITHER_TEMP_VADDR                   	(0xb8028e28)
#define  LGD_DITHER_PCID_DITHER_CTRL_VADDR                  	(0xb8028e50)
#define  LGD_DITHER_PCID_DITHER_SEQ_R_00_15_VADDR           	(0xb8028e54)
#define  LGD_DITHER_PCID_DITHER_SEQ_R_16_31_VADDR           	(0xb8028e58)
#define  LGD_DITHER_PCID_DITHER_SEQ_G_00_15_VADDR           	(0xb8028e5c)
#define  LGD_DITHER_PCID_DITHER_SEQ_G_16_31_VADDR           	(0xb8028e60)
#define  LGD_DITHER_PCID_DITHER_SEQ_B_00_15_VADDR           	(0xb8028e64)
#define  LGD_DITHER_PCID_DITHER_SEQ_B_16_31_VADDR           	(0xb8028e68)
#define  LGD_DITHER_PCID_DITHER_TB_R_01_VADDR               	(0xb8028e6c)
#define  LGD_DITHER_PCID_DITHER_TB_R_23_VADDR               	(0xb8028e70)
#define  LGD_DITHER_PCID_DITHER_TB_G_01_VADDR               	(0xb8028e74)
#define  LGD_DITHER_PCID_DITHER_TB_G_23_VADDR               	(0xb8028e78)
#define  LGD_DITHER_PCID_DITHER_TB_B_01_VADDR               	(0xb8028e7c)
#define  LGD_DITHER_PCID_DITHER_TB_B_23_VADDR               	(0xb8028e80)
#define  LGD_DITHER_PCID_DITHER_TEMP_VADDR                  	(0xb8028e84)
//=============================================================================================
#define  VDPQ_FRAME_BUF_CHK3D_CTRL0_VADDR                   	(0xb8019800)
#define  VDPQ_FRAME_BUF_CHK3D_CTRL1_VADDR                   	(0xb8019804)
#define  VDPQ_FRAME_BUF_CHK3D_CTRL2_VADDR                   	(0xb8019808)
#define  VDPQ_FRAME_BUF_CHK3D_CEN_CTRL_VADDR                	(0xb801980c)
#define  VDPQ_FRAME_BUF_CHK3D_CEN_NUM1_BYTE_VADDR           	(0xb8019810)
#define  VDPQ_FRAME_BUF_CHK3D_CEN_NUM2_BYTE_VADDR           	(0xb8019814)
#define  VDPQ_FRAME_BUF_CHK3D_HEN_NUM1_CTRL_VADDR           	(0xb8019818)
#define  VDPQ_FRAME_BUF_CHK3D_HEN_NUM1_BYTE_VADDR           	(0xb801981c)
#define  VDPQ_DMA_VACTIVE_ST1_VADDR                         	(0xb8019830)
#define  VDPQ_DMA_VACTIVE_END1_VADDR                        	(0xb8019834)
#define  VDPQ_DMA_VACTIVE_ST2_VADDR                         	(0xb8019838)
#define  VDPQ_DMA_VACTIVE_END2_VADDR                        	(0xb801983c)
#define  VDPQ_DMA_CTRL1_VADDR                               	(0xb8019840)
#define  VDPQ_DMA_CTRL2_VADDR                               	(0xb8019844)
#define  VDPQ_DMA_CTRL3_VADDR                               	(0xb8019848)
#define  VDPQ_DMA_CTRL4_VADDR                               	(0xb801984c)
#define  VDPQ_DMA_CTRL5_VADDR                               	(0xb8019850)
#define  VDPQ_DMA_CTRL6_VADDR                               	(0xb8019854)
#define  VDPQ_DEBUG_DMA_IF_CTRL_VADDR                       	(0xb8019858)
#define  VDPQ_VD_SRAM_ON_OFF_VADDR                          	(0xb801985c)
#define  VDPQ_MEM0_ADDR_INI_VADDR                           	(0xb8019870)
#define  VDPQ_MEM1_ADDR_INI_VADDR                           	(0xb8019874)
#define  VDPQ_MEM2_ADDR_INI_VADDR                           	(0xb8019878)
#define  VDPQ_MEM3_ADDR_INI_VADDR                           	(0xb801987c)
#define  VDPQ_MEM0_ADDR_END_VADDR                           	(0xb8019880)
#define  VDPQ_MEM1_ADDR_END_VADDR                           	(0xb8019884)
#define  VDPQ_MEM2_ADDR_END_VADDR                           	(0xb8019888)
#define  VDPQ_MEM3_ADDR_END_VADDR                           	(0xb801988c)
#define  VDPQ_DMA_DEBUG_ADDR_VADDR                          	(0xb8019890)
#define  VDPQ_DMA_DEBUG_VBI_END_ADDR_VADDR                  	(0xb8019894)
#define  VDPQ_VIDEO_DMA_DEBUG_CTRL_VADDR                    	(0xb8019898)
#define  VDPQ_VBIDMA_TEST_CTRL_VADDR                        	(0xb801989c)
#define  VDPQ_DMA_CNT_CALIBRATION1_VADDR                    	(0xb80198a0)
#define  VDPQ_DMA_CNT_CALIBRATION2_VADDR                    	(0xb80198a4)
#define  VDPQ_DMA_CNT_CALIBRATION3_VADDR                    	(0xb80198a8)
#define  VDPQ_FRAME_BUFFER_F1_STATUS_VADDR                  	(0xb80198d0)
#define  VDPQ_FRAME_BUFFER_F2_STATUS_VADDR                  	(0xb80198d4)
#define  VDPQ_DUMMY_1_VADDR                                 	(0xb80198d8)
#define  VDPQ_DUMMY_2_VADDR                                 	(0xb80198dc)
#define  VDPQ_YC_SEP_CONTROL_VADDR                          	(0xb8019900)
#define  VDPQ_BPF_BW_SEL_Y_VADDR                            	(0xb8019904)
#define  VDPQ_BPF_BW_SEL_C_VADDR                            	(0xb8019908)
#define  VDPQ_ADAP_BPF_C_TH1_VADDR                          	(0xb801990c)
#define  VDPQ_ADAP_BPF_C_TH2_VADDR                          	(0xb8019910)
#define  VDPQ_COMB_FILTER_CONFIG_VADDR                      	(0xb8019914)
#define  VDPQ_COMB_FILTER_THRESHOLD1_VADDR                  	(0xb8019918)
#define  VDPQ_ADAP_BPF_Y_TH3_VADDR                          	(0xb8019928)
#define  VDPQ_YC_BW_CTRL_VADDR                              	(0xb801992c)
#define  VDPQ_DEBUG_2D_MODE_VADDR                           	(0xb8019930)
#define  VDPQ_BW_DETECTION_VADDR                            	(0xb8019934)
#define  VDPQ_BW_EDGE_THR_VADDR                             	(0xb8019938)
#define  VDPQ_BLEND_1D_THR_VADDR                            	(0xb801993c)
#define  VDPQ_BLEND_1D_BPF_SEL_VADDR                        	(0xb8019940)
#define  VDPQ_ALPHA_2D_MOD_ENABLE_VADDR                     	(0xb8019944)
#define  VDPQ_H2V_CORING_THR_VADDR                          	(0xb8019948)
#define  VDPQ_H2V_Y_NOISE_THR_VADDR                         	(0xb801994c)
#define  VDPQ_H2V_CVBS_NOISE_THR_VADDR                      	(0xb8019950)
#define  VDPQ_H2V_NOISE_MAX_HDY_VADDR                       	(0xb8019954)
#define  VDPQ_H2V_NOISE_Y_ADD_DC_VADDR                      	(0xb8019958)
#define  VDPQ_H2V_BLEND_RATIO_VADDR                         	(0xb801995c)
#define  VDPQ_ADAP_BPF_Y_TH2_VADDR                          	(0xb8019960)
#define  VDPQ_CDIFF_ADAP_BPF_TH1_VADDR                      	(0xb8019964)
#define  VDPQ_CDIFF_ADAP_BPF_TH2_VADDR                      	(0xb8019968)
#define  VDPQ_BPF_VEDGE_CTRL1_VADDR                         	(0xb8019970)
#define  VDPQ_BPF_VEDGE_CTRL2_VADDR                         	(0xb8019974)
#define  VDPQ_BYPASS_BPF_CTRL1_VADDR                        	(0xb8019978)
#define  VDPQ_BYPASS_BPF_CTRL2_VADDR                        	(0xb801997c)
#define  VDPQ_GRIDGIRL_CTRL_VADDR                           	(0xb8019988)
#define  VDPQ_GRIDGIRL_TH1_VADDR                            	(0xb801998c)
#define  VDPQ_GRIDGIRL_TH2_VADDR                            	(0xb8019990)
#define  VDPQ_GRIDGIRL_TH3_VADDR                            	(0xb8019994)
#define  VDPQ_GRIDGIRL_TH4_VADDR                            	(0xb8019998)
#define  VDPQ_DIAMC_CVBS_AMP_TH_VADDR                       	(0xb801999c)
#define  VDPQ_DIAMC_CTRL_VADDR                              	(0xb80199a0)
#define  VDPQ_VMC_CTRL_VADDR                                	(0xb80199a4)
#define  VDPQ_VMC_SPATIAL_CORR_CTRL_VADDR                   	(0xb80199a8)
#define  VDPQ_YC2D_POSTLP_CTRL_VADDR                        	(0xb80199d0)
#define  VDPQ_YC2D_POSTLP_FLAT_1_VADDR                      	(0xb80199d4)
#define  VDPQ_YC2D_POSTLP_FLAT_2_VADDR                      	(0xb80199d8)
#define  VDPQ_YC2D_POSTLP_FLAT_3_VADDR                      	(0xb80199dc)
#define  VDPQ_YC2D_POSTLP_FLAT_4_VADDR                      	(0xb80199e0)
#define  VDPQ_YC2D_POSTLP_GRAD_1_VADDR                      	(0xb80199e4)
#define  VDPQ_YC2D_POSTLP_GRAD_2_VADDR                      	(0xb80199e8)
#define  VDPQ_YC2D_POSTLP_GRAD_3_VADDR                      	(0xb80199ec)
#define  VDPQ_YC2D_POSTLP_DIA_1_VADDR                       	(0xb80199f0)
#define  VDPQ_YC2D_POSTLP_DIA_2_VADDR                       	(0xb80199f4)
#define  VDPQ_YC2D_POSTLP_DIA_3_VADDR                       	(0xb80199f8)
#define  VDPQ_YC2D_POSTLP_DIA_4_VADDR                       	(0xb80199fc)
#define  VDPQ_YC_SEP_MODE_CTRL_VADDR                        	(0xb8019b28)
#define  VDPQ_DUMMY_3_VADDR                                 	(0xb8019b2c)
#define  VDPQ_YC_3DSEP_CHROMA_BPF_SEL_VADDR                 	(0xb8019b30)
#define  VDPQ_YC_3D_F4_SLP_MONO_VADDR                       	(0xb8019cfc)
#define  VDPQ_YC_3D_F4_STAT_1_VADDR                         	(0xb8019d00)
#define  VDPQ_YC_3D_F4_STAT_2_VADDR                         	(0xb8019d04)
#define  VDPQ_YC_3D_F4_STAT_3_VADDR                         	(0xb8019d08)
#define  VDPQ_YC_3D_F4_SLP_1_VADDR                          	(0xb8019d0c)
#define  VDPQ_YC_3D_F4_SLP_2_VADDR                          	(0xb8019d10)
#define  VDPQ_YC_3D_F4_SLP_3_VADDR                          	(0xb8019d14)
#define  VDPQ_YC_3D_F4_NTSC_ABA_1_VADDR                     	(0xb8019d18)
#define  VDPQ_YC_3D_F4_NTSC_ABA_2_VADDR                     	(0xb8019d1c)
#define  VDPQ_DUMMY_4_VADDR                                 	(0xb8019d20)
#define  VDPQ_YC_3D_F4_CTRL_VADDR                           	(0xb8019d24)
#define  VDPQ_YC_3D_F4_SPA_CNT_CVBS_AMP_VADDR               	(0xb8019d28)
#define  VDPQ_YC_3D_F4_HV_EDGE_1_VADDR                      	(0xb8019d2c)
#define  VDPQ_YC_3D_F4_HV_EDGE_2_VADDR                      	(0xb8019d30)
#define  VDPQ_YC_3D_F4_HIFREQ_DET_VADDR                     	(0xb8019d34)
#define  VDPQ_YC_3D_F4_DC_COMPARE_VADDR                     	(0xb8019d38)
#define  VDPQ_YC_3D_F4_PAL_ERR_COM_1_VADDR                  	(0xb8019d3c)
#define  VDPQ_YC_3D_F4_PAL_ERR_COM_2_VADDR                  	(0xb8019d40)
#define  VDPQ_YC_3D_F4_PAL_ERR_COM_3_VADDR                  	(0xb8019d44)
#define  VDPQ_YC_3D_F4_STILL_VECTOR_1_VADDR                 	(0xb8019d48)
#define  VDPQ_YC_3D_F4_STILL_VECTOR_2_VADDR                 	(0xb8019d4c)
#define  VDPQ_YC_3D_F4_STILL_GRAY_HIFREQ_1_VADDR            	(0xb8019d50)
#define  VDPQ_YC_3D_F4_STILL_GRAY_HIFREQ_2_VADDR            	(0xb8019d54)
#define  VDPQ_YC_3D_F4_PAIR_TH_MULTIPLE_1_VADDR             	(0xb8019d58)
#define  VDPQ_YC_3D_F4_PAIR_TH_MULTIPLE_2_VADDR             	(0xb8019d5c)
#define  VDPQ_YC_3D_F4_PAIR_TH_MULTIPLE_3_VADDR             	(0xb8019d60)
#define  VDPQ_YC_3D_F4_PAIR_TH_BASE_1_VADDR                 	(0xb8019d64)
#define  VDPQ_YC_3D_F4_PAIR_TH_BASE_2_VADDR                 	(0xb8019d68)
#define  VDPQ_YC_3D_F4_PAIR_TH_BASE_3_VADDR                 	(0xb8019d6c)
#define  VDPQ_YC_3D_F4_PAIR_CTRL_1_VADDR                    	(0xb8019d70)
#define  VDPQ_YC_3D_F4_PAIR_CTRL_2_VADDR                    	(0xb8019d74)
#define  VDPQ_YC_3D_F4_PAIR_CTRL_3_VADDR                    	(0xb8019d78)
#define  VDPQ_YC_3D_F4_PAIR_CTRL_4_VADDR                    	(0xb8019d7c)
#define  VDPQ_YC_3D_F4_PAIR_CTRL_5_VADDR                    	(0xb8019d80)
#define  VDPQ_YC_3D_F4_PAIR_CTRL_6_VADDR                    	(0xb8019d84)
#define  VDPQ_YC_3D_F4_GLOBAL_DIFF_TH_HIFREQ_OFFSET_1_VADDR 	(0xb8019d88)
#define  VDPQ_YC_3D_F4_GLOBAL_DIFF_TH_HIFREQ_OFFSET_2_VADDR 	(0xb8019d8c)
#define  VDPQ_YC_3D_F4_GLOBAL_DIFF_TH_HIFREQ_OFFSET_3_VADDR 	(0xb8019d90)
#define  VDPQ_YC_3D_F4_GLOBAL_DIFF_TH_HIFREQ_OFFSET_4_VADDR 	(0xb8019d94)
#define  VDPQ_YC_3D_F4_MGHF_CTRL_1_VADDR                    	(0xb8019d98)
#define  VDPQ_YC_3D_F4_MGHF_CTRL_2_VADDR                    	(0xb8019d9c)
#define  VDPQ_YC_3D_F4_GLOBAL_DIFF_TH_COM_VADDR             	(0xb8019da0)
#define  VDPQ_YC_POST2DBPF_DBWLINE_1_VADDR                  	(0xb8019da4)
#define  VDPQ_YC_POST2DBPF_DBWLINE_2_VADDR                  	(0xb8019da8)
#define  VDPQ_YC_POST2DBPF_DBWLINE_3_VADDR                  	(0xb8019dac)
#define  VDPQ_YC_POST2DBPF_CTRL_VADDR                       	(0xb8019db0)
#define  VDPQ_YC_POST2DBPF_THBASE_VADDR                     	(0xb8019db4)
#define  VDPQ_YC_POST2DBPF_ADAPTH_1_VADDR                   	(0xb8019db8)
#define  VDPQ_YC_POST2DBPF_ADAPTH_2_VADDR                   	(0xb8019dbc)
#define  VDPQ_YC_POST2DBPF_ADAPTH_3_VADDR                   	(0xb8019dc0)
#define  VDPQ_YC_POST2DBPF_ADAPTH_4_VADDR                   	(0xb8019dc4)
#define  VDPQ_YC_POST2DBPF_ADAPTH_5_VADDR                   	(0xb8019dc8)
#define  VDPQ_YC_POST2DBPF_ADAPTH_6_VADDR                   	(0xb8019dcc)
#define  VDPQ_YC_POST2DBPF_ADAPTH_7_VADDR                   	(0xb8019dd0)
#define  VDPQ_YC_POST2DBPF_ADAPTH_8_VADDR                   	(0xb8019dd4)
#define  VDPQ_YC_POST2DBPF_ADAPTH_9_VADDR                   	(0xb8019dd8)
#define  VDPQ_YC_POST2DBPF_ADAPTH_10_VADDR                  	(0xb8019ddc)
#define  VDPQ_YC_POST2DBPF_ADAPTH_11_VADDR                  	(0xb8019de0)
#define  VDPQ_YC_POST2DBPF_ADAPTH_12_VADDR                  	(0xb8019de4)
#define  VDPQ_YC_POST2DBPF_ADAPTH_13_VADDR                  	(0xb8019de8)
#define  VDPQ_YC_POST2DBPF_XC_VADDR                         	(0xb8019dec)
#define  VDPQ_SECAM_YADAP_MODE_VADDR                        	(0xb8019df0)
#define  VDPQ_SECAM_YADAP_CTRL1_VADDR                       	(0xb8019df4)
#define  VDPQ_SECAM_YADAP_CTRL2_VADDR                       	(0xb8019df8)
#define  VDPQ_XNR_CTRL_VADDR                                	(0xb8019e04)
#define  VDPQ_XNR_THR_VADDR                                 	(0xb8019e08)
#define  VDPQ_XNR_IDX_THR_VADDR                             	(0xb8019e0c)
#define  VDPQ_XNR_RATIO_CTRL_VADDR                          	(0xb8019e10)
#define  VDPQ_POSTP_MF_COMPENSATION_CTRL1_VADDR             	(0xb8019e14)
#define  VDPQ_POSTP_MF_COMPENSATION_CTRL2_VADDR             	(0xb8019e18)
#define  VDPQ_YC2D_POSTPK2_CTRL1_VADDR                      	(0xb8019e1c)
#define  VDPQ_YC2D_POSTPK2_ADAP1_VADDR                      	(0xb8019e20)
#define  VDPQ_YC2D_POSTPK2_DNOISE1_VADDR                    	(0xb8019e24)
#define  VDPQ_YC2D_POSTPK2_FILTER_0_VADDR                   	(0xb8019e28)
#define  VDPQ_YC2D_POSTPK2_GAIN_VADDR                       	(0xb8019e2c)
#define  VDPQ_YC2D_POSTPK2_BOUND_VADDR                      	(0xb8019e30)
#define  VDPQ_POSTP_DLTI_CTRL1_VADDR                        	(0xb8019e34)
#define  VDPQ_POSTP_DLTI_CTRL2_VADDR                        	(0xb8019e38)
#define  VDPQ_POSTP_DLTI_CTRL3_VADDR                        	(0xb8019e3c)
#define  VDPQ_POSTP_DLTI_TNGAIN_GAIN_TAB1_VADDR             	(0xb8019e40)
#define  VDPQ_POSTP_DLTI_TNGAIN_GAIN_TAB2_VADDR             	(0xb8019e44)
#define  VDPQ_POSTP_DLTI_TNGAIN_OFFSET_TAB1_VADDR           	(0xb8019e48)
#define  VDPQ_POSTP_DLTI_TNGAIN_OFFSET_TAB2_VADDR           	(0xb8019e4c)
#define  VDPQ_POSTP_DLTI_PK_SELECT_VADDR                    	(0xb8019e50)
#define  VDPQ_POSTP_3D2DALPHA_BLEND_CTRL_1_VADDR            	(0xb8019e54)
#define  VDPQ_POSTP_3D2DALPHA_BLEND_CTRL_2_VADDR            	(0xb8019e58)
#define  VDPQ_POSTP_NTSC443_LPF_VADDR                       	(0xb8019e60)
#define  VDPQ_SPNR_DEBUGMODE_VADDR                          	(0xb8019e64)
#define  VDPQ_SPNR_CP_CTRL_VADDR                            	(0xb8019e68)
#define  VDPQ_SPNR_SPATIAL_TH_VADDR                         	(0xb8019e6c)
#define  VDPQ_SPNR_SPATIAL_WEIGHT_VADDR                     	(0xb8019e70)
#define  VDPQ_DUMMY_STATUS_VADDR                            	(0xb8019e74)
#define  VDPQ_SPNR_LOCAL_VAR2_VADDR                         	(0xb8019e78)
#define  VDPQ_NOTCH_CTRL_1_VADDR                            	(0xb8019e7c)
#define  VDPQ_NOTCH_CTRL_2_VADDR                            	(0xb8019e80)
#define  VDPQ_NOTCH_CTRL_3_VADDR                            	(0xb8019e84)
#define  VDPQ_NOTCH_CTRL_4_VADDR                            	(0xb8019e88)
#define  VDPQ_ALPHA_BLENDING_CTRL1_VADDR                    	(0xb8019eec)
#define  VDPQ_ALPHA_BLENDING_CTRL2_VADDR                    	(0xb8019ef0)
#define  VDPQ_ALPHA_BLENDING_CTRL3_VADDR                    	(0xb8019ef4)
#define  VDPQ_ALPHA_BLENDING_CTRL4_VADDR                    	(0xb8019ef8)
#define  VDPQ_ALPHA_TEMPORAL_SMOOTH_VADDR                   	(0xb8019efc)
#define  VDPQ_DE_XC_CTRL_VADDR                              	(0xb8019f00)
#define  VDPQ_CNR_CTRL_VADDR                                	(0xb8019f04)
#define  VDPQ_CADAP_ENABLE_CTRL_VADDR                       	(0xb8019f0c)
#define  VDPQ_CADAP_ENABLE_CTRL2_VADDR                      	(0xb8019f10)
#define  VDPQ_CADAP_GAIN_CTRL_VADDR                         	(0xb8019f14)
#define  VDPQ_CADAP_ZC_TH_VADDR                             	(0xb8019f18)
#define  VDPQ_CADAP_ZC_TH2_VADDR                            	(0xb8019f1c)
#define  VDPQ_CADAP_VER_UNIFORMITY_TH_VADDR                 	(0xb8019f20)
#define  VDPQ_CADAP_SYNC_UNIFORMITY_TH_VADDR                	(0xb8019f24)
#define  VDPQ_CADAP_LUT_LEVEL_TH_VADDR                      	(0xb8019f28)
#define  VDPQ_CADAP_LUT_GAIN_TH_VADDR                       	(0xb8019f2c)
#define  VDPQ_DCTI_FILTER_COEF_B1_VADDR                     	(0xb8019f30)
#define  VDPQ_DCTI_FILTER_COEF_B2_VADDR                     	(0xb8019f34)
#define  VDPQ_DCTI_FILTER_COEF_B3_VADDR                     	(0xb8019f38)
#define  VDPQ_DCTI_FILTER_COEF_A2_VADDR                     	(0xb8019f3c)
#define  VDPQ_DCTI_FILTER_COEF_A3_VADDR                     	(0xb8019f40)
#define  VDPQ_DCTI_FILTER_EN_VADDR                          	(0xb8019f44)
#define  VDPQ_YC_3D_F4_SMD_EN_VADDR                         	(0xb8019f48)
#define  VDPQ_YC_3D_F4_SMD_TH1_VADDR                        	(0xb8019f4c)
#define  VDPQ_YC_3D_F4_SMD_TH2_VADDR                        	(0xb8019f50)
#define  VDPQ_YC_3D_F4_PAIR_SMD_TH1_VADDR                   	(0xb8019f54)
#define  VDPQ_YC_3D_F4_PAIR_SMD_TH2_VADDR                   	(0xb8019f58)
#define  VDPQ_NS_R1_VADDR                                   	(0xb8019f5c)
#define  VDPQ_NS_R2_VADDR                                   	(0xb8019f60)
#define  VDPQ_NS_R3_VADDR                                   	(0xb8019f64)
#define  VDPQ_NS_RW1_VADDR                                  	(0xb8019f68)
#define  VDPQ_NS_RW2_VADDR                                  	(0xb8019f6c)
#define  VDPQ_NS_GATE_VADDR                                 	(0xb8019f7c)
#define  VDPQ_POSTP_SECAM_FIX_CTRL_VADDR                    	(0xb8019f70)
#define  VDPQ_POSTP_SECAM_FIX_Y_DETECT0_VADDR               	(0xb8019f74)
#define  VDPQ_POSTP_SECAM_FIX_Y_DETECT1_VADDR               	(0xb8019f78)
#define  VDPQ_DIRECTIONAL_3D_VADDR                          	(0xb8019f80)
#define  VDPQ_DUMMY_5_VADDR                                 	(0xb8019ff0)
#define  VDPQ_DUMMY_6_VADDR                                 	(0xb8019ff4)
#define  VDPQ_DUMMY_7_VADDR                                 	(0xb8019ff8)
#define  VDPQ_DUMMY_8_VADDR                                 	(0xb8019ffc)
//=============================================================================================
#define  TWO_STEP_UZU_TWO_STEP_UZU_CTRL_VADDR               	(0xb8029b00)
#define  TWO_STEP_UZU_MFLTI_CTRL_VADDR                      	(0xb8029b04)
#define  TWO_STEP_UZU_SR_12TAP_DERING_CTRL_VADDR            	(0xb8029b08)
#define  TWO_STEP_UZU_SR_12TAP_DERING_VADDR                 	(0xb8029b0c)
#define  TWO_STEP_UZU_SR_CTRL_VADDR                         	(0xb8029b10)
#define  TWO_STEP_UZU_H12_Y_PH0_COEFF00_VADDR               	(0xb8029b80)
#define  TWO_STEP_UZU_H12_Y_PH0_COEFF01_VADDR               	(0xb8029b84)
#define  TWO_STEP_UZU_H12_Y_PH0_COEFF02_VADDR               	(0xb8029b88)
#define  TWO_STEP_UZU_H12_Y_PH0_COEFF03_VADDR               	(0xb8029b8c)
#define  TWO_STEP_UZU_H12_Y_PH0_COEFF04_VADDR               	(0xb8029b90)
#define  TWO_STEP_UZU_H12_Y_PH0_COEFF05_VADDR               	(0xb8029b94)
#define  TWO_STEP_UZU_H12_Y_PH1_COEFF00_VADDR               	(0xb8029b98)
#define  TWO_STEP_UZU_H12_Y_PH1_COEFF01_VADDR               	(0xb8029b9c)
#define  TWO_STEP_UZU_H12_Y_PH1_COEFF02_VADDR               	(0xb8029ba0)
#define  TWO_STEP_UZU_H12_Y_PH1_COEFF03_VADDR               	(0xb8029ba4)
#define  TWO_STEP_UZU_H12_Y_PH1_COEFF04_VADDR               	(0xb8029ba8)
#define  TWO_STEP_UZU_H12_Y_PH1_COEFF05_VADDR               	(0xb8029bac)
#define  TWO_STEP_UZU_H4_Y_PH0_COEFF00_VADDR                	(0xb8029bb0)
#define  TWO_STEP_UZU_H4_Y_PH0_COEFF01_VADDR                	(0xb8029bb4)
#define  TWO_STEP_UZU_H4_Y_PH1_COEFF00_VADDR                	(0xb8029bb8)
#define  TWO_STEP_UZU_H4_Y_PH1_COEFF01_VADDR                	(0xb8029bbc)
#define  TWO_STEP_UZU_V4_Y_PH0_COEFF00_VADDR                	(0xb8029bc0)
#define  TWO_STEP_UZU_V4_Y_PH0_COEFF01_VADDR                	(0xb8029bc4)
#define  TWO_STEP_UZU_V4_Y_PH1_COEFF00_VADDR                	(0xb8029bc8)
#define  TWO_STEP_UZU_V4_Y_PH1_COEFF01_VADDR                	(0xb8029bcc)
#define  TWO_STEP_UZU_H4_C_PH0_COEFF00_VADDR                	(0xb8029bd0)
#define  TWO_STEP_UZU_H4_C_PH0_COEFF01_VADDR                	(0xb8029bd4)
#define  TWO_STEP_UZU_H4_C_PH1_COEFF00_VADDR                	(0xb8029bd8)
#define  TWO_STEP_UZU_H4_C_PH1_COEFF01_VADDR                	(0xb8029bdc)
#define  TWO_STEP_UZU_V4_C_PH0_COEFF00_VADDR                	(0xb8029be0)
#define  TWO_STEP_UZU_V4_C_PH0_COEFF01_VADDR                	(0xb8029be4)
#define  TWO_STEP_UZU_V4_C_PH1_COEFF00_VADDR                	(0xb8029be8)
#define  TWO_STEP_UZU_V4_C_PH1_COEFF01_VADDR                	(0xb8029bec)
#define  TWO_STEP_UZU_SR_FILTER_CTRL0_VADDR                 	(0xb8029b14)
#define  TWO_STEP_UZU_SR_FILTER_CTRL1_VADDR                 	(0xb8029b18)
#define  TWO_STEP_UZU_SR_FILTER_CTRL2_VADDR                 	(0xb8029b1c)
#define  TWO_STEP_UZU_SR_GAINY_CTRL0_VADDR                  	(0xb8029b20)
#define  TWO_STEP_UZU_SR_GAINY_CTRL1_VADDR                  	(0xb8029b24)
#define  TWO_STEP_UZU_SR_GAINY_CTRL2_VADDR                  	(0xb8029b28)
#define  TWO_STEP_UZU_SR_GAINY_CTRL3_VADDR                  	(0xb8029b2c)
#define  TWO_STEP_UZU_SR_GAINY_CTRL4_VADDR                  	(0xb8029b30)
#define  TWO_STEP_UZU_SR_GAINMAP_CTRL0_VADDR                	(0xb8029b34)
#define  TWO_STEP_UZU_SR_GAINMAP_CTRL1_VADDR                	(0xb8029b38)
#define  TWO_STEP_UZU_SR_GAINMAP_CTRL2_VADDR                	(0xb8029b3c)
#define  TWO_STEP_UZU_SR_DEBUG0_VADDR                       	(0xb8029b40)
#define  TWO_STEP_UZU_SR_DEBUG1_VADDR                       	(0xb8029b44)
#define  TWO_STEP_UZU_SR_DEBUG2_VADDR                       	(0xb8029b48)
#define  TWO_STEP_UZU_SR_CRC_CTRL1_VADDR                    	(0xb8029b4c)
#define  TWO_STEP_UZU_SR_CRC_RESULT1_VADDR                  	(0xb8029b50)
#define  TWO_STEP_UZU_SR_DB_CTRL_VADDR                      	(0xb8029b54)
#define  TWO_STEP_UZU_TWO_STEP_UZU_BIST_VADDR               	(0xb8029b58)
#define  TWO_STEP_UZU_SR_TIMING_0_VADDR                     	(0xb8029b60)
#define  TWO_STEP_UZU_SR_TIMING_1_VADDR                     	(0xb8029b64)
#define  TWO_STEP_UZU_SR_TIMING_2_VADDR                     	(0xb8029b68)
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
//=============================================================================================
#endif