Analysis & Synthesis report for NES_DragonBoard
Wed Feb 09 19:07:25 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state
 12. State Machine - |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state
 13. State Machine - |NES_DragonBoard|PPU_gen2:ppu_inst|state
 14. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state
 15. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_t
 16. State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated
 24. Source assignments for vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated
 25. Source assignments for wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated
 26. Source assignments for PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated
 27. Source assignments for PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated
 28. Source assignments for PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated
 29. Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component
 31. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler|lpm_mult:lpm_mult_component
 32. Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler|lpm_mult:lpm_mult_component
 33. Parameter Settings for User Entity Instance: cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: vram:vram_inst|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: wram:wram_inst|altsyncram:altsyncram_component
 36. Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0
 37. Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0
 39. altpll Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst"
 43. Port Connectivity Checks: "cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst"
 44. Port Connectivity Checks: "rp2a03:rp2a03_blk|rp2a03_dma:dma_inst"
 45. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler"
 46. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler"
 47. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler"
 48. Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 09 19:07:25 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; NES_DragonBoard                             ;
; Top-level Entity Name              ; NES_DragonBoard                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,362                                       ;
;     Total combinational functions  ; 3,117                                       ;
;     Dedicated logic registers      ; 1,360                                       ;
; Total registers                    ; 1360                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 100,800                                     ;
; Embedded Multiplier 9-bit elements ; 3                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; NES_DragonBoard    ; NES_DragonBoard    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; eeprom.sv                                         ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/eeprom.sv                                             ;         ;
; SDRAM_SP8_I.sv                                    ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/SDRAM_SP8_I.sv                                        ;         ;
; PPU_gen2.v                                        ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/PPU_gen2.v                                            ;         ;
; nes_top.v                                         ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/nes_top.v                                             ;         ;
; cpu/rp2a03.v                                      ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/rp2a03.v                                          ;         ;
; cpu/cpu.v                                         ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cpu/cpu.v                                             ;         ;
; cart/cart_02.v                                    ; yes             ; User Verilog HDL File                                 ; E:/NES_DragonBoard_V10/cart/cart_02.v                                        ;         ;
; vram.v                                            ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/vram.v                                                ;         ;
; wram.v                                            ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/wram.v                                                ;         ;
; PLL0.v                                            ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/PLL0.v                                                ;         ;
; I2C_phy.sv                                        ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/I2C_phy.sv                                            ;         ;
; CHR_RAM.v                                         ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/CHR_RAM.v                                             ;         ;
; joypad.sv                                         ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/joypad.sv                                             ;         ;
; apu_frame_counter.sv                              ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_frame_counter.sv                                  ;         ;
; apu_envelope_generator.sv                         ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_envelope_generator.sv                             ;         ;
; apu_pulse.sv                                      ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_pulse.sv                                          ;         ;
; apu_mixer.sv                                      ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_mixer.sv                                          ;         ;
; multiplier.v                                      ; yes             ; User Wizard-Generated File                            ; E:/NES_DragonBoard_V10/multiplier.v                                          ;         ;
; apu_length_counter.sv                             ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_length_counter.sv                                 ;         ;
; apu_noise.sv                                      ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_noise.sv                                          ;         ;
; apu_triangle.sv                                   ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu_triangle.sv                                       ;         ;
; rp2a03_dma.sv                                     ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/rp2a03_dma.sv                                         ;         ;
; apu.sv                                            ; yes             ; User SystemVerilog HDL File                           ; E:/NES_DragonBoard_V10/apu.sv                                                ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll0_altpll.v                                  ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/pll0_altpll.v                                      ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_scn.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/mult_scn.tdf                                       ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_a8g1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_a8g1.tdf                                ;         ;
; db/altsyncram_bsg1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_bsg1.tdf                                ;         ;
; db/altsyncram_vd41.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_vd41.tdf                                ;         ;
; db/altsyncram_gt91.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_gt91.tdf                                ;         ;
; db/nes_dragonboard.ram0_ppu_gen2_f798bfb9.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/NES_DragonBoard_V10/db/nes_dragonboard.ram0_ppu_gen2_f798bfb9.hdl.mif     ;         ;
; db/altsyncram_ja81.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/NES_DragonBoard_V10/db/altsyncram_ja81.tdf                                ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,362                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 3117                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 1684                                                                              ;
;     -- 3 input functions                    ; 772                                                                               ;
;     -- <=2 input functions                  ; 661                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 2704                                                                              ;
;     -- arithmetic mode                      ; 413                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 1360                                                                              ;
;     -- Dedicated logic registers            ; 1360                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 54                                                                                ;
; Total memory bits                           ; 100800                                                                            ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 3                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1408                                                                              ;
; Total fan-out                               ; 15630                                                                             ;
; Average fan-out                             ; 3.36                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name                 ; Library Name ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |NES_DragonBoard                                                  ; 3117 (22)           ; 1360 (7)                  ; 100800      ; 3            ; 3       ; 0         ; 54   ; 0            ; |NES_DragonBoard                                                                                                                                                  ; NES_DragonBoard             ; work         ;
;    |PLL0:PLL_inst|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PLL0:PLL_inst                                                                                                                                    ; PLL0                        ; work         ;
;       |altpll:altpll_component|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PLL0:PLL_inst|altpll:altpll_component                                                                                                            ; altpll                      ; work         ;
;          |PLL0_altpll:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated                                                                                 ; PLL0_altpll                 ; work         ;
;    |PPU_gen2:ppu_inst|                                            ; 1020 (1020)         ; 592 (592)                 ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst                                                                                                                                ; PPU_gen2                    ; work         ;
;       |altsyncram:m_OAM_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0                                                                                                         ; altsyncram                  ; work         ;
;          |altsyncram_vd41:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated                                                                          ; altsyncram_vd41             ; work         ;
;       |altsyncram:m_sec_OAM_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0                                                                                                     ; altsyncram                  ; work         ;
;          |altsyncram_ja81:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated                                                                      ; altsyncram_ja81             ; work         ;
;       |altsyncram:palette_ram_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0                                                                                                   ; altsyncram                  ; work         ;
;          |altsyncram_gt91:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated                                                                    ; altsyncram_gt91             ; work         ;
;    |cart_02:cart_inst|                                            ; 324 (41)            ; 214 (21)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst                                                                                                                                ; cart_02                     ; work         ;
;       |CHR_RAM:CHR_inst|                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst|CHR_RAM:CHR_inst                                                                                                               ; CHR_RAM                     ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component                                                                               ; altsyncram                  ; work         ;
;             |altsyncram_a8g1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated                                                ; altsyncram_a8g1             ; work         ;
;       |I2C_EEPROM:EEPROM_inst|                                    ; 137 (78)            ; 89 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst                                                                                                         ; I2C_EEPROM                  ; work         ;
;          |I2C_phy:i2c_phy_inst|                                   ; 59 (59)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst                                                                                    ; I2C_phy                     ; work         ;
;       |SDRAM_SP8_I:SDRAM_inst|                                    ; 146 (146)           ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst                                                                                                         ; SDRAM_SP8_I                 ; work         ;
;    |rp2a03:rp2a03_blk|                                            ; 1751 (21)           ; 547 (6)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk                                                                                                                                ; rp2a03                      ; work         ;
;       |apu_gen2:apu_inst|                                         ; 640 (14)            ; 337 (6)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst                                                                                                              ; apu_gen2                    ; work         ;
;          |apu_frame_counter_gen2:apu_frame_counter_inst|          ; 58 (58)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst                                                                ; apu_frame_counter_gen2      ; work         ;
;          |apu_mixer_gen2:apu_mixer_inst|                          ; 35 (35)             ; 69 (69)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst                                                                                ; apu_mixer_gen2              ; work         ;
;             |multiplier:noise_scaler|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler                                                        ; multiplier                  ; work         ;
;                |lpm_mult:lpm_mult_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler|lpm_mult:lpm_mult_component                            ; lpm_mult                    ; work         ;
;                   |mult_scn:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler|lpm_mult:lpm_mult_component|mult_scn:auto_generated    ; mult_scn                    ; work         ;
;             |multiplier:pulse_scaler|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler                                                        ; multiplier                  ; work         ;
;                |lpm_mult:lpm_mult_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component                            ; lpm_mult                    ; work         ;
;                   |mult_scn:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component|mult_scn:auto_generated    ; mult_scn                    ; work         ;
;             |multiplier:traingle_scaler|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler                                                     ; multiplier                  ; work         ;
;                |lpm_mult:lpm_mult_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler|lpm_mult:lpm_mult_component                         ; lpm_mult                    ; work         ;
;                   |mult_scn:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler|lpm_mult:lpm_mult_component|mult_scn:auto_generated ; mult_scn                    ; work         ;
;          |apu_noise_gen2:apu_noise_inst|                          ; 113 (65)            ; 62 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst                                                                                ; apu_noise_gen2              ; work         ;
;             |apu_envelope_generator_gen2:envelope_generator|      ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator                                 ; apu_envelope_generator_gen2 ; work         ;
;             |apu_length_counter_gen2:length_counter_inst|         ; 23 (23)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_length_counter_gen2:length_counter_inst                                    ; apu_length_counter_gen2     ; work         ;
;          |apu_pulse_1:apu_pulse_1_inst|                           ; 177 (118)           ; 62 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst                                                                                 ; apu_pulse_1                 ; work         ;
;             |apu_envelope_generator_gen2:envelope_generator_inst| ; 26 (26)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst                             ; apu_envelope_generator_gen2 ; work         ;
;             |apu_length_counter_gen2:length_counter_inst|         ; 33 (33)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_length_counter_gen2:length_counter_inst                                     ; apu_length_counter_gen2     ; work         ;
;          |apu_pulse_2:apu_pulse_2_inst|                           ; 167 (118)           ; 62 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst                                                                                 ; apu_pulse_2                 ; work         ;
;             |apu_envelope_generator_gen2:envelope_generator_inst| ; 26 (26)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst                             ; apu_envelope_generator_gen2 ; work         ;
;             |apu_length_counter_gen2:length_counter_inst|         ; 23 (23)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_length_counter_gen2:length_counter_inst                                     ; apu_length_counter_gen2     ; work         ;
;          |apu_triangle_gen2:apu_triangle_inst|                    ; 76 (54)             ; 51 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst                                                                          ; apu_triangle_gen2           ; work         ;
;             |apu_length_counter_gen2:length_counter|              ; 22 (22)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|apu_length_counter_gen2:length_counter                                   ; apu_length_counter_gen2     ; work         ;
;       |cpu:cpu_blk|                                               ; 1032 (1032)         ; 155 (155)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk                                                                                                                    ; cpu                         ; work         ;
;       |joypad:jp_inst|                                            ; 12 (12)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|joypad:jp_inst                                                                                                                 ; joypad                      ; work         ;
;       |rp2a03_dma:dma_inst|                                       ; 46 (46)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|rp2a03:rp2a03_blk|rp2a03_dma:dma_inst                                                                                                            ; rp2a03_dma                  ; work         ;
;    |vram:vram_inst|                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|vram:vram_inst                                                                                                                                   ; vram                        ; work         ;
;       |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|vram:vram_inst|altsyncram:altsyncram_component                                                                                                   ; altsyncram                  ; work         ;
;          |altsyncram_bsg1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated                                                                    ; altsyncram_bsg1             ; work         ;
;    |wram:wram_inst|                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|wram:wram_inst                                                                                                                                   ; wram                        ; work         ;
;       |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|wram:wram_inst|altsyncram:altsyncram_component                                                                                                   ; altsyncram                  ; work         ;
;          |altsyncram_bsg1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES_DragonBoard|wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated                                                                    ; altsyncram_bsg1             ; work         ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated|ALTSYNCRAM                           ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048  ; None                                              ;
; PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated|ALTSYNCRAM                       ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256   ; None                                              ;
; PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port ; 32           ; 6            ; --           ; --           ; 192   ; db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif ;
; cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                              ;
; vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
; wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|PLL0:PLL_inst                                                                                ; PLL0.v          ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|cart_02:cart_inst|CHR_RAM:CHR_inst                                                           ; CHR_RAM.v       ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler    ; multiplier.v    ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler    ; multiplier.v    ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler ; multiplier.v    ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|vram:vram_inst                                                                               ; vram.v          ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |NES_DragonBoard|wram:wram_inst                                                                               ; wram.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+---------------+-------------------+--------------+----------------------+------------------------+-------------------+--------------------------+---------------------+---------------------------+----------------------+--------------------------+---------------------+---------------------------+----------------------+---------------------------+----------------------+--------------------+--------------+
; Name                      ; state.S_START ; state.S_STOP_WAIT ; state.S_STOP ; state.S_ADDRESS_COMP ; state.S_DATA_READ_WAIT ; state.S_DATA_READ ; state.S_DEVICE_READ_WAIT ; state.S_DEVICE_READ ; state.S_REPEAT_START_WAIT ; state.S_REPEAT_START ; state.S_ADDRESS_LOW_WAIT ; state.S_ADDRESS_LOW ; state.S_ADDRESS_HIGH_WAIT ; state.S_ADDRESS_HIGH ; state.S_DEVICE_WRITE_WAIT ; state.S_DEVICE_WRITE ; state.S_START_WAIT ; state.S_IDLE ;
+---------------------------+---------------+-------------------+--------------+----------------------+------------------------+-------------------+--------------------------+---------------------+---------------------------+----------------------+--------------------------+---------------------+---------------------------+----------------------+---------------------------+----------------------+--------------------+--------------+
; state.S_IDLE              ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 0            ;
; state.S_START_WAIT        ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 1                  ; 1            ;
; state.S_DEVICE_WRITE      ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 1                    ; 0                  ; 1            ;
; state.S_DEVICE_WRITE_WAIT ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 1                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_HIGH      ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 1                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_HIGH_WAIT ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 1                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_LOW       ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 1                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_LOW_WAIT  ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 1                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_REPEAT_START      ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 1                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_REPEAT_START_WAIT ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 1                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DEVICE_READ       ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 1                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DEVICE_READ_WAIT  ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 1                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DATA_READ         ; 0             ; 0                 ; 0            ; 0                    ; 0                      ; 1                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_DATA_READ_WAIT    ; 0             ; 0                 ; 0            ; 0                    ; 1                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_ADDRESS_COMP      ; 0             ; 0                 ; 0            ; 1                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_STOP              ; 0             ; 0                 ; 1            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_STOP_WAIT         ; 0             ; 1                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
; state.S_START             ; 1             ; 0                 ; 0            ; 0                    ; 0                      ; 0                 ; 0                        ; 0                   ; 0                         ; 0                    ; 0                        ; 0                   ; 0                         ; 0                    ; 0                         ; 0                    ; 0                  ; 1            ;
+---------------------------+---------------+-------------------+--------------+----------------------+------------------------+-------------------+--------------------------+---------------------+---------------------------+----------------------+--------------------------+---------------------+---------------------------+----------------------+---------------------------+----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+------------------+------------------+--------------------+---------------------------+-----------------------+-------------------+-------------------+----------------------+----------------------+----------------------+-----------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+--------------+----------------------+------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+
; Name                      ; state.S_INIT_INC ; state.S_INIT_NOP ; state.S_INIT_WRITE ; state.S_INIT_ACTIVATE_NOP ; state.S_INIT_ACTIVATE ; state.S_INIT_READ ; state.S_INIT_LOAD ; state.S_REFRESH_NOP3 ; state.S_REFRESH_NOP2 ; state.S_REFRESH_NOP1 ; state.S_REFRESH ; state.S_WRITE_NOP2 ; state.S_WRITE_NOP1 ; state.S_WRITE ; state.S_READ_DATA ; state.S_READ_NOP2 ; state.S_READ_NOP1 ; state.S_READ ; state.S_ACTIVATE_NOP ; state.S_ACTIVATE ; state.S_IDLE ; state.S_MODE_NOP ; state.S_MODE ; state.S_INIT_DEVICE_NOP ; state.S_INIT_DEVICE ; state.S_RESET ;
+---------------------------+------------------+------------------+--------------------+---------------------------+-----------------------+-------------------+-------------------+----------------------+----------------------+----------------------+-----------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+--------------+----------------------+------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+
; state.S_RESET             ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 0             ;
; state.S_INIT_DEVICE       ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 1                   ; 1             ;
; state.S_INIT_DEVICE_NOP   ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 1                       ; 0                   ; 1             ;
; state.S_MODE              ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 1            ; 0                       ; 0                   ; 1             ;
; state.S_MODE_NOP          ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 1                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_IDLE              ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 1            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE          ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 1                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE_NOP      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 1                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ              ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 1            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_NOP1         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_NOP2         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_DATA         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE             ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_NOP1        ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_NOP2        ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH           ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 1               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP1      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 1                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP2      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 1                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP3      ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 1                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_LOAD         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 1                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_READ         ; 0                ; 0                ; 0                  ; 0                         ; 0                     ; 1                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_ACTIVATE     ; 0                ; 0                ; 0                  ; 0                         ; 1                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_ACTIVATE_NOP ; 0                ; 0                ; 0                  ; 1                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_WRITE        ; 0                ; 0                ; 1                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_NOP          ; 0                ; 1                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_INC          ; 1                ; 0                ; 0                  ; 0                         ; 0                     ; 0                 ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0            ; 0                    ; 0                ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
+---------------------------+------------------+------------------+--------------------+---------------------------+-----------------------+-------------------+-------------------+----------------------+----------------------+----------------------+-----------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+--------------+----------------------+------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|PPU_gen2:ppu_inst|state                                                                                                                                                                ;
+----------------------------+---------------------------+-------------------+-------------------+------------------+----------------------+------------------+---------------+--------------+----------------------------+
; Name                       ; state.S_FETCH_PATTERN_LOW ; state.S_FETCH_NOP ; state.S_LOAD_REGS ; state.S_LOAD_NOP ; state.S_EVALUATE_NOP ; state.S_EVALUATE ; state.S_CLEAR ; state.S_IDLE ; state.S_FETCH_PATTERN_HIGH ;
+----------------------------+---------------------------+-------------------+-------------------+------------------+----------------------+------------------+---------------+--------------+----------------------------+
; state.S_IDLE               ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 0            ; 0                          ;
; state.S_CLEAR              ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 1             ; 1            ; 0                          ;
; state.S_EVALUATE           ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 1                ; 0             ; 1            ; 0                          ;
; state.S_EVALUATE_NOP       ; 0                         ; 0                 ; 0                 ; 0                ; 1                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_LOAD_NOP           ; 0                         ; 0                 ; 0                 ; 1                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_LOAD_REGS          ; 0                         ; 0                 ; 1                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_FETCH_NOP          ; 0                         ; 1                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_FETCH_PATTERN_LOW  ; 1                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 0                          ;
; state.S_FETCH_PATTERN_HIGH ; 0                         ; 0                 ; 0                 ; 0                ; 0                    ; 0                ; 0             ; 1            ; 1                          ;
+----------------------------+---------------------------+-------------------+-------------------+------------------+----------------------+------------------+---------------+--------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state                                                         ;
+----------------------+--------------+----------------------+------------------+-------------------+------------------+---------------+
; Name                 ; state.S_DONE ; state.S_DMC_READ_INT ; state.S_DMC_READ ; state.S_SPR_WRITE ; state.S_SPR_READ ; state.S_READY ;
+----------------------+--------------+----------------------+------------------+-------------------+------------------+---------------+
; state.S_READY        ; 0            ; 0                    ; 0                ; 0                 ; 0                ; 0             ;
; state.S_SPR_READ     ; 0            ; 0                    ; 0                ; 0                 ; 1                ; 1             ;
; state.S_SPR_WRITE    ; 0            ; 0                    ; 0                ; 1                 ; 0                ; 1             ;
; state.S_DMC_READ     ; 0            ; 0                    ; 1                ; 0                 ; 0                ; 1             ;
; state.S_DMC_READ_INT ; 0            ; 1                    ; 0                ; 0                 ; 0                ; 1             ;
; state.S_DONE         ; 1            ; 0                    ; 0                ; 0                 ; 0                ; 1             ;
+----------------------+--------------+----------------------+------------------+-------------------+------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_t    ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; q_t.T6 ; q_t.T5 ; q_t.T4 ; q_t.T3 ; q_t.T2 ; q_t.T0 ; q_t.T1 ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; q_t.T1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; q_t.T0 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; q_t.T2 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; q_t.T3 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; q_t.T4 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; q_t.T5 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; q_t.T6 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel                                                        ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; q_irq_sel.INTERRUPT_BRK ; q_irq_sel.INTERRUPT_IRQ ; q_irq_sel.INTERRUPT_NMI ; q_irq_sel.INTERRUPT_RST ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; q_irq_sel.INTERRUPT_RST ; 0                       ; 0                       ; 0                       ; 0                       ;
; q_irq_sel.INTERRUPT_NMI ; 0                       ; 0                       ; 1                       ; 1                       ;
; q_irq_sel.INTERRUPT_IRQ ; 0                       ; 1                       ; 0                       ; 1                       ;
; q_irq_sel.INTERRUPT_BRK ; 1                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                                                                                ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|dmc_hold[0..6]               ; Stuck at GND due to stuck port data_in                                                                                                            ;
; cart_02:cart_inst|prev_mem_address[17..20]                                                     ; Stuck at GND due to stuck port data_in                                                                                                            ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|wren                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|combined_sample[7]           ; Stuck at GND due to stuck port data_in                                                                                                            ;
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_ctrl[7] ; Merged with rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|length_counter_halt                                           ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[7]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[7]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[6]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[6]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[4]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[4]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[3]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[3]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[2]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[2]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[1]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[1]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[5]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[5]                                                                                                 ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pd[0]                                                          ; Merged with rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[0]                                                                                                 ;
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|length_halt                  ; Merged with rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[5]     ;
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|length_counter_halt           ; Merged with rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|from_cpu_hold[5] ;
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|length_counter_halt           ; Merged with rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|from_cpu_hold[5] ;
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[0]              ; Stuck at GND due to stuck port data_in                                                                                                            ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state~20                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state~21                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state~22                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state~23                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state~24                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state~28                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state~29                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state~30                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state~31                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state~32                                              ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state~33                                              ; Lost fanout                                                                                                                                       ;
; PPU_gen2:ppu_inst|state~11                                                                     ; Lost fanout                                                                                                                                       ;
; PPU_gen2:ppu_inst|state~12                                                                     ; Lost fanout                                                                                                                                       ;
; PPU_gen2:ppu_inst|state~13                                                                     ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state~8                                                  ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state~9                                                  ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state~10                                                 ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t~9                                                            ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t~10                                                           ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t~11                                                           ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel~6                                                      ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel~7                                                      ; Lost fanout                                                                                                                                       ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_WRITE                                         ; Stuck at GND due to stuck port data_in                                                                                                            ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_WRITE_NOP1                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_WRITE_NOP2                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_IRQ                                          ; Lost fanout                                                                                                                                       ;
; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ_INT                                     ; Merged with rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                                ;
; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                         ; Stuck at GND due to stuck port data_in                                                                                                            ;
; Total Number of Removed Registers = 54                                                         ;                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                      ;
+-------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|dmc_hold[0] ; Stuck at GND              ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|combined_sample[7] ;
;                                                                               ; due to stuck port data_in ;                                                                                      ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel~7                                     ; Lost Fanouts              ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_IRQ                                ;
+-------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1360  ;
; Number of registers using Synchronous Clear  ; 267   ;
; Number of registers using Synchronous Load   ; 212   ;
; Number of registers using Asynchronous Clear ; 141   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1068  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; cart_02:cart_inst|reset_hold                                               ; 132     ;
; PPU_gen2:ppu_inst|ri_prev_ncs                                              ; 3       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                               ; 4       ;
; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                        ; 6       ;
; cart_02:cart_inst|page[0]                                                  ; 1       ;
; cart_02:cart_inst|page[1]                                                  ; 1       ;
; cart_02:cart_inst|page[2]                                                  ; 1       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[10] ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c      ; 11      ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]  ; 1       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[3]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]  ; 2       ;
; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]  ; 2       ;
; Total number of inverted registers = 19                                    ;         ;
+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+-------------------------------------+-------------------------------------+------+
; Register Name                       ; Megafunction                        ; Type ;
+-------------------------------------+-------------------------------------+------+
; PPU_gen2:ppu_inst|OAM_a_hold[0..7]  ; PPU_gen2:ppu_inst|m_OAM_rtl_0       ; RAM  ;
; PPU_gen2:ppu_inst|pram_a_hold[0..4] ; PPU_gen2:ppu_inst|palette_ram_rtl_0 ; RAM  ;
; PPU_gen2:ppu_inst|sec_OAM_q[0..7]   ; PPU_gen2:ppu_inst|m_sec_OAM_rtl_0   ; RAM  ;
+-------------------------------------+-------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[6]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|clk_count[5]                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[0][2]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[1][6]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[2][1]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[3][1]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[4][0]                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[5][2]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[6][5]                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[7][5]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[1]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_ac[3]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[3]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[3]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[3]                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|vesa_col[1]                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[2]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[0][0]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[1][1]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[2][2]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[3][0]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[4][5]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[5][3]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[6][7]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_col[7][5]                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_period[9]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|irq_inhibit                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|noise_en                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|length_counter_halt                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|from_cpu_hold[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|from_cpu_hold[5] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|seq[2]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|from_cpu_hold[4]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[2]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|from_cpu_hold[1]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[4]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_period[1]                                               ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_oam_address[7]                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|NES_col[6]                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_ir[3]                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[4]                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_pch[7]                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|vesa_line[4]                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_length_counter_gen2:length_counter_inst|length[2]               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[2]                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|apu_length_counter_gen2:length_counter|length[4]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_length_counter_gen2:length_counter_inst|length[7]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[10]                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_length_counter_gen2:length_counter_inst|length[6]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[8]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|tile_attribute[0]                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_count[2]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[3]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[0]                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_count[5]                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_count[9]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[6]                                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_oam_address[0]                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_ai[3]                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_cpu_data_out[6]                                                                                                  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_cpu_data_out[1]                                                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[11]                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|h_tile[3]                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_h_name                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_bi[2]                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18]                                                                             ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|NES_row[7]                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|v_fine[0]                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[0][13]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[0][12]                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[1][12]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[1][8]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[2][9]                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[2][12]                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[3][13]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[3][13]                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[4][9]                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[4][12]                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[5][14]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[5][12]                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[6][12]                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[7][10]                                                                                                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_h_tile[1]                                                                                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_v_tile[4]                                                                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_v_tile[0]                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_low[0][9]                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[6][14]                                                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|spr_shift_high[7][8]                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                                                                ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |NES_DragonBoard|PPU_gen2:ppu_inst|sec_OAM_address[1]                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]                                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|cld_op                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_t                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|d_t                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adh_in[5]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adh_out[0]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|d_dor[5]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|vram_a_out[10]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|pram_a[0]                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|dey_op                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|y_to_dor                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|vram_d_out[3]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|ri_oam_d[4]                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|sb_out[1]                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|Add3                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|Add3                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|Add3                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|Add3                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|db1_z                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|dl_bits67_to_p                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|zero_adh0                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|vram_a_out[7]                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|vram_a_out[2]                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|bg_palette_index[1]                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adl[4]                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|adl[0]                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|one_to_i                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|load_prg_byte_noinc                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|dl_to_ai                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|s_to_pcl                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|Add3                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|Add3                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|fd_to_abl                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|asl_mem_op                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|lda_op                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|clear_rst                                                                                               ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|cpu:cpu_blk|eor_op                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|Add3                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES_DragonBoard|rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|Add3                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|state                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |NES_DragonBoard|cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state                                                                                        ;
; 21:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |NES_DragonBoard|PPU_gen2:ppu_inst|pram_a[3]                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for wram:wram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0|altsyncram_vd41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0|altsyncram_gt91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                               ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                     ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                     ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                            ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                            ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                        ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                        ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                               ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                     ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                     ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                            ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                            ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_a8g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vram:vram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bsg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wram:wram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bsg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_vd41      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0         ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                       ; Untyped        ;
; WIDTH_A                            ; 6                                                 ; Untyped        ;
; WIDTHAD_A                          ; 5                                                 ; Untyped        ;
; NUMWORDS_A                         ; 32                                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gt91                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                           ;
; NUMWORDS_A                         ; 32                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_ja81      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL0:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                        ;
; Entity Instance                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                       ;
; Entity Instance                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                       ;
; Entity Instance                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler|lpm_mult:lpm_mult_component    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                       ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                  ;
; Entity Instance                           ; cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; vram:vram_inst|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; wram:wram_inst|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 6                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst" ;
+-----------+--------+----------+-----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                   ;
+-----------+--------+----------+-----------------------------------------------------------+
; slave_ack ; Output ; Info     ; Explicitly unconnected                                    ;
+-----------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst"                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_address[20..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; to_mem               ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_wren             ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_stop[16..0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_stop[20..17]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_address[20..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|rp2a03_dma:dma_inst" ;
+----------+--------+----------+------------------------------------+
; Port     ; Type   ; Severity ; Details                            ;
+----------+--------+----------+------------------------------------+
; dmc_trig ; Input  ; Info     ; Stuck at GND                       ;
; dmc_ack  ; Output ; Info     ; Explicitly unconnected             ;
+----------+--------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:noise_scaler"    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[7..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[4..1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[7]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[6]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[5]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[5..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:traingle_scaler" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[7..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[4..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[7]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[6]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[5]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[5..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler"    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[7..5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[6..5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[3..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[7]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[4]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[5..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst" ;
+----------+-------+----------+-----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                         ;
+----------+-------+----------+-----------------------------------------------------------------+
; from_dmc ; Input ; Info     ; Stuck at GND                                                    ;
+----------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 1360                        ;
;     CLR               ; 3                           ;
;     ENA               ; 612                         ;
;     ENA CLR           ; 101                         ;
;     ENA CLR SCLR SLD  ; 5                           ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 158                         ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 140                         ;
;     SCLR              ; 84                          ;
;     SLD               ; 15                          ;
;     plain             ; 190                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 3120                        ;
;     arith             ; 413                         ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 78                          ;
;     normal            ; 2707                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 694                         ;
;         4 data inputs ; 1684                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 5.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 09 19:06:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NES_DragonBoard -c NES_DragonBoard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(80): overriding existing definition for macro "sg75", which was defined in "sdr_parameters.sv", line 30 File: E:/NES_DragonBoard_V10/sdr_parameters.sv Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file sdr.sv
    Info (12023): Found entity 1: sdr File: E:/NES_DragonBoard_V10/sdr.sv Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file eeprom.sv
    Info (12023): Found entity 1: I2C_EEPROM File: E:/NES_DragonBoard_V10/eeprom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_sp8_i.sv
    Info (12023): Found entity 1: SDRAM_SP8_I File: E:/NES_DragonBoard_V10/SDRAM_SP8_I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: Testbench File: E:/NES_DragonBoard_V10/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ppu_gen2.v
    Info (12023): Found entity 1: PPU_gen2 File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nes_top.v
    Info (12023): Found entity 1: NES_DragonBoard File: E:/NES_DragonBoard_V10/nes_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sprdma.v
    Info (12023): Found entity 1: sprdma File: E:/NES_DragonBoard_V10/cpu/sprdma.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/rp2a03.v
    Info (12023): Found entity 1: rp2a03 File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: cpu File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_triangle.v
    Info (12023): Found entity 1: apu_triangle File: E:/NES_DragonBoard_V10/cpu/apu/apu_triangle.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_noise.v
    Info (12023): Found entity 1: apu_noise File: E:/NES_DragonBoard_V10/cpu/apu/apu_noise.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_mixer.v
    Info (12023): Found entity 1: apu_mixer File: E:/NES_DragonBoard_V10/cpu/apu/apu_mixer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_length_counter.v
    Info (12023): Found entity 1: apu_length_counter File: E:/NES_DragonBoard_V10/cpu/apu/apu_length_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu_div.v
    Info (12023): Found entity 1: apu_div File: E:/NES_DragonBoard_V10/cpu/apu/apu_div.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cpu/apu/apu.v
    Info (12023): Found entity 1: apu File: E:/NES_DragonBoard_V10/cpu/apu/apu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cart/cart_03.v
    Info (12023): Found entity 1: cart_03 File: E:/NES_DragonBoard_V10/cart/cart_03.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cart/cart_02.v
    Info (12023): Found entity 1: cart_02 File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cart/cart.v
    Info (12023): Found entity 1: cart File: E:/NES_DragonBoard_V10/cart/cart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vram.v
    Info (12023): Found entity 1: vram File: E:/NES_DragonBoard_V10/vram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file wram.v
    Info (12023): Found entity 1: wram File: E:/NES_DragonBoard_V10/wram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prg_16_rom.v
    Info (12023): Found entity 1: PRG_16_ROM File: E:/NES_DragonBoard_V10/PRG_16_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file chr_8_rom.v
    Info (12023): Found entity 1: CHR_8_ROM File: E:/NES_DragonBoard_V10/CHR_8_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: PLL0 File: E:/NES_DragonBoard_V10/PLL0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file i2c_phy.sv
    Info (12023): Found entity 1: I2C_phy File: E:/NES_DragonBoard_V10/I2C_phy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chr_ram.v
    Info (12023): Found entity 1: CHR_RAM File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: Testbench_sdram File: E:/NES_DragonBoard_V10/testbench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file joypad.sv
    Info (12023): Found entity 1: joypad File: E:/NES_DragonBoard_V10/joypad.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apu_frame_counter.sv
    Info (12023): Found entity 1: apu_frame_counter_gen2 File: E:/NES_DragonBoard_V10/apu_frame_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apu_envelope_generator.sv
    Info (12023): Found entity 1: apu_envelope_generator_gen2 File: E:/NES_DragonBoard_V10/apu_envelope_generator.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file apu_pulse.sv
    Info (12023): Found entity 1: apu_pulse_1 File: E:/NES_DragonBoard_V10/apu_pulse.sv Line: 1
    Info (12023): Found entity 2: apu_pulse_2 File: E:/NES_DragonBoard_V10/apu_pulse.sv Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file apu_mixer.sv
    Info (12023): Found entity 1: apu_mixer_gen2 File: E:/NES_DragonBoard_V10/apu_mixer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: E:/NES_DragonBoard_V10/multiplier.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file apu_length_counter.sv
    Info (12023): Found entity 1: apu_length_counter_gen2 File: E:/NES_DragonBoard_V10/apu_length_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apu_noise.sv
    Info (12023): Found entity 1: apu_noise_gen2 File: E:/NES_DragonBoard_V10/apu_noise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apu_triangle.sv
    Info (12023): Found entity 1: apu_triangle_gen2 File: E:/NES_DragonBoard_V10/apu_triangle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rp2a03_dma.sv
    Info (12023): Found entity 1: rp2a03_dma File: E:/NES_DragonBoard_V10/rp2a03_dma.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apu.sv
    Info (12023): Found entity 1: apu_gen2 File: E:/NES_DragonBoard_V10/apu.sv Line: 1
Info (12127): Elaborating entity "NES_DragonBoard" for the top level hierarchy
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 43
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component" File: E:/NES_DragonBoard_V10/PLL0.v Line: 98
Info (12130): Elaborated megafunction instantiation "PLL0:PLL_inst|altpll:altpll_component" File: E:/NES_DragonBoard_V10/PLL0.v Line: 98
Info (12133): Instantiated megafunction "PLL0:PLL_inst|altpll:altpll_component" with the following parameter: File: E:/NES_DragonBoard_V10/PLL0.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: E:/NES_DragonBoard_V10/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rp2a03" for hierarchy "rp2a03:rp2a03_blk" File: E:/NES_DragonBoard_V10/nes_top.v Line: 85
Info (12128): Elaborating entity "cpu" for hierarchy "rp2a03:rp2a03_blk|cpu:cpu_blk" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at cpu.v(892): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 892
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1113): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1113
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1385): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1385
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1586): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1586
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1759): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1759
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1888): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1888
Info (10264): Verilog HDL Case Statement information at cpu.v(1888): all case item expressions in this case statement are onehot File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1888
Warning (10270): Verilog HDL Case Statement warning at cpu.v(1862): incomplete case statement has no default case item File: E:/NES_DragonBoard_V10/cpu/cpu.v Line: 1862
Info (12128): Elaborating entity "apu_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 117
Info (12128): Elaborating entity "apu_frame_counter_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst" File: E:/NES_DragonBoard_V10/apu.sv Line: 86
Info (12128): Elaborating entity "apu_pulse_1" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst" File: E:/NES_DragonBoard_V10/apu.sv Line: 99
Info (12128): Elaborating entity "apu_envelope_generator_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst" File: E:/NES_DragonBoard_V10/apu_pulse.sv Line: 28
Info (12128): Elaborating entity "apu_length_counter_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_length_counter_gen2:length_counter_inst" File: E:/NES_DragonBoard_V10/apu_pulse.sv Line: 154
Info (12128): Elaborating entity "apu_pulse_2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst" File: E:/NES_DragonBoard_V10/apu.sv Line: 112
Info (12128): Elaborating entity "apu_triangle_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst" File: E:/NES_DragonBoard_V10/apu.sv Line: 125
Info (12128): Elaborating entity "apu_noise_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst" File: E:/NES_DragonBoard_V10/apu.sv Line: 138
Info (12128): Elaborating entity "apu_mixer_gen2" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst" File: E:/NES_DragonBoard_V10/apu.sv Line: 147
Info (12128): Elaborating entity "multiplier" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler" File: E:/NES_DragonBoard_V10/apu_mixer.sv Line: 36
Info (12128): Elaborating entity "lpm_mult" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component" File: E:/NES_DragonBoard_V10/multiplier.v Line: 59
Info (12130): Elaborated megafunction instantiation "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component" File: E:/NES_DragonBoard_V10/multiplier.v Line: 59
Info (12133): Instantiated megafunction "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component" with the following parameter: File: E:/NES_DragonBoard_V10/multiplier.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_scn.tdf
    Info (12023): Found entity 1: mult_scn File: E:/NES_DragonBoard_V10/db/mult_scn.tdf Line: 28
Info (12128): Elaborating entity "mult_scn" for hierarchy "rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|multiplier:pulse_scaler|lpm_mult:lpm_mult_component|mult_scn:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "joypad" for hierarchy "rp2a03:rp2a03_blk|joypad:jp_inst" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 134
Info (12128): Elaborating entity "rp2a03_dma" for hierarchy "rp2a03:rp2a03_blk|rp2a03_dma:dma_inst" File: E:/NES_DragonBoard_V10/cpu/rp2a03.v Line: 171
Info (12128): Elaborating entity "PPU_gen2" for hierarchy "PPU_gen2:ppu_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 131
Warning (10230): Verilog HDL assignment warning at PPU_gen2.v(652): truncated value with size 8 to match size of target (2) File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 652
Warning (10027): Verilog HDL or VHDL warning at the PPU_gen2.v(677): index expression is not wide enough to address all of the elements in the array File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 677
Warning (10230): Verilog HDL assignment warning at PPU_gen2.v(751): truncated value with size 9 to match size of target (8) File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 751
Info (12128): Elaborating entity "cart_02" for hierarchy "cart_02:cart_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 187
Info (12128): Elaborating entity "SDRAM_SP8_I" for hierarchy "cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst" File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 132
Info (12128): Elaborating entity "I2C_EEPROM" for hierarchy "cart_02:cart_inst|I2C_EEPROM:EEPROM_inst" File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 142
Info (12128): Elaborating entity "I2C_phy" for hierarchy "cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst" File: E:/NES_DragonBoard_V10/eeprom.sv Line: 25
Info (12128): Elaborating entity "CHR_RAM" for hierarchy "cart_02:cart_inst|CHR_RAM:CHR_inst" File: E:/NES_DragonBoard_V10/cart/cart_02.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 85
Info (12133): Instantiated megafunction "cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/NES_DragonBoard_V10/CHR_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8g1.tdf
    Info (12023): Found entity 1: altsyncram_a8g1 File: E:/NES_DragonBoard_V10/db/altsyncram_a8g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a8g1" for hierarchy "cart_02:cart_inst|CHR_RAM:CHR_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vram" for hierarchy "vram:vram_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "vram:vram_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/vram.v Line: 88
Info (12130): Elaborated megafunction instantiation "vram:vram_inst|altsyncram:altsyncram_component" File: E:/NES_DragonBoard_V10/vram.v Line: 88
Info (12133): Instantiated megafunction "vram:vram_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/NES_DragonBoard_V10/vram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bsg1.tdf
    Info (12023): Found entity 1: altsyncram_bsg1 File: E:/NES_DragonBoard_V10/db/altsyncram_bsg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bsg1" for hierarchy "vram:vram_inst|altsyncram:altsyncram_component|altsyncram_bsg1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "wram" for hierarchy "wram:wram_inst" File: E:/NES_DragonBoard_V10/nes_top.v Line: 219
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/NES_DragonBoard_V10/db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "PPU_gen2:ppu_inst|palette_ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 1049
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "PPU_gen2:ppu_inst|Ram0" is uninferred due to inappropriate RAM size File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 1199
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU_gen2:ppu_inst|m_OAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU_gen2:ppu_inst|palette_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU_gen2:ppu_inst|m_sec_OAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0"
Info (12133): Instantiated megafunction "PPU_gen2:ppu_inst|altsyncram:m_OAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vd41.tdf
    Info (12023): Found entity 1: altsyncram_vd41 File: E:/NES_DragonBoard_V10/db/altsyncram_vd41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0"
Info (12133): Instantiated megafunction "PPU_gen2:ppu_inst|altsyncram:palette_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/NES_DragonBoard.ram0_PPU_gen2_f798bfb9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gt91.tdf
    Info (12023): Found entity 1: altsyncram_gt91 File: E:/NES_DragonBoard_V10/db/altsyncram_gt91.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0"
Info (12133): Instantiated megafunction "PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja81.tdf
    Info (12023): Found entity 1: altsyncram_ja81 File: E:/NES_DragonBoard_V10/db/altsyncram_ja81.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: E:/NES_DragonBoard_V10/PPU_gen2.v Line: 74
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: E:/NES_DragonBoard_V10/nes_top.v Line: 23
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: E:/NES_DragonBoard_V10/nes_top.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/NES_DragonBoard_V10/output_files/NES_DragonBoard.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 3438 logic cells
    Info (21064): Implemented 46 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 700 megabytes
    Info: Processing ended: Wed Feb 09 19:07:25 2022
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/NES_DragonBoard_V10/output_files/NES_DragonBoard.map.smsg.


