[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2019.3.272
[EFX-0000 INFO] Compiled: Dec  9 2019.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.

INFO: ***** Beginning Analysis ... *****
INFO: The default VHDL library search path is now "C:/Efinity/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v' (VERI-1482)
INFO: Analysis took 0.0063544 seconds.
INFO: 	Analysis took 0.006 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 29.7 MB, end = 30.352 MB, delta = 0.652 MB
INFO: 	Analysis peak virtual memory usage = 101.16 MB
INFO: Analysis resident set memory usage: begin = 28.808 MB, end = 30.696 MB, delta = 1.888 MB
INFO: 	Analysis peak resident set memory usage = 30.7 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(45): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(59): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(75): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(95): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(130): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(190): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(367): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(429): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v(1): INFO: compiling module 'top_module' (VERI-1018)
C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v(9): WARNING: if-condition does not match any sensitivity list edge (VERI-1167)
INFO: Elaboration took 0.0084013 seconds.
INFO: 	Elaboration took 0.009 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 30.352 MB, end = 30.836 MB, delta = 0.484 MB
INFO: 	Elaboration peak virtual memory usage = 101.16 MB
INFO: Elaboration resident set memory usage: begin = 30.708 MB, end = 32.124 MB, delta = 1.416 MB
INFO: 	Elaboration peak resident set memory usage = 32.128 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v' (VERI-1482)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(45): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(59): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(75): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(95): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(130): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(190): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(367): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(429): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
INFO: Reading Mapping Library took 0.0114151 seconds.
INFO: 	Reading Mapping Library took 0.012 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 30.836 MB, end = 31.572 MB, delta = 0.736 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 101.16 MB
INFO: Reading Mapping Library resident set memory usage: begin = 32.296 MB, end = 33.012 MB, delta = 0.716 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 33.016 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_module"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_module" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_module" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[25]' with driver instance 'i355'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[24]' with driver instance 'i345'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[23]' with driver instance 'i335'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[22]' with driver instance 'i325'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[21]' with driver instance 'i315'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[20]' with driver instance 'i305'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[19]' with driver instance 'i295'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[18]' with driver instance 'i285'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[17]' with driver instance 'i275'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[16]' with driver instance 'i265'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[15]' with driver instance 'i255'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[14]' with driver instance 'i245'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[13]' with driver instance 'i235'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[12]' with driver instance 'i225'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[11]' with driver instance 'i215'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[10]' with driver instance 'i205'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[9]' with driver instance 'i195'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[8]' with driver instance 'i185'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[7]' with driver instance 'i175'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[6]' with driver instance 'i165'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[5]' with driver instance 'i155'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[4]' with driver instance 'i145'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[3]' with driver instance 'i135'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[2]' with driver instance 'i125'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[1]' with driver instance 'i115'.
[EFX-0654 WARNING] (C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/top.v 3) Breaking combinational loop on net 'clk_count[0]' with driver instance 'i105'.
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 79, ed: 312, lv: 2
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.0846957 seconds.
INFO: 	VDB Netlist Checker took 0.083 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 40.648 MB, end = 40.648 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 101.16 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 44.976 MB, end = 45.016 MB, delta = 0.04 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 64.756 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'top_module' to Verilog file 'C:/Users/mwola/OneDrive/Coding/2020/HackFRee-Workshop-2020/PllClkExample/outflow/PllClkExample.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	26
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
