DECL|QM_IRQ_ADC_0_CAL_INT_MASK_OFFSET|macro|QM_IRQ_ADC_0_CAL_INT_MASK_OFFSET
DECL|QM_IRQ_ADC_0_CAL_INT_VECTOR|macro|QM_IRQ_ADC_0_CAL_INT_VECTOR
DECL|QM_IRQ_ADC_0_CAL_INT|macro|QM_IRQ_ADC_0_CAL_INT
DECL|QM_IRQ_ADC_0_PWR_INT_MASK_OFFSET|macro|QM_IRQ_ADC_0_PWR_INT_MASK_OFFSET
DECL|QM_IRQ_ADC_0_PWR_INT_VECTOR|macro|QM_IRQ_ADC_0_PWR_INT_VECTOR
DECL|QM_IRQ_ADC_0_PWR_INT|macro|QM_IRQ_ADC_0_PWR_INT
DECL|QM_IRQ_AONPT_0_INT_MASK_OFFSET|macro|QM_IRQ_AONPT_0_INT_MASK_OFFSET
DECL|QM_IRQ_AONPT_0_INT_VECTOR|macro|QM_IRQ_AONPT_0_INT_VECTOR
DECL|QM_IRQ_AONPT_0_INT|macro|QM_IRQ_AONPT_0_INT
DECL|QM_IRQ_COMPARATOR_0_INT_MASK_OFFSET|macro|QM_IRQ_COMPARATOR_0_INT_MASK_OFFSET
DECL|QM_IRQ_COMPARATOR_0_INT_VECTOR|macro|QM_IRQ_COMPARATOR_0_INT_VECTOR
DECL|QM_IRQ_COMPARATOR_0_INT|macro|QM_IRQ_COMPARATOR_0_INT
DECL|QM_IRQ_DMA_0_ERROR_INT_MASK_OFFSET|macro|QM_IRQ_DMA_0_ERROR_INT_MASK_OFFSET
DECL|QM_IRQ_DMA_0_ERROR_INT_VECTOR|macro|QM_IRQ_DMA_0_ERROR_INT_VECTOR
DECL|QM_IRQ_DMA_0_ERROR_INT|macro|QM_IRQ_DMA_0_ERROR_INT
DECL|QM_IRQ_DMA_0_INT_0_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_0_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_0_VECTOR|macro|QM_IRQ_DMA_0_INT_0_VECTOR
DECL|QM_IRQ_DMA_0_INT_0|macro|QM_IRQ_DMA_0_INT_0
DECL|QM_IRQ_DMA_0_INT_1_MASK_OFFSET|macro|QM_IRQ_DMA_0_INT_1_MASK_OFFSET
DECL|QM_IRQ_DMA_0_INT_1_VECTOR|macro|QM_IRQ_DMA_0_INT_1_VECTOR
DECL|QM_IRQ_DMA_0_INT_1|macro|QM_IRQ_DMA_0_INT_1
DECL|QM_IRQ_FLASH_MPR_0_INT_MASK_OFFSET|macro|QM_IRQ_FLASH_MPR_0_INT_MASK_OFFSET
DECL|QM_IRQ_FLASH_MPR_0_INT_VECTOR|macro|QM_IRQ_FLASH_MPR_0_INT_VECTOR
DECL|QM_IRQ_FLASH_MPR_0_INT|macro|QM_IRQ_FLASH_MPR_0_INT
DECL|QM_IRQ_GPIO_0_INT_MASK_OFFSET|macro|QM_IRQ_GPIO_0_INT_MASK_OFFSET
DECL|QM_IRQ_GPIO_0_INT_VECTOR|macro|QM_IRQ_GPIO_0_INT_VECTOR
DECL|QM_IRQ_GPIO_0_INT|macro|QM_IRQ_GPIO_0_INT
DECL|QM_IRQ_HOST_BUS_ERROR_INT_MASK_OFFSET|macro|QM_IRQ_HOST_BUS_ERROR_INT_MASK_OFFSET
DECL|QM_IRQ_HOST_BUS_ERROR_INT_VECTOR|macro|QM_IRQ_HOST_BUS_ERROR_INT_VECTOR
DECL|QM_IRQ_HOST_BUS_ERROR_INT|macro|QM_IRQ_HOST_BUS_ERROR_INT
DECL|QM_IRQ_I2C_0_INT_MASK_OFFSET|macro|QM_IRQ_I2C_0_INT_MASK_OFFSET
DECL|QM_IRQ_I2C_0_INT_VECTOR|macro|QM_IRQ_I2C_0_INT_VECTOR
DECL|QM_IRQ_I2C_0_INT|macro|QM_IRQ_I2C_0_INT
DECL|QM_IRQ_PIC_TIMER_MASK_OFFSET|macro|QM_IRQ_PIC_TIMER_MASK_OFFSET
DECL|QM_IRQ_PIC_TIMER_VECTOR|macro|QM_IRQ_PIC_TIMER_VECTOR
DECL|QM_IRQ_PIC_TIMER|macro|QM_IRQ_PIC_TIMER
DECL|QM_IRQ_PWM_0_INT_MASK_OFFSET|macro|QM_IRQ_PWM_0_INT_MASK_OFFSET
DECL|QM_IRQ_PWM_0_INT_VECTOR|macro|QM_IRQ_PWM_0_INT_VECTOR
DECL|QM_IRQ_PWM_0_INT|macro|QM_IRQ_PWM_0_INT
DECL|QM_IRQ_RTC_0_INT_MASK_OFFSET|macro|QM_IRQ_RTC_0_INT_MASK_OFFSET
DECL|QM_IRQ_RTC_0_INT_VECTOR|macro|QM_IRQ_RTC_0_INT_VECTOR
DECL|QM_IRQ_RTC_0_INT|macro|QM_IRQ_RTC_0_INT
DECL|QM_IRQ_SPI_MASTER_0_INT_MASK_OFFSET|macro|QM_IRQ_SPI_MASTER_0_INT_MASK_OFFSET
DECL|QM_IRQ_SPI_MASTER_0_INT_VECTOR|macro|QM_IRQ_SPI_MASTER_0_INT_VECTOR
DECL|QM_IRQ_SPI_MASTER_0_INT|macro|QM_IRQ_SPI_MASTER_0_INT
DECL|QM_IRQ_SPI_SLAVE_0_INT_MASK_OFFSET|macro|QM_IRQ_SPI_SLAVE_0_INT_MASK_OFFSET
DECL|QM_IRQ_SPI_SLAVE_0_INT_VECTOR|macro|QM_IRQ_SPI_SLAVE_0_INT_VECTOR
DECL|QM_IRQ_SPI_SLAVE_0_INT|macro|QM_IRQ_SPI_SLAVE_0_INT
DECL|QM_IRQ_SRAM_MPR_0_INT_MASK_OFFSET|macro|QM_IRQ_SRAM_MPR_0_INT_MASK_OFFSET
DECL|QM_IRQ_SRAM_MPR_0_INT_VECTOR|macro|QM_IRQ_SRAM_MPR_0_INT_VECTOR
DECL|QM_IRQ_SRAM_MPR_0_INT|macro|QM_IRQ_SRAM_MPR_0_INT
DECL|QM_IRQ_UART_0_INT_MASK_OFFSET|macro|QM_IRQ_UART_0_INT_MASK_OFFSET
DECL|QM_IRQ_UART_0_INT_VECTOR|macro|QM_IRQ_UART_0_INT_VECTOR
DECL|QM_IRQ_UART_0_INT|macro|QM_IRQ_UART_0_INT
DECL|QM_IRQ_UART_1_INT_MASK_OFFSET|macro|QM_IRQ_UART_1_INT_MASK_OFFSET
DECL|QM_IRQ_UART_1_INT_VECTOR|macro|QM_IRQ_UART_1_INT_VECTOR
DECL|QM_IRQ_UART_1_INT|macro|QM_IRQ_UART_1_INT
DECL|QM_IRQ_WDT_0_INT_MASK_OFFSET|macro|QM_IRQ_WDT_0_INT_MASK_OFFSET
DECL|QM_IRQ_WDT_0_INT_VECTOR|macro|QM_IRQ_WDT_0_INT_VECTOR
DECL|QM_IRQ_WDT_0_INT|macro|QM_IRQ_WDT_0_INT
DECL|QM_X86_ALIGNMENT_CHECK_INT|macro|QM_X86_ALIGNMENT_CHECK_INT
DECL|QM_X86_BOUND_RANGE_EXCEEDED_INT|macro|QM_X86_BOUND_RANGE_EXCEEDED_INT
DECL|QM_X86_BREAKPOINT_INT|macro|QM_X86_BREAKPOINT_INT
DECL|QM_X86_DEBUG_EXCEPTION_INT|macro|QM_X86_DEBUG_EXCEPTION_INT
DECL|QM_X86_DEVICE_NOT_AVAILABLE_INT|macro|QM_X86_DEVICE_NOT_AVAILABLE_INT
DECL|QM_X86_DIVIDE_ERROR_INT|macro|QM_X86_DIVIDE_ERROR_INT
DECL|QM_X86_DOUBLE_FAULT_INT|macro|QM_X86_DOUBLE_FAULT_INT
DECL|QM_X86_FLOATING_POINT_ERROR_INT|macro|QM_X86_FLOATING_POINT_ERROR_INT
DECL|QM_X86_GENERAL_PROTECT_FAULT_INT|macro|QM_X86_GENERAL_PROTECT_FAULT_INT
DECL|QM_X86_INTEL_RESERVED_09_INT|macro|QM_X86_INTEL_RESERVED_09_INT
DECL|QM_X86_INTEL_RESERVED_15_INT|macro|QM_X86_INTEL_RESERVED_15_INT
DECL|QM_X86_INTEL_RESERVED_18_INT|macro|QM_X86_INTEL_RESERVED_18_INT
DECL|QM_X86_INTEL_RESERVED_19_INT|macro|QM_X86_INTEL_RESERVED_19_INT
DECL|QM_X86_INTEL_RESERVED_20_INT|macro|QM_X86_INTEL_RESERVED_20_INT
DECL|QM_X86_INTEL_RESERVED_21_INT|macro|QM_X86_INTEL_RESERVED_21_INT
DECL|QM_X86_INTEL_RESERVED_22_INT|macro|QM_X86_INTEL_RESERVED_22_INT
DECL|QM_X86_INTEL_RESERVED_23_INT|macro|QM_X86_INTEL_RESERVED_23_INT
DECL|QM_X86_INTEL_RESERVED_24_INT|macro|QM_X86_INTEL_RESERVED_24_INT
DECL|QM_X86_INTEL_RESERVED_25_INT|macro|QM_X86_INTEL_RESERVED_25_INT
DECL|QM_X86_INTEL_RESERVED_26_INT|macro|QM_X86_INTEL_RESERVED_26_INT
DECL|QM_X86_INTEL_RESERVED_27_INT|macro|QM_X86_INTEL_RESERVED_27_INT
DECL|QM_X86_INTEL_RESERVED_28_INT|macro|QM_X86_INTEL_RESERVED_28_INT
DECL|QM_X86_INTEL_RESERVED_29_INT|macro|QM_X86_INTEL_RESERVED_29_INT
DECL|QM_X86_INTEL_RESERVED_30_INT|macro|QM_X86_INTEL_RESERVED_30_INT
DECL|QM_X86_INTEL_RESERVED_31_INT|macro|QM_X86_INTEL_RESERVED_31_INT
DECL|QM_X86_INVALID_OPCODE_INT|macro|QM_X86_INVALID_OPCODE_INT
DECL|QM_X86_INVALID_TSS_INT|macro|QM_X86_INVALID_TSS_INT
DECL|QM_X86_NMI_INTERRUPT_INT|macro|QM_X86_NMI_INTERRUPT_INT
DECL|QM_X86_OVERFLOW_INT|macro|QM_X86_OVERFLOW_INT
DECL|QM_X86_PAGE_FAULT_INT|macro|QM_X86_PAGE_FAULT_INT
DECL|QM_X86_SEGMENT_NOT_PRESENT_INT|macro|QM_X86_SEGMENT_NOT_PRESENT_INT
DECL|QM_X86_STACK_SEGMENT_FAULT_INT|macro|QM_X86_STACK_SEGMENT_FAULT_INT
DECL|__QM_SOC_INTERRUPTS_H__|macro|__QM_SOC_INTERRUPTS_H__
