#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 12 03:13:39 2016
# Process ID: 3037
# Log file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.log
# Journal file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.jou
#-----------------------------------------------------------
start_gui
open_project a.xpr
INFO: [Project 1-313] Project file moved from '/home/ltcranda/Documents/CMU/HeadlightResearch/HeadlightMaskingLocal/Headlight_antiglare_wit_arm_srihari' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/design_1_cameralink_to_axis_0_0.upgrade_log', nor could it be found using path '/home/ltcranda/Documents/CMU/HeadlightResearch/HeadlightMaskingLocal/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/design_1_cameralink_to_axis_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0.upgrade_log', nor could it be found using path '/home/ltcranda/Documents/CMU/HeadlightResearch/HeadlightMaskingLocal/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_1
design_1_auto_pc_0
design_1_hls_threshold_1_0
design_1_xbar_0
design_1_axi_bram_ctrl_1_0
design_1_blk_mem_gen_0_1
design_1_axi_gpio_0_0
design_1_bram_mask_1_1
design_1_clk_wiz_0_0
design_1_proc_sys_reset_0_0
design_1_axis_dwidth_converter_0_0
design_1_xlconcat_0_0
design_1_rst_clk_wiz_1_100M_0
design_1_axi_gpio_1_0
design_1_cameralink_to_axis_1_0
design_1_blk_mem_gen_0_0
design_1_xlconstant_1_1
design_1_axi_bram_ctrl_0_0
design_1_fifo_generator_0_0
design_1_c_shift_ram_1_0
design_1_address_gen_param_0_0
design_1_auto_pc_2
design_1_proc_sys_reset_1_0
design_1_processing_system7_0_0
design_1_c_shift_ram_0_0
design_1_blk_mem_gen_1_0
design_1_xlconstant_0_0
design_1_util_reduced_logic_0_0
design_1_bus_doubler_0_0
design_1_homography_latest_0_0
design_1_line_buf_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5831.012 ; gain = 130.957 ; free physical = 4719 ; free virtual = 14475
open_bd_design {/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- Srihari:user:address_gen_param:1.0 - address_gen_param_0
Adding component instance block -- Srihari:user:line_buf:1.0 - line_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- Srihari:user:bus_doubler:1.0 - bus_doubler_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_generator_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- Srihari:user:homography_latest:1.0 - homography_latest_0
Adding component instance block -- Xilinx.com:user:cameralink_to_axis:1.0 - cameralink_to_axis_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:bram_mask:1.0 - bram_mask_1
Adding component instance block -- Xilinx:user:hls_threshold:1.0 - hls_threshold_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_xlconcat_0_0 design_1_blk_mem_gen_0_0 design_1_clk_wiz_0_0 design_1_blk_mem_gen_1_0 design_1_fifo_generator_0_0 design_1_cameralink_to_axis_1_0 design_1_axi_bram_ctrl_0_0 design_1_homography_latest_0_0 design_1_proc_sys_reset_0_0 design_1_hls_threshold_1_0 design_1_util_reduced_logic_0_0 design_1_axi_gpio_0_0 design_1_rst_clk_wiz_1_100M_0 design_1_proc_sys_reset_1_0 design_1_axi_gpio_1_0 design_1_c_shift_ram_0_0 design_1_processing_system7_0_0 design_1_xlconstant_0_0 design_1_bram_mask_1_1 design_1_address_gen_param_0_0 design_1_c_shift_ram_1_0 design_1_axi_mem_intercon_0 design_1_line_buf_0_0 design_1_blk_mem_gen_0_1 design_1_xlconstant_1_1 design_1_axi_bram_ctrl_1_0 design_1_axis_dwidth_converter_0_0 design_1_bus_doubler_0_0 v_vid_in_axi4s_0 dw_conv_axis_dwidth_converter_0_0 dw_conv_xlconstant_0_0}]
Upgrading '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_address_gen_param_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/design_1_address_gen_param_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_bram_ctrl_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_bram_ctrl_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axis_dwidth_converter_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_0_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_bram_mask_1_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_bram_mask_1_1/design_1_bram_mask_1_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_bus_doubler_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/design_1_bus_doubler_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_c_shift_ram_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_c_shift_ram_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/design_1_c_shift_ram_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_cameralink_to_axis_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/design_1_cameralink_to_axis_1_0.upgrade_log'.
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 100.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 100.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 40.625
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 40.625
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_fifo_generator_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3420] Updated design_1_hls_threshold_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_1_0/design_1_hls_threshold_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_homography_latest_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/design_1_homography_latest_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_line_buf_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/design_1_line_buf_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_rst_clk_wiz_1_100M_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_util_reduced_logic_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_xlconcat_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_xlconstant_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_xlconstant_1_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/design_1_xlconstant_1_1.upgrade_log'.
Wrote  : </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 6058.109 ; gain = 146.754 ; free physical = 4427 ; free virtual = 14143
report_ip_status -name ip_status 
set_property flow {Vivado Implementation 2015} [get_runs impl_2]
create_run impl_4 -part xc7z030fbg676-1 -parent_run syn_no_flatten -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
current_run [get_runs impl_4]
set_property part xc7z030fbg676-1 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_xlconcat_0_0 design_1_blk_mem_gen_0_0 design_1_clk_wiz_0_0 design_1_blk_mem_gen_1_0 design_1_fifo_generator_0_0 design_1_cameralink_to_axis_1_0 design_1_axi_bram_ctrl_0_0 design_1_homography_latest_0_0 design_1_proc_sys_reset_0_0 design_1_hls_threshold_1_0 design_1_util_reduced_logic_0_0 design_1_axi_gpio_0_0 design_1_rst_clk_wiz_1_100M_0 design_1_proc_sys_reset_1_0 design_1_axi_gpio_1_0 design_1_c_shift_ram_0_0 design_1_processing_system7_0_0 design_1_xlconstant_0_0 design_1_bram_mask_1_1 design_1_address_gen_param_0_0 design_1_c_shift_ram_1_0 design_1_axi_mem_intercon_0 design_1_line_buf_0_0 design_1_blk_mem_gen_0_1 design_1_xlconstant_1_1 design_1_axi_bram_ctrl_1_0 design_1_axis_dwidth_converter_0_0 design_1_bus_doubler_0_0}]
Upgrading '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_address_gen_param_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/design_1_address_gen_param_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_bram_ctrl_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_bram_ctrl_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_axis_dwidth_converter_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_0_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_bram_mask_1_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_bram_mask_1_1/design_1_bram_mask_1_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_bus_doubler_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/design_1_bus_doubler_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_c_shift_ram_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_c_shift_ram_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/design_1_c_shift_ram_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_cameralink_to_axis_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/design_1_cameralink_to_axis_1_0.upgrade_log'.
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 100.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 100.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 40.625
INFO: [xilinx.com:ip:clk_wiz:5.1-147] design_1_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] design_1_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] design_1_clk_wiz_0_0: phyMode: NONE phyFreq: 40.625
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_fifo_generator_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3420] Updated design_1_hls_threshold_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_1_0/design_1_hls_threshold_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_homography_latest_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/design_1_homography_latest_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_line_buf_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/design_1_line_buf_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_1_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_rst_clk_wiz_1_100M_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_util_reduced_logic_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_xlconcat_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_xlconstant_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated design_1_xlconstant_1_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/design_1_xlconstant_1_1.upgrade_log'.
Wrote  : </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 6116.320 ; gain = 29.141 ; free physical = 3616 ; free virtual = 13968
report_ip_status -name ip_status 
reset_run syn_no_flatten
launch_runs impl_4
CRITICAL WARNING: [BD 41-967] AXI interface pin /hls_threshold_1/src is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /hls_threshold_1/dst is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-1343] Reset pin /bram_mask_1/rst (associated clock /bram_mask_1/clk) is connected to reset source /proc_sys_reset_1/peripheral_reset (synchronous to clock source /clk_wiz_0/clk_out2).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /bus_doubler_0/out_clk.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /bram_mask_1/bram_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /bram_mask_1/bram_1(OTHER)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/bram_mask_1/v_s_tlast
/hls_threshold_1/src_TSTRB
/hls_threshold_1/src_TID
/hls_threshold_1/src_TDEST

WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
Verilog Output written to : /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_clk_wiz_1_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_clk_wiz_1_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_clk_wiz_1_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_util_reduced_logic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_util_reduced_logic_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_address_gen_param_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_gen_param_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_fifo_generator_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_fifo_generator_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_homography_latest_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block homography_latest_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bus_doubler_0_0'...
INFO: [IP_Flow 19-3422] Upgraded dw_conv_axis_dwidth_converter_0_0 (AXI4-Stream Data Width Converter 1.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/dw_conv_axis_dwidth_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bus_doubler_0_0/dw_conv_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bus_doubler_0_0/dw_conv_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bus_doubler_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_line_buf_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block line_buf_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_c_shift_ram_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_c_shift_ram_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_c_shift_ram_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_c_shift_ram_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_proc_sys_reset_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_cameralink_to_axis_1_0'...
INFO: [IP_Flow 19-3422] Upgraded v_vid_in_axi4s_0 (Video In to AXI4-Stream 3.0) from revision 6 to revision 7
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'v_vid_in_axi4s_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0.upgrade_log'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_cameralink_to_axis_1_0/v_vid_in_axi4s_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cameralink_to_axis_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bram_mask_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_mask_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_hls_threshold_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_threshold_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/bram_mask_1/v_s_tlast
/hls_threshold_1/src_TSTRB
/hls_threshold_1/src_TID
/hls_threshold_1/src_TDEST

WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
Verilog Output written to : /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_clk_wiz_1_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_clk_wiz_1_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_clk_wiz_1_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_util_reduced_logic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_address_gen_param_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_gen_param_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_fifo_generator_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_homography_latest_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block homography_latest_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_bus_doubler_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_bus_doubler_0_0/dw_conv_xlconstant_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_bus_doubler_0_0/dw_conv_axis_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bus_doubler_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_line_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block line_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_c_shift_ram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_c_shift_ram_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_cameralink_to_axis_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_cameralink_to_axis_1_0/v_vid_in_axi4s_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cameralink_to_axis_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_bram_mask_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_mask_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_hls_threshold_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_threshold_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu May 12 03:29:53 2016] Launched syn_no_flatten...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/syn_no_flatten/runme.log
[Thu May 12 03:29:53 2016] Launched impl_4...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 6146.516 ; gain = 30.195 ; free physical = 3576 ; free virtual = 13935
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 03:33:12 2016...
