===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2979 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2298 ( 14.2%)    0.2298 ( 17.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1861 ( 11.5%)    0.1861 ( 14.3%)    Parse modules
    0.0401 (  2.5%)    0.0401 (  3.1%)    Verify circuit
    1.2111 ( 74.7%)    0.8888 ( 68.5%)  'firrtl.circuit' Pipeline
    0.0343 (  2.1%)    0.0343 (  2.6%)    LowerFIRRTLAnnotations
    0.1950 ( 12.0%)    0.1025 (  7.9%)    'firrtl.module' Pipeline
    0.0688 (  4.2%)    0.0389 (  3.0%)      DropName
    0.1262 (  7.8%)    0.0636 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0075 (  0.5%)    0.0052 (  0.4%)    'firrtl.module' Pipeline
    0.0074 (  0.5%)    0.0052 (  0.4%)      LowerCHIRRTLPass
    0.0142 (  0.9%)    0.0142 (  1.1%)    InferWidths
    0.0399 (  2.5%)    0.0399 (  3.1%)    MemToRegOfVec
    0.0673 (  4.2%)    0.0673 (  5.2%)    InferResets
    0.0050 (  0.3%)    0.0050 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0098 (  0.6%)    0.0098 (  0.8%)    WireDFT
    0.0471 (  2.9%)    0.0266 (  2.0%)    'firrtl.module' Pipeline
    0.0471 (  2.9%)    0.0265 (  2.0%)      FlattenMemory
    0.0716 (  4.4%)    0.0716 (  5.5%)    LowerFIRRTLTypes
    0.0727 (  4.5%)    0.0397 (  3.1%)    'firrtl.module' Pipeline
    0.0707 (  4.4%)    0.0387 (  3.0%)      ExpandWhens
    0.0019 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0290 (  1.8%)    0.0290 (  2.2%)    Inliner
    0.0224 (  1.4%)    0.0224 (  1.7%)    'firrtl.module' Pipeline
    0.0224 (  1.4%)    0.0224 (  1.7%)      RandomizeRegisterInit
    0.0126 (  0.8%)    0.0126 (  1.0%)    CheckCombCycles
    0.0016 (  0.1%)    0.0016 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1661 ( 10.3%)    0.1661 ( 12.8%)    'firrtl.module' Pipeline
    0.1574 (  9.7%)    0.1574 ( 12.1%)      Canonicalizer
    0.0087 (  0.5%)    0.0087 (  0.7%)      InferReadWrite
    0.0036 (  0.2%)    0.0036 (  0.3%)    PrefixModules
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0260 (  1.6%)    0.0260 (  2.0%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0096 (  0.6%)    0.0096 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0009 (  0.1%)    0.0009 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0133 (  0.8%)    0.0133 (  1.0%)    SymbolDCE
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1168 (  7.2%)    0.1168 (  9.0%)    'firrtl.module' Pipeline
    0.0077 (  0.5%)    0.0077 (  0.6%)      DropName
    0.1090 (  6.7%)    0.1090 (  8.4%)      Canonicalizer
    0.0136 (  0.8%)    0.0136 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0021 (  0.1%)    0.0021 (  0.2%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0065 (  0.4%)    0.0065 (  0.5%)    LowerXMR
    0.0007 (  0.0%)    0.0007 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0322 (  2.0%)    0.0322 (  2.5%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0439 (  2.7%)    0.0439 (  3.4%)  'hw.module' Pipeline
    0.0087 (  0.5%)    0.0087 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0150 (  0.9%)    0.0150 (  1.2%)    Canonicalizer
    0.0057 (  0.3%)    0.0057 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0145 (  0.9%)    0.0145 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0377 (  2.3%)    0.0377 (  2.9%)  'hw.module' Pipeline
    0.0127 (  0.8%)    0.0127 (  1.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0120 (  0.7%)    0.0120 (  0.9%)    Canonicalizer
    0.0081 (  0.5%)    0.0081 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0048 (  0.3%)    0.0048 (  0.4%)    HWCleanup
    0.0074 (  0.5%)    0.0074 (  0.6%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0071 (  0.4%)    0.0071 (  0.5%)    PrettifyVerilog
    0.0067 (  0.4%)    0.0067 (  0.5%)  StripDebugInfoWithPred
    0.0473 (  2.9%)    0.0473 (  3.6%)  ExportVerilog
    0.0148 (  0.9%)    0.0148 (  1.1%)  'builtin.module' Pipeline
    0.0138 (  0.9%)    0.0138 (  1.1%)    'hw.module' Pipeline
    0.0138 (  0.9%)    0.0138 (  1.1%)      PrepareForEmission
   -0.0132 ( -0.8%)   -0.0132 ( -1.0%)  Rest
    1.6202 (100.0%)    1.2979 (100.0%)  Total

{
  totalTime: 1.309,
  maxMemory: 74616832
}
