$date
	Fri Aug 31 15:40:48 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fm_test $end
$var wire 1 ! e_out $end
$var reg 1 " b_in $end
$var reg 1 # f_in $end
$var reg 1 $ g_in $end
$var reg 1 % x_in $end
$scope module fm1 $end
$var wire 1 " b $end
$var wire 1 ! e $end
$var wire 1 # f $end
$var wire 1 $ g $end
$var wire 1 & not_b $end
$var wire 1 ' not_f $end
$var wire 1 ( not_g $end
$var wire 1 ) not_x $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 % x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#10
0&
1"
#20
1&
0(
0"
1$
#30
1!
0&
1*
1"
#40
0!
1&
1(
0*
0)
0"
0$
1%
#50
0&
1"
#60
1!
1+
1&
0(
0"
1$
#70
0+
0&
1,
1"
#80
0!
1&
1(
1)
0,
0'
0"
0$
0%
1#
#90
0&
1"
#100
1&
0(
0"
1$
#110
0&
1"
#120
1&
1(
0)
0"
0$
1%
#130
0&
1"
#140
1&
0(
0"
1$
#150
0&
1"
#160
