module sr_nor_latch_ifelse (
    input wire S,
    input wire R,
    output reg Q,
    output wire Qbar
);
    assign Qbar = ~Q;

    always @(*) begin
        if (S == 0 && R == 0)
            Q = Q;              
        else if (S == 1 && R == 0)
            Q = 1;              
        else if (S == 0 && R == 1)
            Q = 0;              
        else
            Q = 1'bx;         
    end
endmodule
