# Compile of rfsoc_config.sv was successful.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 11:15:55 on Dec 18,2020
# ** Error: (vsim-13) Recompile work.rfsoc_pl_ctrl_tb_sv_unit because work.rfsoc_config has changed.
# ** Error (suppressible): (vsim-12) Recompile work.rfsoc_pl_ctrl_tb after work.rfsoc_pl_ctrl_tb_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.rfsoc_pl_ctrl_tb because work.rfsoc_config has changed.
# Error loading design
# End time: 11:15:55 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# Compile of adc_ctrl.sv was successful.
# Compile of adc_driver.sv was successful.
# Compile of axis_cpu_readback_tester.sv was successful.
# Compile of axis_fifos.sv was successful.
# Compile of axis_mux.sv was successful.
# Compile of axis_n_mux.sv was successful.
# Compile of axis_pl_to_ps.sv was successful.
# Compile of axis_ps_to_pl.sv was successful.
# Compile of axis_selector.sv was successful.
# Compile of channel_selector.sv was successful.
# Compile of dac_ctrl.sv was successful.
# Compile of dac_driver.sv was successful.
# Compile of fifo_wrappers.sv was successful.
# Compile of rfsoc_config.sv was successful.
# Compile of rfsoc_pl_ctrl.sv was successful.
# Compile of rfsoc_pl_ctrl_verilog_wrapper.v was successful.
# Compile of shift_register.sv was successful.
# Compile of adc_driver_tb.sv was successful.
# Compile of axis_pl_to_ps_tb.sv was successful.
# Compile of axis_ps_to_pl_tb.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# Compile of fifo_tb.sv was successful.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
# 23 compiles, 0 failed with no errors.
# Compile of adc_ctrl.sv was successful.
# Compile of adc_driver.sv was successful.
# Compile of axis_cpu_readback_tester.sv was successful.
# Compile of axis_fifos.sv was successful.
# Compile of axis_mux.sv was successful.
# Compile of axis_n_mux.sv was successful.
# Compile of axis_pl_to_ps.sv was successful.
# Compile of axis_ps_to_pl.sv was successful.
# Compile of axis_selector.sv was successful.
# Compile of channel_selector.sv was successful.
# Compile of dac_ctrl.sv was successful.
# Compile of dac_driver.sv was successful.
# Compile of fifo_wrappers.sv was successful.
# Compile of rfsoc_config.sv was successful.
# Compile of rfsoc_pl_ctrl.sv was successful.
# Compile of rfsoc_pl_ctrl_verilog_wrapper.v was successful.
# Compile of shift_register.sv was successful.
# Compile of adc_driver_tb.sv was successful.
# Compile of axis_pl_to_ps_tb.sv was successful.
# Compile of axis_ps_to_pl_tb.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# Compile of fifo_tb.sv was successful.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 11:16:17 on Dec 18,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_verilog_wrapper
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_sync_fifo
# Loading work.axis_fifo
# Loading work.axis_selector
# Loading work.axis_n_mux_sv_unit
# Loading work.axis_n_mux
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# Loading work.adc_driver_sv_unit
# Loading work.adc_driver
# Loading work.adc_ctrl_sv_unit
# Loading work.adc_ctrl
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'm_axis_tvalid'.
#    Time: 0 ps  Iteration: 0  Instance: /rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst File: D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv Line: 114
# Error loading design
# End time: 11:16:18 on Dec 18,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of adc_driver.sv was successful.
vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 11:21:12 on Dec 18,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_verilog_wrapper
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_sync_fifo
# Loading work.axis_fifo
# Loading work.axis_selector
# Loading work.axis_n_mux_sv_unit
# Loading work.axis_n_mux
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# Loading work.adc_driver_sv_unit
# Loading work.adc_driver
# Loading work.adc_ctrl_sv_unit
# Loading work.adc_ctrl
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
add wave -position insertpoint  \
sim:/rfsoc_pl_ctrl_tb/dut/gpio_ctrl \
sim:/rfsoc_pl_ctrl_tb/dut/m16_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m16_axis_tvalid \
sim:/rfsoc_pl_ctrl_tb/dut/m16_axis_tready
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: James Williams  Hostname: JAMES-LENOVO  ProcessID: 23712
#           Attempting to use alternate WLF file "./wlftz537zr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz537zr
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 477
step -over
step -over
step -over
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
step -over
step -over
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
# Compile of adc_ctrl.sv was successful.
# Compile of adc_driver.sv was successful.
# Compile of axis_cpu_readback_tester.sv was successful.
# Compile of axis_fifos.sv was successful.
# Compile of axis_mux.sv was successful.
# Compile of axis_n_mux.sv was successful.
# Compile of axis_pl_to_ps.sv was successful.
# Compile of axis_ps_to_pl.sv was successful.
# Compile of axis_selector.sv was successful.
# Compile of channel_selector.sv was successful.
# Compile of dac_ctrl.sv was successful.
# Compile of dac_driver.sv was successful.
# Compile of fifo_wrappers.sv was successful.
# Compile of rfsoc_config.sv was successful.
# Compile of rfsoc_pl_ctrl.sv was successful.
# Compile of rfsoc_pl_ctrl_verilog_wrapper.v was successful.
# Compile of shift_register.sv was successful.
# Compile of adc_driver_tb.sv was successful.
# Compile of axis_pl_to_ps_tb.sv was successful.
# Compile of axis_ps_to_pl_tb.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# Compile of fifo_tb.sv was successful.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
# 23 compiles, 0 failed with no errors.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_verilog_wrapper
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_sync_fifo
# Loading work.axis_fifo
# Loading work.axis_selector
# Loading work.axis_n_mux_sv_unit
# Loading work.axis_n_mux
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# Loading work.adc_driver_sv_unit
# Loading work.adc_driver
# Loading work.adc_ctrl_sv_unit
# Loading work.adc_ctrl
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 477
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 482
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 482
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 477
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 477
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
add wave -position insertpoint  \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/clk} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/rst} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/s_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/s_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/s_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/m_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/m_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/m_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/gpio_ctrl}
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
add wave -position insertpoint  \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/rst} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/axis_clk} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/s_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/s_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/s_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/m_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/m_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/rfsoc_pl_ctrl_inst/genblk1[0]/genblk2/adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/m_axis_tready}
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
# Compile of adc_driver.sv was successful.
# Compile of axis_pl_to_ps.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adc_driver_sv_unit
# Loading work.adc_driver
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
# Compile of rfsoc_config.sv was successful.
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.fifo_wrappers_sv_unit
# Loading work.axis_sync_fifo
# Loading work.axis_n_mux_sv_unit
# Loading work.axis_n_mux
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
# Loading work.adc_driver_sv_unit
# Loading work.adc_driver
# Loading work.adc_ctrl_sv_unit
# Loading work.adc_ctrl
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# rfsoc_pl_ctrl test complete, 0 errors total, 0 DAC errors, 0 ADC errors
restart -f
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 489
run -all
# rfsoc_pl_ctrl test complete, 0 errors total, 0 DAC errors, 0 ADC errors
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# rfsoc_pl_ctrl test complete, 0 errors total, 0 DAC errors, 0 ADC errors
# Compile of axis_pl_to_ps.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# rfsoc_pl_ctrl test complete, 0 errors total, 0 DAC errors, 0 ADC errors
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 497
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# rfsoc_pl_ctrl test complete, 36 errors total, 0 DAC errors, 36 ADC errors
# Compile of axis_pl_to_ps.sv failed with 1 errors.
# Compile of axis_pl_to_ps.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# rfsoc_pl_ctrl test complete, 37 errors total, 0 DAC errors, 37 ADC errors
# Compile of axis_pl_to_ps.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# rfsoc_pl_ctrl test complete, 36 errors total, 0 DAC errors, 36 ADC errors
# Compile of axis_pl_to_ps.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_pl_to_ps_sv_unit
# Loading work.axis_pl_to_ps
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv line 491
run -all
# rfsoc_pl_ctrl test complete, 0 errors total, 0 DAC errors, 0 ADC errors
