<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v</a>
defines: 
time_elapsed: 0.260s
ram usage: 30348 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbczjbm19/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-2" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:2</a>: No timescale set for &#34;mod_param_dec_1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-9" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:9</a>: No timescale set for &#34;mod_param_dec_2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-2" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:2</a>: Compile module &#34;work@mod_param_dec_1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-9" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:9</a>: Compile module &#34;work@mod_param_dec_2&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-2" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:2</a>: Top level module &#34;work@mod_param_dec_1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-9" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:9</a>: Top level module &#34;work@mod_param_dec_2&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpbczjbm19/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mod_param_dec_1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpbczjbm19/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpbczjbm19/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mod_param_dec_1)
 |vpiName:work@mod_param_dec_1
 |uhdmallPackages:
 \_package: builtin, parent:work@mod_param_dec_1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@mod_param_dec_1, file:<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v</a>, line:2, parent:work@mod_param_dec_1
   |vpiDefName:work@mod_param_dec_1
   |vpiFullName:work@mod_param_dec_1
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (DATA_WIDTH), line:3
       |vpiName:DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (ADDRESS_WIDTH), line:4
       |vpiName:ADDRESS_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:5
     |vpiRhs:
     \_constant: , line:5
       |vpiDecompile:16
       |INT:16
     |vpiLhs:
     \_parameter: (FIFO_DEPTH), line:5
       |vpiName:FIFO_DEPTH
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:3
   |vpiParameter:
   \_parameter: (ADDRESS_WIDTH), line:4
   |vpiParameter:
   \_parameter: (FIFO_DEPTH), line:5
 |uhdmallModules:
 \_module: work@mod_param_dec_2, file:<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v</a>, line:9, parent:work@mod_param_dec_1
   |vpiDefName:work@mod_param_dec_2
   |vpiFullName:work@mod_param_dec_2
   |vpiPort:
   \_port: (clk), line:13
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13
         |vpiName:clk
         |vpiFullName:work@mod_param_dec_2.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (half_clk), line:14
     |vpiName:half_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (half_clk), line:14
         |vpiName:half_clk
         |vpiFullName:work@mod_param_dec_2.half_clk
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk), line:13
   |vpiNet:
   \_logic_net: (half_clk), line:14
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (DATA_WIDTH), line:10
       |vpiName:DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:11
     |vpiRhs:
     \_constant: , line:11
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (ADDRESS_WIDTH), line:11
       |vpiName:ADDRESS_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:12
     |vpiRhs:
     \_constant: , line:12
       |vpiDecompile:16
       |INT:16
     |vpiLhs:
     \_parameter: (FIFO_DEPTH), line:12
       |vpiName:FIFO_DEPTH
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:10
   |vpiParameter:
   \_parameter: (ADDRESS_WIDTH), line:11
   |vpiParameter:
   \_parameter: (FIFO_DEPTH), line:12
 |uhdmtopModules:
 \_module: work@mod_param_dec_1 (work@mod_param_dec_1), file:<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v</a>, line:2
   |vpiDefName:work@mod_param_dec_1
   |vpiName:work@mod_param_dec_1
   |vpiParameter:
   \_parameter: (ADDRESS_WIDTH), line:4
     |vpiName:ADDRESS_WIDTH
     |INT:4
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:3
     |vpiName:DATA_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (FIFO_DEPTH), line:5
     |vpiName:FIFO_DEPTH
     |INT:16
 |uhdmtopModules:
 \_module: work@mod_param_dec_2 (work@mod_param_dec_2), file:<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v</a>, line:9
   |vpiDefName:work@mod_param_dec_2
   |vpiName:work@mod_param_dec_2
   |vpiPort:
   \_port: (clk), line:13, parent:work@mod_param_dec_2
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13, parent:work@mod_param_dec_2
         |vpiName:clk
         |vpiFullName:work@mod_param_dec_2.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (half_clk), line:14, parent:work@mod_param_dec_2
     |vpiName:half_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (half_clk), line:14, parent:work@mod_param_dec_2
         |vpiName:half_clk
         |vpiFullName:work@mod_param_dec_2.half_clk
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk), line:13, parent:work@mod_param_dec_2
   |vpiNet:
   \_logic_net: (half_clk), line:14, parent:work@mod_param_dec_2
   |vpiParameter:
   \_parameter: (ADDRESS_WIDTH), line:11
     |vpiName:ADDRESS_WIDTH
     |INT:4
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:10
     |vpiName:DATA_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (FIFO_DEPTH), line:12
     |vpiName:FIFO_DEPTH
     |INT:16
Object: \work_mod_param_dec_1 of type 3000
Object: \work_mod_param_dec_1 of type 32
Object: \ADDRESS_WIDTH of type 41
Object: \DATA_WIDTH of type 41
Object: \FIFO_DEPTH of type 41
Object: \work_mod_param_dec_2 of type 32
Object: \clk of type 44
Object: \half_clk of type 44
Object: \ADDRESS_WIDTH of type 41
Object: \DATA_WIDTH of type 41
Object: \FIFO_DEPTH of type 41
Object: \clk of type 36
Object: \half_clk of type 36
Object: \work_mod_param_dec_1 of type 32
Object: \DATA_WIDTH of type 41
Object: \ADDRESS_WIDTH of type 41
Object: \FIFO_DEPTH of type 41
Object:  of type 40
Object: \DATA_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \ADDRESS_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \FIFO_DEPTH of type 41
Object:  of type 7
Object: \work_mod_param_dec_2 of type 32
Object: \clk of type 44
Object: \half_clk of type 44
Object: \DATA_WIDTH of type 41
Object: \ADDRESS_WIDTH of type 41
Object: \FIFO_DEPTH of type 41
Object:  of type 40
Object: \DATA_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \ADDRESS_WIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \FIFO_DEPTH of type 41
Object:  of type 7
Object: \clk of type 36
Object: \half_clk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mod_param_dec_1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bd9180] str=&#39;\work_mod_param_dec_1&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-4" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:4</a>.0-4.0&gt; [0x2bd9bd0] str=&#39;\ADDRESS_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-4" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:4</a>.0-4.0&gt; [0x2bdb470] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-3" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:3</a>.0-3.0&gt; [0x2bd9620] str=&#39;\DATA_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-3" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:3</a>.0-3.0&gt; [0x2bdb310] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-5" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:5</a>.0-5.0&gt; [0x2bdb1a0] str=&#39;\FIFO_DEPTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-5" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:5</a>.0-5.0&gt; [0x2bdb5d0] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bd9180] str=&#39;\work_mod_param_dec_1&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-4" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:4</a>.0-4.0&gt; [0x2bd9bd0] str=&#39;\ADDRESS_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-4" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:4</a>.0-4.0&gt; [0x2bdb470] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-3" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:3</a>.0-3.0&gt; [0x2bd9620] str=&#39;\DATA_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-3" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:3</a>.0-3.0&gt; [0x2bdb310] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-5" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:5</a>.0-5.0&gt; [0x2bdb1a0] str=&#39;\FIFO_DEPTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-5" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:5</a>.0-5.0&gt; [0x2bdb5d0] bits=&#39;00000000000000000000000000010000&#39;(32) basic_prep range=[31:0] int=16
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mod_param_dec_2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bda010] str=&#39;\work_mod_param_dec_2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-13" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:13</a>.0-13.0&gt; [0x2bda1c0] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-14" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:14</a>.0-14.0&gt; [0x2bda450] str=&#39;\half_clk&#39; output reg port=2
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-11" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:11</a>.0-11.0&gt; [0x2bda680] str=&#39;\ADDRESS_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-11" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:11</a>.0-11.0&gt; [0x2bdb730] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-10" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:10</a>.0-10.0&gt; [0x2bda7c0] str=&#39;\DATA_WIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-10" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:10</a>.0-10.0&gt; [0x2bdacc0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-12" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:12</a>.0-12.0&gt; [0x2bd9890] str=&#39;\FIFO_DEPTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-12" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:12</a>.0-12.0&gt; [0x2bdb890] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bda010] str=&#39;\work_mod_param_dec_2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-13" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:13</a>.0-13.0&gt; [0x2bda1c0] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-14" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:14</a>.0-14.0&gt; [0x2bda450] str=&#39;\half_clk&#39; output reg basic_prep port=2 range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-11" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:11</a>.0-11.0&gt; [0x2bda680] str=&#39;\ADDRESS_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-11" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:11</a>.0-11.0&gt; [0x2bdb730] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-10" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:10</a>.0-10.0&gt; [0x2bda7c0] str=&#39;\DATA_WIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-10" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:10</a>.0-10.0&gt; [0x2bdacc0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-12" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:12</a>.0-12.0&gt; [0x2bd9890] str=&#39;\FIFO_DEPTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-12" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:12</a>.0-12.0&gt; [0x2bdb890] bits=&#39;00000000000000000000000000010000&#39;(32) basic_prep range=[31:0] int=16
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_mod_param_dec_1

2.2. Analyzing design hierarchy..
Top module:  \work_mod_param_dec_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_mod_param_dec_1&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;ADDRESS_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
        &#34;DATA_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
        &#34;FIFO_DEPTH&#34;: &#34;00000000000000000000000000010000&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_mod_param_dec_2&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;ADDRESS_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
        &#34;DATA_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
        &#34;FIFO_DEPTH&#34;: &#34;00000000000000000000000000010000&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;half_clk&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-13" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:13</a>.0-13.0&#34;
          }
        },
        &#34;half_clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/mod-param-dec.v.html#l-14" target="file-frame">third_party/tests/utd-sv/mod-param-dec.v:14</a>.0-14.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

End of script. Logfile hash: 667b14401f, CPU: user 0.00s system 0.00s, MEM: 12.98 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>