# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 3.2e-05 512 120 290 520192 30.6122 13.3445 128.848 417.65 590.674 590.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.000512 4096 660 10560 28032 6.62378 1038.71 209.494 1254.88 1254.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 6.4e-05 4096 170 1670 290304 46.3036 55.615 2461.66 1675.33 4238.99 4239.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 6.4e-05 4096 220 2870 271872 72.4044 55.6234 3634.1 1675.35 5437.58 5437.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.000128 1024 570 2410 116736 13.9486 6.82886 287.241 241.221 549.396 549.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 0.000128 512 370 240 129024 7.16096 3.41181 26.7106 104.566 142.033 142.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 3.2e-05 512 120 290 520704 30.5059 13.3638 151.118 417.677 612.884 613.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.000512 4096 660 10560 28008 6.62118 1257.35 209.691 1473.71 1473.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 6.4e-05 4096 170 1670 290304 46.4357 55.7219 2805.3 1676.9 4584.44 4584.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 6.4e-05 4096 220 2870 271872 72.5547 55.7158 4140 1676.16 5944.53 5944.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.000128 1024 570 2410 116352 14.0163 6.97859 342.012 242.385 605.55 605.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 0.000128 512 370 240 126720 7.18278 3.41203 30.429 105.239 146.444 146.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 3.2e-05 512 120 290 522240 30.6207 13.3899 159.167 419.433 622.833 622.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.000512 4096 660 10560 28000 6.61299 1306.63 209.715 1523 1523.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 6.4e-05 4096 170 1670 290240 46.2602 55.6851 2914.93 1677.03 4693.98 4694.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 6.4e-05 4096 220 2870 272000 72.3716 55.7143 4314.6 1677.26 6120.05 6120.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.000128 1024 570 2410 116480 14.0572 6.83622 356.903 242.3 620.25 620.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 0.000128 512 370 240 128000 7.26746 3.41536 32.3249 105.017 148.207 148.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 3.2e-05 512 120 290 516096 30.5447 13.2936 145.508 416.345 605.913 606.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.000512 4096 660 10560 27936 6.61504 1217.9 209.175 1433.74 1433.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 6.4e-05 4096 170 1670 290304 46.1783 55.6676 2721.71 1676.06 4499.69 4499.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 6.4e-05 4096 220 2870 271872 72.2591 55.6063 4022.63 1675.03 5825.63 5825.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.000128 1024 570 2410 115200 13.9917 6.82173 328.139 240.13 589.243 589.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 0.000128 512 370 240 125952 7.23939 3.39453 29.4336 103.231 143.484 143.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 3.2e-05 512 120 290 518400 30.5478 13.3395 148.058 416.875 609.042 609.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.000512 4096 660 10560 28000 6.62611 1228.92 209.714 1445.31 1445.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 6.4e-05 4096 170 1670 290400 46.5001 55.7412 2751.57 1677.57 4531.46 4531.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 6.4e-05 4096 220 2870 272000 72.7956 55.7575 4067.58 1678.54 5874.78 5874.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.000128 1024 570 2410 115200 14.0703 6.85149 332.468 245.878 599.422 599.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 0.000128 512 370 240 124800 7.22877 3.40506 29.5131 103.318 143.646 143.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 3.2e-05 512 120 290 523264 30.4499 13.372 155.076 418.435 617.557 617.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.000512 4096 660 10560 28000 6.62323 1258.96 209.725 1475.35 1475.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 6.4e-05 4096 170 1670 290304 46.2541 55.6699 2814.14 1675.63 4591.77 4591.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 6.4e-05 4096 220 2870 271936 72.3611 55.6728 4151.37 1675.73 5955.25 5955.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.000128 1024 570 2410 116480 14.03 6.83722 344 241.007 606.031 606.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 0.000128 512 370 240 125440 7.21315 3.39968 30.6874 103.581 145.069 145.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 3.2e-05 512 120 290 514560 31.0044 13.3632 152.611 417.449 614.651 614.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.000512 4096 660 10560 27960 6.61709 1265.74 209.576 1481.98 1482.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 6.4e-05 4096 170 1670 290160 46.4147 55.71 2831.17 1675.68 4609.06 4609.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 6.4e-05 4096 220 2870 271680 72.5496 55.7218 4185.29 1674.45 5988.12 5988.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.000128 1024 570 2410 115200 14.1082 6.83827 342.461 238.37 601.937 602.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 0.000128 512 370 240 126720 7.10166 3.4032 31.068 103.258 145.009 145.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 3.2e-05 512 120 290 516096 30.8939 13.3459 148.397 417.761 610.618 610.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.000512 4096 660 10560 27904 6.61568 1221.72 209.297 1437.68 1437.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 6.4e-05 4096 170 1670 290304 46.2252 55.5827 2742.6 1675.91 4520.39 4520.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 6.4e-05 4096 220 2870 271872 72.3825 55.6115 4046.39 1676.15 5850.64 5850.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.000128 1024 570 2410 116736 13.9697 6.83008 334.991 241.84 597.785 597.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 0.000128 512 370 240 126976 7.27664 3.41018 30.1574 104.625 145.649 145.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 3.2e-05 512 120 290 503808 30.9177 13.1441 145.651 412.633 602.557 602.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.000512 4096 660 10560 27840 6.61581 1241.67 209.349 1457.68 1457.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 6.4e-05 4096 170 1670 289920 46.2459 55.5919 2768.11 1676.9 4546.93 4547.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 6.4e-05 4096 220 2870 271104 72.4068 55.6144 4076.86 1674.87 5879.85 5879.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.000128 1024 570 2410 113664 13.8879 6.83386 330.291 238.221 589.392 589.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 0.000128 512 370 240 122880 7.30221 3.39846 29.4821 103.373 143.74 143.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 3.2e-05 512 120 290 512000 30.3522 13.1766 159.105 412.678 615.541 615.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.000512 4096 660 10560 27800 6.61094 1328.88 209.297 1544.83 1544.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 6.4e-05 4096 170 1670 290000 46.3834 55.6995 2949.02 1676.13 4727.31 4727.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 6.4e-05 4096 220 2870 271200 72.6409 55.7265 4321.07 1676.24 6125.79 6125.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.000128 1024 570 2410 112000 14.0639 6.81392 349.337 234.963 605.343 605.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 0.000128 512 370 240 121600 7.39152 3.40339 31.4696 103.393 145.839 145.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 3.2e-05 512 120 290 507904 31.514 13.3401 185.261 418.181 648.514 648.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.000512 4096 660 10560 27648 6.58496 1521.73 208.669 1737.03 1737.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 6.4e-05 4096 170 1670 289792 46.2131 55.6114 3447.79 1675.2 5224.88 5224.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 6.4e-05 4096 220 2870 270336 72.2838 55.5794 5067 1672.64 6867.62 6867.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.000128 1024 570 2410 114688 14.117 6.82838 414.892 244.932 680.929 681.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 0.000128 512 370 240 122880 7.48867 3.41059 37.1572 104.792 153.031 153.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 810 3.2e-05 512 120 300 522240 30.8245 13.3679 199.641 419.414 663.471 663.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1490 0.000512 4096 660 10560 28064 6.62925 1076.4 209.697 1292.77 1292.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1430 6.4e-05 4096 170 1665 290496 46.3519 55.5951 4080.99 1677.44 5860.46 5860.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 6.4e-05 4096 220 2880 271872 72.5058 55.5968 4081.37 1680.77 5890.35 5890.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1490 0.000128 1024 570 2415 116224 14.0602 6.83181 297.016 240.285 558.351 558.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1430 0.000128 512 370 240 128000 7.22806 3.41027 40.1494 104.644 155.614 155.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 3.2e-05 512 120 300 522240 30.7402 13.4049 136.914 419.053 600.334 600.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 0.000512 4096 660 10560 28040 6.6113 1082.46 209.522 1298.64 1298.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 6.4e-05 4096 170 1665 290480 46.5592 55.7014 4383.45 1675.8 6161.6 6161.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 6.4e-05 4096 220 2880 271680 72.7352 55.7243 3597.1 1675.37 5401.04 5401.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 0.000128 1024 570 2415 116480 14.1126 6.85056 296.408 241.394 558.925 559.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 0.000128 512 370 240 128000 7.30064 3.42221 42.568 104.909 158.384 158.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 3.2e-05 512 120 300 522240 30.5623 13.3794 134.317 418.368 596.845 597.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.000512 4096 660 10560 28032 6.61469 1080.75 209.433 1296.84 1296.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 6.4e-05 4096 170 1665 290400 46.4069 55.6687 4152.98 1675.76 5930.9 5930.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 6.4e-05 4096 220 2880 271680 72.5331 55.6739 3586.21 1677.19 5391.72 5391.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.000128 1024 570 2415 115968 14.0595 6.84093 293.009 241.933 556.003 556.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 0.000128 512 370 240 127488 7.1857 3.40787 27.4151 104.223 142.414 142.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 3.2e-05 512 120 300 519680 30.7624 13.3897 134.702 418.732 597.809 597.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.000512 4096 660 10560 28056 6.62339 1099.16 209.78 1315.61 1315.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 6.4e-05 4096 170 1665 290416 46.4407 55.7261 2469.45 1677.14 4248.84 4248.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 6.4e-05 4096 220 2880 271712 72.6912 55.722 3646.61 1676.76 5451.9 5452.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.000128 1024 570 2415 115584 14.1414 6.84646 298.977 239.552 559.679 559.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 0.000128 512 370 240 127232 7.30304 3.41674 26.9428 104.828 142.672 142.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 3.2e-05 512 120 300 520192 30.6326 13.3458 138.025 418.046 600.274 600.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.000512 4096 660 10560 28032 6.62288 1068.94 209.849 1285.46 1285.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 6.4e-05 4096 170 1665 290304 46.3117 55.6092 2515.53 1676.97 4294.5 4294.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 6.4e-05 4096 220 2880 271616 72.4638 55.6212 3737.19 1678.36 5543.74 5543.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.000128 1024 570 2415 115712 14.0293 6.82803 295.077 239.032 555.128 555.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 0.000128 512 370 240 126976 7.26358 3.4104 27.4709 104.663 142.993 143.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 3.2e-05 512 120 300 520704 30.5088 13.3651 158.942 417.709 620.747 620.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.000512 4096 660 10560 28008 6.61437 1272.47 209.716 1488.85 1488.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 6.4e-05 4096 170 1665 290304 46.393 55.7234 2833.46 1677.05 4612.71 4612.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 6.4e-05 4096 220 2880 271584 72.5791 55.736 4200.93 1676.46 6005.81 6005.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.000128 1024 570 2415 115200 14.103 6.89974 345.063 239.432 605.655 605.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 0.000128 512 370 240 126720 7.17584 3.41197 31.4479 103.813 146.035 146.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 3.2e-05 512 120 300 522240 30.6134 13.386 155.719 419.43 619.377 619.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.000512 4096 660 10560 28000 6.61709 1243.42 209.721 1459.8 1459.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 6.4e-05 4096 170 1665 290400 46.2576 55.6672 2761.22 1677.11 4540.33 4540.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 6.4e-05 4096 220 2880 271680 72.3994 55.6987 4099.31 1677.03 5904.56 5904.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.000128 1024 570 2415 116480 14.0608 6.84592 340.587 241.562 603.211 603.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 0.000128 512 370 240 128000 7.26 3.41606 30.9923 105.015 146.871 147.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 3.2e-05 512 120 300 516096 30.5035 13.2955 164.362 416.698 625.08 625.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.000512 4096 660 10560 27936 6.60858 1318.77 209.465 1534.89 1534.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 6.4e-05 4096 170 1665 290304 46.1547 55.5884 2942.35 1677.46 4721.63 4721.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 6.4e-05 4096 220 2880 271488 72.2781 55.6012 4357.75 1677.51 6163.26 6163.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.000128 1024 570 2415 115200 13.9731 6.82982 358.288 239.549 618.798 618.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 0.000128 512 370 240 125952 7.12074 3.39395 32.7569 103.31 146.76 146.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 3.2e-05 512 120 300 518400 30.5079 13.3378 163.732 416.582 624.377 624.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.000512 4096 660 10560 28000 6.62291 1306.61 209.685 1522.96 1523.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 6.4e-05 4096 170 1665 290400 46.4509 55.7343 2921.45 1676.39 4700.11 4700.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 6.4e-05 4096 220 2880 271600 72.8895 55.755 4335.15 1676.67 6140.58 6140.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.000128 1024 570 2415 115200 14.0658 6.84797 356.556 237.456 615.082 615.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 0.000128 512 370 240 124800 7.23181 3.40451 32.2387 103.245 146.305 146.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 3.2e-05 512 120 300 516096 31.0136 13.3776 163.782 418.777 627.169 627.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.000512 4096 660 10560 28000 6.62118 1321.47 209.863 1537.99 1538.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 6.4e-05 4096 170 1665 290304 46.2664 55.6602 2943.72 1676.62 4722.35 4722.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 6.4e-05 4096 220 2880 271488 72.4664 55.6716 4371.14 1676.78 6176.17 6176.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.000128 1024 570 2415 114688 14.1546 6.8345 357.436 242.021 620.601 620.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 0.000128 512 370 240 125440 7.21683 3.40054 32.6256 103.648 147.074 147.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 3.2e-05 512 120 300 514560 30.9704 13.3673 160.474 417.396 622.436 622.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.000512 4096 660 10560 27960 6.61504 1301.46 209.539 1517.66 1517.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 6.4e-05 4096 170 1665 290160 46.3689 55.7132 2905.8 1675.44 4683.4 4683.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 6.4e-05 4096 220 2880 271200 72.6205 55.7264 4306.62 1674.22 6109.3 6109.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.000128 1024 570 2415 115200 14.0988 6.84096 353.397 238.828 613.324 613.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 0.000128 512 370 240 122880 7.33859 3.39968 31.6095 103.246 145.782 145.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 3.2e-05 512 120 300 516096 30.8747 13.3477 153.669 418.135 616.246 616.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.000512 4096 660 10560 27904 6.60541 1244.03 209.471 1460.16 1460.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 6.4e-05 4096 170 1665 290304 46.2215 55.5884 2784.26 1677.47 4563.62 4563.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 6.4e-05 4096 220 2880 271360 72.4871 55.6048 4129.96 1678.39 5936.55 5936.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.000128 1024 570 2415 114688 14.1083 6.83158 336.074 240.644 597.813 597.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 0.000128 512 370 240 126976 7.27587 3.40739 31.0212 104.718 146.607 146.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 3.2e-05 512 120 300 503808 30.9013 13.1379 176.837 412.298 633.395 633.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.000512 4096 660 10560 27840 6.61968 1443.78 209.288 1659.74 1659.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 6.4e-05 4096 170 1665 289920 46.199 55.592 3226.36 1675.54 5003.77 5003.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 6.4e-05 4096 220 2880 271104 72.3509 55.6327 4778.16 1676 6582.25 6582.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.000128 1024 570 2415 113664 13.8833 6.80355 388.512 235.226 644.585 644.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 0.000128 512 370 240 122880 7.31056 3.40115 35.3272 103.295 149.512 149.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 3.2e-05 512 120 300 512000 30.3823 13.1724 181.186 412.364 637.322 637.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.000512 4096 660 10560 27800 6.61117 1467.97 209.152 1683.78 1683.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 6.4e-05 4096 170 1665 290000 46.3748 55.7069 3257.27 1674.99 5034.42 5034.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 6.4e-05 4096 220 2880 271200 72.6011 55.7199 4799.24 1675.14 6602.82 6602.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.000128 1024 570 2415 112000 14.0635 6.8175 384.808 235.377 641.223 641.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 0.000128 512 370 240 121600 7.39293 3.40573 35.2571 103.313 149.553 149.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 3.2e-05 512 120 300 507904 31.4926 13.3427 162.179 421.924 629.164 629.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.000512 4096 660 10560 27648 6.57968 1317.82 210.589 1535.04 1535.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 6.4e-05 4096 170 1665 289792 46.2172 55.5797 2970.41 1690.22 4762.51 4762.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 6.4e-05 4096 220 2880 270336 72.3013 55.5711 4392.14 1687.54 6207.66 6207.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.000128 1024 570 2415 114688 14.1179 6.83155 358.274 239.768 619.148 619.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 0.000128 512 370 240 122880 7.49978 3.4112 32.517 105.733 149.345 149.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 810 3.2e-05 512 120 300 520192 30.7298 13.3727 126.568 419.051 589.951 590.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1490 0.000512 4096 660 10560 28064 6.62787 1011.25 209.521 1227.45 1227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1430 6.4e-05 4096 170 1680 290368 46.3085 55.5848 4100.69 1676.01 5878.68 5878.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 6.4e-05 4096 220 2880 272128 72.3581 55.6136 3874.43 1677.63 5680.16 5680.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1490 0.000128 1024 570 2420 115712 14.0905 6.83213 276.072 239.075 536.237 536.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1430 0.000128 512 370 240 125952 7.31958 3.40867 37.658 104.565 153.142 153.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 3.2e-05 512 120 300 519680 30.9012 13.4034 145.258 419.05 608.838 609.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.000512 4096 660 10560 28040 6.61709 1136.23 209.548 1352.45 1352.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 6.4e-05 4096 170 1680 290320 46.4756 55.7015 4458.63 1675.82 6236.7 6236.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 6.4e-05 4096 220 2880 272000 72.6179 55.722 3771.96 1675.4 5575.8 5575.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.000128 1024 570 2420 115840 14.135 6.88752 312.12 241.72 575.024 575.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 0.000128 512 370 240 126720 7.33638 3.41853 29.4463 104.903 145.292 145.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 3.2e-05 512 120 300 519168 30.7876 13.3778 134.805 418.732 597.922 598.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.000512 4096 660 10560 28032 6.61667 1058.2 209.699 1274.57 1274.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 6.4e-05 4096 170 1680 290304 46.3036 55.6631 2387.65 1677.29 4166.98 4167.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 6.4e-05 4096 220 2880 272064 72.4241 55.6708 3502.15 1678.68 5309.05 5309.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.000128 1024 570 2420 115200 14.112 6.83939 287.57 238.608 547.283 547.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 0.000128 512 370 240 125952 7.27654 3.40752 26.8156 104.318 141.995 142.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 3.2e-05 512 120 300 519680 30.786 13.391 135.91 418.372 598.687 598.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.000512 4096 660 10560 28056 6.62358 1074.27 209.698 1290.64 1290.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 6.4e-05 4096 170 1680 290304 46.4077 55.6996 2430.94 1675.77 4208.89 4208.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 6.4e-05 4096 220 2880 271936 72.5627 55.724 3558.07 1675.13 5361.61 5361.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.000128 1024 570 2420 115584 14.1271 6.86656 292.923 238.966 553.049 553.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 0.000128 512 370 240 125440 7.38304 3.41811 26.3784 104.749 142.114 142.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 3.2e-05 512 120 300 516096 30.8892 13.3426 132.866 418.088 595.405 595.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.000512 4096 660 10560 28032 6.62109 1026.11 209.721 1242.5 1242.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 6.4e-05 4096 170 1680 290176 46.2508 55.5971 2453.97 1677.14 4233.04 4233.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 6.4e-05 4096 220 2880 271872 72.3564 55.6196 3617.19 1677.14 5422.42 5422.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.000128 1024 570 2420 114688 14.1112 6.82842 282.908 239.144 543.142 543.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 0.000128 512 370 240 124928 7.36602 3.41238 26.2387 104.682 141.878 142.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 3.2e-05 512 120 300 516096 30.8565 13.361 167.128 417.353 628.916 629.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.000512 4096 660 10560 28008 6.61494 1331.48 209.549 1547.68 1547.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 6.4e-05 4096 170 1680 290160 46.3833 55.7161 2982.35 1675.67 4760.2 4760.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 6.4e-05 4096 220 2880 271872 72.4891 55.7168 4394.68 1676.25 6199.25 6199.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.000128 1024 570 2420 115200 14.084 6.85622 363.908 239.834 624.844 624.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 0.000128 512 370 240 124416 7.30509 3.40787 32.8327 103.722 147.452 147.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 3.2e-05 512 120 300 506880 30.936 13.2182 115.202 414.215 573.784 573.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.000512 4096 660 10560 27936 6.6199 923.124 209.381 1139.17 1139.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 6.4e-05 4096 170 1680 290016 46.1967 55.6524 2068.46 1674.85 3845.23 3845.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 6.4e-05 4096 220 2880 271872 72.3167 55.6751 3049.39 1674.85 4852.34 4852.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.000128 1024 570 2420 112896 14.0613 6.82106 247.742 238.383 507.165 507.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 0.000128 512 370 240 119808 7.35786 3.38477 22.2673 102.2 135.394 135.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 3.2e-05 512 120 300 517120 31.0595 13.3878 160.512 418.965 624.145 624.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.000512 4096 660 10560 28000 6.61504 1284.9 209.49 1501.05 1501.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 6.4e-05 4096 170 1680 290240 46.2501 55.69 2878.92 1675.15 4656.09 4656.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 6.4e-05 4096 220 2880 272000 72.3406 55.6995 4254.88 1675.31 6058.34 6058.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.000128 1024 570 2420 115200 14.1646 6.84458 349.289 239.599 610.062 610.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 0.000128 512 370 240 125440 7.38995 3.41846 31.6843 104.904 147.582 147.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 3.2e-05 512 120 300 512000 31.3429 13.3668 112.509 419.034 576.478 576.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.000512 4096 660 10560 27840 6.6089 895.606 208.953 1111.21 1111.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 6.4e-05 4096 170 1680 290240 46.121 55.5916 2008.1 1675.83 3785.72 3785.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 6.4e-05 4096 220 2880 272000 72.2273 55.6068 2970.68 1675.71 4774.34 4774.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.000128 1024 570 2420 112640 13.959 6.79568 239.609 237.434 497.955 498.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 0.000128 512 370 240 122880 7.29738 3.39763 22.0841 103.241 136.208 136.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 3.2e-05 512 120 300 516096 30.5237 13.2883 150.239 416.349 610.621 610.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.000512 4096 660 10560 27936 6.61846 1213.62 209.282 1429.57 1429.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 6.4e-05 4096 170 1680 290304 46.1708 55.6022 2714.45 1676 4492.31 4492.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 6.4e-05 4096 220 2880 271872 72.2133 55.6324 3996.2 1675.08 5799.24 5799.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.000128 1024 570 2420 113664 14.1027 6.82419 323.472 238.567 583.13 583.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 0.000128 512 370 240 122880 7.29411 3.3944 29.1471 103.224 143.241 143.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 3.2e-05 512 120 300 503808 30.8907 13.1437 105.861 412.245 562.358 562.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.000512 4096 660 10560 27840 6.61507 861.476 209.151 1077.29 1077.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 6.4e-05 4096 170 1680 289920 46.1676 55.593 1930.01 1675.34 3707.19 3707.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 6.4e-05 4096 220 2880 271104 72.3693 55.6246 2831.56 1673.3 4632.97 4633.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.000128 1024 570 2420 110592 14.1534 6.79722 225.55 235.19 481.852 481.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 0.000128 512 370 240 122880 7.30496 3.39558 21.2146 103.274 135.371 135.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 3.2e-05 512 120 300 512000 30.9845 13.3424 155.773 416.518 616.847 617.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.000512 4096 660 10560 28000 6.6249 1257.04 209.652 1473.36 1473.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 6.4e-05 4096 170 1680 290200 46.4609 55.7468 2820.29 1676.55 4599.13 4599.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 6.4e-05 4096 220 2880 272000 72.7591 55.7438 4160.75 1678.18 5967.55 5967.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.000128 1024 570 2420 113600 14.2221 6.84992 337.663 235.929 594.824 594.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 0.000128 512 370 240 121600 7.40198 3.39984 30.1624 103.227 144.374 144.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 3.2e-05 512 120 300 499200 31.3943 13.1771 108.305 412.597 565.691 565.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.000512 4096 660 10560 27800 6.60918 877.601 209.156 1093.41 1093.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 6.4e-05 4096 170 1680 289600 46.3647 55.6922 1977.68 1675.77 3755.58 3755.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 6.4e-05 4096 220 2880 271200 72.598 55.7448 2913.52 1676.52 4718.49 4718.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.000128 1024 570 2420 112000 14.0644 6.81558 234.674 237.592 493.305 493.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 0.000128 512 370 240 121600 7.40131 3.40378 21.61 103.37 135.966 136.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 3.2e-05 512 120 300 516096 31.0074 13.3775 201.707 418.714 665.027 665.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.000512 4096 660 10560 28000 6.6257 1597.4 209.759 1813.83 1813.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 6.4e-05 4096 170 1680 290080 46.2561 55.6789 3582.69 1676.64 5361.34 5361.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 6.4e-05 4096 220 2880 271936 72.3145 55.6626 5277.63 1676.83 7082.54 7082.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.000128 1024 570 2420 114688 14.1643 6.83622 431.965 239.512 692.632 692.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 0.000128 512 370 240 121856 7.39101 3.40144 38.5363 103.656 153.172 153.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 3.2e-05 512 120 300 501760 31.2334 13.1872 129.09 413.721 587.454 587.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.000512 4096 660 10560 27776 6.60474 1042.11 208.992 1257.75 1257.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 6.4e-05 4096 170 1680 289856 46.121 55.5868 2347.09 1675.93 4124.81 4124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 6.4e-05 4096 220 2880 271488 72.1579 55.6195 3476.37 1674.2 5278.45 5278.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.000128 1024 570 2420 111104 14.1772 6.8137 276.039 237.963 535.149 535.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 0.000128 512 370 240 114688 7.4792 3.36691 24.3356 101.246 136.607 136.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 3.2e-05 512 120 300 514560 30.9604 13.3668 193.016 417.737 655.303 655.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.000512 4096 660 10560 27960 6.61402 1532.74 209.614 1749.01 1749.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 6.4e-05 4096 170 1680 290160 46.3718 55.7221 3448.58 1676.79 5227.54 5227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 6.4e-05 4096 220 2880 271680 72.4907 55.7397 5078.21 1679.02 6885.58 6885.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.000128 1024 570 2420 115200 14.0838 6.84109 416.598 238.913 676.601 676.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 0.000128 512 370 240 122880 7.32413 3.40211 37.4904 103.324 151.732 151.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 3.2e-05 512 120 300 506880 30.6336 13.1649 128.892 412.218 585.128 585.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.000512 4096 660 10560 27840 6.61907 1034.31 209.38 1250.35 1250.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 6.4e-05 4096 170 1680 289920 46.2095 55.6548 2329.59 1674.42 4105.96 4106.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 6.4e-05 4096 220 2880 271680 72.2988 55.6892 3438.23 1674.34 5240.67 5240.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.000128 1024 570 2420 111360 14.0969 6.80525 272.566 234.278 527.905 528.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 0.000128 512 370 240 122880 7.31738 3.40416 25.5244 103.295 139.723 139.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 3.2e-05 512 120 300 516096 30.8709 13.3448 187.565 417.799 649.8 649.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.000512 4096 660 10560 27904 6.61158 1487.35 209.202 1703.21 1703.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 6.4e-05 4096 170 1680 290048 46.2228 55.625 3357.86 1676.56 5136.34 5136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 6.4e-05 4096 220 2880 271872 72.332 55.6114 4956.15 1678.29 6762.49 6762.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.000128 1024 570 2420 114688 14.1107 6.82957 401.909 241.158 664.159 664.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 0.000128 512 370 240 122880 7.49264 3.40819 36.4694 104.634 152.189 152.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 3.2e-05 512 120 300 507904 31.5055 13.3445 124.637 417.825 587.531 587.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.000512 4096 660 10560 27648 6.5745 993.187 208.487 1208.29 1208.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 6.4e-05 4096 170 1680 289280 46.1785 55.5909 2245.22 1673.97 4021.03 4021.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 6.4e-05 4096 220 2880 270336 72.2842 55.5644 3304.5 1671.13 5103.58 5103.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.000128 1024 570 2420 114688 14.1292 6.82826 270.48 239.827 531.421 531.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 0.000128 512 370 240 122880 7.4927 3.41635 24.7065 104.704 140.503 140.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 3.2e-05 512 120 300 503808 30.9083 13.1417 159.257 412.293 615.82 615.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.000512 4096 660 10560 27840 6.61504 1312.57 209.277 1528.51 1528.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 6.4e-05 4096 170 1680 289920 46.2155 55.6009 2942.66 1675.56 4720.11 4720.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 6.4e-05 4096 220 2880 271104 72.3755 55.6113 4333.67 1673.49 6135.25 6135.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.000128 1024 570 2420 110592 14.1507 6.79587 339.72 239.466 600.29 600.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 0.000128 512 370 240 122880 7.30806 3.40038 31.8259 107.418 150.137 150.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 3.2e-05 512 120 300 491520 31.7548 13.1409 109.826 412.427 567.367 567.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.000512 4096 660 10560 27648 6.6168 905.337 209.179 1121.18 1121.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 6.4e-05 4096 170 1680 289536 46.1972 55.5892 2038.72 1674.51 3815.09 3815.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 6.4e-05 4096 220 2880 270336 72.5006 55.6067 2999.22 1675.61 4803.05 4803.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.000128 1024 570 2420 110592 14.1802 6.80678 238.974 238.681 498.799 498.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 0.000128 512 370 240 110592 7.48813 3.34742 20.5478 99.299 130.866 131.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 3.2e-05 512 120 300 499200 31.3429 13.1686 165.019 412.28 622.029 622.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.000512 4096 660 10560 27800 6.60349 1352.29 209.107 1568.05 1568.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 6.4e-05 4096 170 1680 289600 46.3544 55.7053 3014.31 1674.44 4790.89 4790.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 6.4e-05 4096 220 2880 271200 72.5914 55.7281 4421.8 1675.31 6225.54 6225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.000128 1024 570 2420 112000 14.0626 6.81056 357.692 237.42 616.144 616.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 0.000128 512 370 240 121600 7.39165 3.40214 32.7709 103.286 147.034 147.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 3.2e-05 512 120 300 486400 32.1695 13.1627 114.51 412.777 572.843 573.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.000512 4096 660 10560 27600 6.60963 974.48 209.177 1190.31 1190.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 6.4e-05 4096 170 1680 289600 46.2321 55.6769 2152.24 1677.02 3931.25 3931.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 6.4e-05 4096 220 2880 270400 72.511 55.6996 3135.63 1677.02 4940.97 4941.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.000128 1024 570 2420 108800 14.3308 6.86694 251.34 238.993 511.683 511.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 0.000128 512 370 240 115200 7.76067 3.40307 22.607 103.516 137.472 137.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 810 3.2e-05 512 120 312 518144 30.9868 13.3768 131.719 419.052 595.357 595.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1490 0.000512 4096 660 10560 28064 6.62528 1002.84 209.636 1219.15 1219.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1430 6.4e-05 4096 170 1680 290368 46.2777 55.586 3937.18 1676.62 5715.74 5715.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 6.4e-05 4096 220 2880 271744 72.422 55.6014 3813.93 1676.3 5618.36 5618.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1490 0.000128 1024 570 2424 115200 14.1441 6.87914 271.284 239.759 532.222 532.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1430 0.000128 512 370 240 124928 7.38339 3.40842 37.4886 104.56 153.025 153.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 3.2e-05 512 120 312 517120 31.1779 13.3984 138.274 419.048 602.119 602.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.000512 4096 660 10560 28040 6.6063 1054.77 209.522 1270.94 1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 6.4e-05 4096 170 1680 290320 46.5495 55.6974 3967.07 1676.26 5745.66 5745.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 6.4e-05 4096 220 2880 271520 72.6927 55.7261 3495.08 1677.02 5300.63 5300.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.000128 1024 570 2424 115200 14.1992 6.84064 287.007 242.601 550.809 550.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 0.000128 512 370 240 125440 7.39939 3.41782 27.1301 104.904 143.033 143.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 3.2e-05 512 120 312 516096 31.0396 13.3755 134.611 418.374 597.622 597.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.000512 4096 660 10560 28032 6.61152 1039.7 209.53 1255.89 1255.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 6.4e-05 4096 170 1680 290304 46.2637 55.6646 2348.24 1675.78 4126.02 4126.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 6.4e-05 4096 220 2880 271680 72.4504 55.6727 3446.33 1675.84 5250.4 5250.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.000128 1024 570 2424 114432 14.1786 6.84083 281.358 238.95 541.489 541.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 0.000128 512 370 240 124416 7.36026 3.40992 25.7853 104.224 140.962 141.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 3.2e-05 512 120 312 509952 31.0404 13.3016 89.8111 416.718 551.086 551.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.000512 4096 660 10560 27936 6.61382 666.016 209.363 882.038 882.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 6.4e-05 4096 170 1680 290304 46.2681 55.5907 3870.79 1677.58 5650.3 5650.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 6.4e-05 4096 220 2880 271488 72.3373 55.6052 2227.42 1676.54 4032.01 4032.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.000128 1024 570 2424 113664 14.0946 6.81968 181.314 241.139 443.526 443.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 0.000128 512 370 240 122880 7.29798 3.3936 18.4131 103.32 132.61 132.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 3.2e-05 512 120 312 516096 31.05 13.389 155.648 418.28 618.588 618.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.000512 4096 660 10560 28056 6.62893 1208.04 209.667 1424.38 1424.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 6.4e-05 4096 170 1680 290304 46.3553 55.7174 2723.99 1675.32 4501.46 4501.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 6.4e-05 4096 220 2880 271488 72.6099 55.7261 3995.97 1674.81 5799.23 5799.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.000128 1024 570 2424 114688 14.1902 6.83827 324.362 242.453 588.002 588.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 0.000128 512 370 240 125440 7.3801 3.4168 30.3724 104.717 146.066 146.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 3.2e-05 512 120 312 516096 30.9894 13.3734 104.442 418.482 567.504 567.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.000512 4096 660 10560 28000 6.62323 757.66 209.635 973.963 974.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 6.4e-05 4096 170 1680 290080 46.2775 55.6624 4571.82 1675.79 6349.63 6349.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 6.4e-05 4096 220 2880 271488 72.4418 55.6815 2523.65 1675.72 4327.61 4327.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.000128 1024 570 2424 114688 14.1653 6.83622 206.275 240.978 468.411 468.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 0.000128 512 370 240 121856 7.39702 3.40077 20.9065 103.594 135.481 135.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 3.2e-05 512 120 312 516096 30.8728 13.3414 148.696 417.671 610.808 610.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.000512 4096 660 10560 28032 6.62528 1099.91 209.618 1316.2 1316.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 6.4e-05 4096 170 1680 290176 46.2377 55.5965 2627.1 1675.38 4404.39 4404.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 6.4e-05 4096 220 2880 271616 72.3812 55.6051 3871.87 1675.47 5675.44 5675.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.000128 1024 570 2424 114688 14.0994 6.82669 302.887 237.953 561.923 562.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 0.000128 512 370 240 124928 7.37114 3.41402 29.0486 104.569 144.582 144.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 3.2e-05 512 120 312 516096 30.8534 13.3369 98.9571 417.634 561.001 561.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.000512 4096 660 10560 27904 6.60822 699.681 209.122 915.454 915.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 6.4e-05 4096 170 1680 290048 46.1987 55.5797 1745.75 1675.53 3523.13 3523.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 6.4e-05 4096 220 2880 271360 72.4357 55.5983 2560.68 1675.45 4364.28 4364.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.000128 1024 570 2424 114688 14.1038 6.83213 196.616 241.081 458.788 458.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 0.000128 512 370 240 122880 7.4904 3.4104 19.3571 104.594 135.039 135.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 3.2e-05 512 120 312 516096 30.8585 13.3613 164.673 417.36 626.477 626.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.000512 4096 660 10560 28008 6.61914 1277.56 209.536 1493.77 1493.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 6.4e-05 4096 170 1680 290160 46.3659 55.7141 2865.65 1676.27 4644.08 4644.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 6.4e-05 4096 220 2880 271296 72.6043 55.7219 4222.17 1676.86 6027.47 6027.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.000128 1024 570 2424 114048 14.1719 6.84874 344.295 238.772 604.249 604.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 0.000128 512 370 240 124416 7.30851 3.41197 31.888 103.725 146.52 146.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 3.2e-05 512 120 312 506880 30.9535 13.2206 113.766 414.254 572.414 572.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.000512 4096 660 10560 27936 6.61299 893.382 209.399 1109.44 1109.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 6.4e-05 4096 170 1680 290016 46.1903 55.6462 1996.77 1675.01 3773.7 3773.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 6.4e-05 4096 220 2880 271296 72.4402 55.6772 2948.57 1675.02 4751.82 4751.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.000128 1024 570 2424 112896 14.0573 6.81987 239.516 236.298 496.851 496.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 0.000128 512 370 240 119808 7.35664 3.3833 21.8343 102.211 134.966 135.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 3.2e-05 512 120 312 517120 31.0541 13.3886 155.875 419.083 619.622 619.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.000512 4096 660 10560 28000 6.61632 1217.02 209.547 1433.23 1433.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 6.4e-05 4096 170 1680 290240 46.252 55.6602 2723.87 1675.61 4501.47 4501.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 6.4e-05 4096 220 2880 271360 72.4812 55.6974 4018.2 1675.94 5822.42 5822.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.000128 1024 570 2424 115200 14.1535 6.83875 330.182 240.928 592.26 592.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 0.000128 512 370 240 125440 7.39315 3.41811 30.5508 104.932 146.476 146.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 3.2e-05 512 120 312 512000 31.3232 13.3758 111.806 419.205 575.928 576.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.000512 4096 660 10560 27840 6.61299 864.964 209.038 1080.66 1080.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 6.4e-05 4096 170 1680 290240 46.1163 55.5889 1936.46 1676.33 3714.58 3714.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 6.4e-05 4096 220 2880 271360 72.3989 55.6032 2866.54 1676.33 4670.97 4671.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.000128 1024 570 2424 112640 13.9612 6.79936 231.723 235.412 488.054 488.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 0.000128 512 370 240 122880 7.30003 3.39427 21.7328 103.283 135.895 136.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 3.2e-05 512 120 312 509952 31.0013 13.2917 198.837 416.62 659.969 660.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.000512 4096 660 10560 27936 6.61299 1543.5 209.314 1759.47 1759.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 6.4e-05 4096 170 1680 290304 46.1435 55.5827 3471.49 1677.14 5250.44 5250.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 6.4e-05 4096 220 2880 271488 72.2503 55.6032 5113.96 1677.81 6919.73 6919.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.000128 1024 570 2424 113664 14.0866 6.82624 414.947 237.325 673.341 673.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 0.000128 512 370 240 122880 7.29587 3.39526 38.4692 103.293 152.637 152.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 3.2e-05 512 120 312 503808 30.8886 13.1471 127.671 412.268 584.197 584.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.000512 4096 660 10560 27840 6.62054 999.459 209.156 1215.28 1215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 6.4e-05 4096 170 1680 289920 46.2018 55.5908 2233.2 1675.57 4010.64 4010.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 6.4e-05 4096 220 2880 271104 72.3641 55.6134 3312.73 1673.45 5114.26 5114.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.000128 1024 570 2424 110592 14.1495 6.79526 261.613 237.283 519.999 520.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 0.000128 512 370 240 122880 7.30813 3.40077 25.3725 103.284 139.55 139.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 3.2e-05 512 120 312 512000 30.9701 13.3419 197.008 416.922 658.463 658.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.000512 4096 660 10560 28000 6.62938 1525.53 209.744 1741.94 1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 6.4e-05 4096 170 1680 290200 46.4628 55.7322 3426.7 1677.77 5206.74 5206.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 6.4e-05 4096 220 2880 271600 72.8506 55.7548 5049.14 1677.89 6855.74 6855.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.000128 1024 570 2424 113600 14.2134 6.84851 408.774 237.598 667.601 667.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 0.000128 512 370 240 121600 7.39677 3.40378 37.5883 103.329 151.901 152.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 3.2e-05 512 120 312 499200 31.3629 13.1845 130.188 412.242 587.198 587.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.000512 4096 660 10560 27800 6.60592 1027.59 208.972 1243.21 1243.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 6.4e-05 4096 170 1680 289600 46.3462 55.7019 2315.19 1674.29 4091.6 4091.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 6.4e-05 4096 220 2880 271200 72.5934 55.722 3422.45 1674.29 5225.17 5225.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.000128 1024 570 2424 112000 14.0588 6.81408 273.734 235.284 530.046 530.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 0.000128 512 370 240 121600 7.40131 3.40765 25.5912 103.284 139.862 140.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 3.2e-05 512 120 312 516096 30.9996 13.3775 193.677 418.357 656.635 656.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.000512 4096 660 10560 28000 6.62118 1498.29 209.578 1714.53 1714.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 6.4e-05 4096 170 1680 290080 46.2508 55.653 3364.63 1675.28 5141.9 5141.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 6.4e-05 4096 220 2880 271488 72.4351 55.6728 4963.96 1675.4 6767.58 6767.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.000128 1024 570 2424 114688 14.1679 6.83859 404.492 238.267 663.932 664.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 0.000128 512 370 240 121856 7.39414 3.4024 36.8781 103.56 151.416 151.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 3.2e-05 512 120 312 501760 31.2201 13.185 125.288 413.611 583.528 583.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.000512 4096 660 10560 27776 6.60653 981.184 208.971 1196.81 1196.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 6.4e-05 4096 170 1680 289856 46.1531 55.5864 2209.71 1675.75 3987.28 3987.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 6.4e-05 4096 220 2880 270592 72.3866 55.622 3257.48 1673.37 5058.97 5059.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.000128 1024 570 2424 111104 14.1803 6.81923 260.348 237.973 519.482 519.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 0.000128 512 370 240 114688 7.48074 3.36656 23.2926 101.234 135.56 135.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 3.2e-05 512 120 312 514560 30.9767 13.3612 187.225 417.275 649.056 649.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.000512 4096 660 10560 27960 6.60685 1444.01 209.376 1660.04 1660.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 6.4e-05 4096 170 1680 290160 46.3646 55.722 3248.88 1675.13 5026.18 5026.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 6.4e-05 4096 220 2880 271200 72.5932 55.7255 4782.01 1673.97 6584.41 6584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.000128 1024 570 2424 113280 14.2558 6.84058 389.368 239.737 650.357 650.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 0.000128 512 370 240 122880 7.32672 3.40125 36.2116 103.216 150.333 150.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 3.2e-05 512 120 312 506880 30.6144 13.1585 121.241 412.669 577.898 578.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.000512 4096 660 10560 27840 6.61818 929.546 209.611 1145.82 1145.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 6.4e-05 4096 170 1680 289920 46.2049 55.6569 2088.3 1676.17 3866.41 3866.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 6.4e-05 4096 220 2880 270720 72.5197 55.6924 3076.49 1676.89 4881.7 4881.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.000128 1024 570 2424 111360 14.1077 6.808 247.082 237.639 505.794 505.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 0.000128 512 370 240 122880 7.31443 3.39936 23.737 103.411 138.044 138.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 3.2e-05 512 120 312 516096 30.8834 13.3468 181.511 417.766 643.735 643.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.000512 4096 660 10560 27904 6.61485 1379.34 209.193 1595.19 1595.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 6.4e-05 4096 170 1680 290048 46.2084 55.6235 3106.92 1675.97 4884.8 4884.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 6.4e-05 4096 220 2880 271360 72.4508 55.6151 4577.83 1676.16 6382.17 6382.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.000128 1024 570 2424 114688 14.0989 6.83008 376.537 239.252 636.879 637.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 0.000128 512 370 240 122880 7.48246 3.40803 34.5926 104.626 150.303 150.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 3.2e-05 512 120 312 507904 31.516 13.3472 120.289 417.883 583.256 583.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.000512 4096 660 10560 27648 6.58227 925.926 208.59 1141.14 1141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 6.4e-05 4096 170 1680 289280 46.1699 55.6179 2087.02 1674.08 3862.97 3863.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 6.4e-05 4096 220 2880 270336 72.2483 55.5761 3096.04 1673.15 4897.13 4897.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.000128 1024 570 2424 114688 14.1324 6.82835 254.916 239.855 515.895 516.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 0.000128 512 370 240 122880 7.5039 3.40992 23.8412 104.722 139.662 139.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 810 3.2e-05 512 120 300 520192 30.7063 13.3775 143.66 419.042 607.008 607.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1490 0.000512 4096 660 10575 28064 6.62454 1128.93 209.713 1345.32 1345.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1430 6.4e-05 4096 170 1675 290432 46.2852 55.5827 4396.17 1676.02 6174.14 6174.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 6.4e-05 4096 220 2875 271744 72.4125 55.6035 4301.34 1676.03 6105.5 6105.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1490 0.000128 1024 570 2425 117248 13.9629 6.83325 313.638 239.43 574.031 574.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1430 0.000128 512 370 250 125952 7.3272 3.40992 43.7327 104.554 159.209 159.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 3.2e-05 512 120 300 519680 30.9123 13.4042 128.248 419.117 591.906 592.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.000512 4096 660 10575 28040 6.62861 1016.43 209.652 1232.75 1232.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 6.4e-05 4096 170 1675 290400 46.5887 55.6976 3797.84 1676.23 5576.44 5576.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 6.4e-05 4096 220 2875 271680 72.7512 55.7409 3358.87 1677.37 5164.84 5164.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.000128 1024 570 2425 117120 14.0551 6.84131 281.459 240.726 543.238 543.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 0.000128 512 370 250 126720 7.3329 3.41811 26.7239 104.924 142.584 142.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 810 3.2e-05 512 120 300 517120 31.1053 13.3895 85.0314 419.145 548.893 549.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1490 0.000512 4096 660 10575 28000 6.62861 653.478 209.547 869.699 869.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1430 6.4e-05 4096 170 1675 290240 46.4425 55.6716 3582.49 1675.89 5360.57 5360.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 6.4e-05 4096 220 2875 271680 72.445 55.6973 2168.75 1675.84 3972.84 3972.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1490 0.000128 1024 570 2425 116480 14.0559 6.84262 182.058 238.451 441.573 441.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1430 0.000128 512 370 250 125440 7.40938 3.41606 34.4551 104.943 150.41 150.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 3.2e-05 512 120 300 519168 30.7307 13.3796 133.298 418.442 596.075 596.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.000512 4096 660 10575 28032 6.61818 1079.86 209.548 1296.07 1296.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 6.4e-05 4096 170 1675 290304 46.2427 55.6583 2434.43 1676.03 4212.43 4212.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 6.4e-05 4096 220 2875 271680 72.5041 55.663 3581.45 1676.03 5385.76 5385.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.000128 1024 570 2425 116736 14.0059 6.83818 299.011 237.164 557.182 557.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 0.000128 512 370 250 124416 7.3569 3.40912 26.9585 104.238 142.147 142.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 3.2e-05 512 120 300 516096 30.5477 13.2969 89.8294 416.69 550.588 550.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.000512 4096 660 10575 27936 6.60915 693.36 209.433 909.448 909.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 6.4e-05 4096 170 1675 290304 46.3005 55.6077 3840.17 1677.52 5619.68 5619.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 6.4e-05 4096 220 2875 271488 72.2864 55.6155 2316.29 1676.41 4120.72 4120.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.000128 1024 570 2425 115200 13.9962 6.83174 191.532 235.954 448.475 448.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 0.000128 512 370 250 122880 7.30435 3.39606 19.1446 103.311 133.342 133.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 3.2e-05 512 120 300 519680 30.7248 13.3883 144.765 418.381 607.485 607.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.000512 4096 660 10575 28000 6.62342 1158.58 209.5 1374.75 1374.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 6.4e-05 4096 170 1675 290304 46.3914 55.6991 2610.76 1675.69 4388.63 4388.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 6.4e-05 4096 220 2875 271488 72.6093 55.724 3831.41 1675.24 5635.1 5635.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.000128 1024 570 2425 116480 14.0614 6.84115 317.469 237.302 575.832 575.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 0.000128 512 370 250 125440 7.38909 3.41606 29.5598 104.74 145.289 145.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 3.2e-05 512 120 300 516096 31.0085 13.3714 96.1515 418.807 559.561 559.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.000512 4096 660 10575 27888 6.61475 726.657 209.285 942.602 942.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 6.4e-05 4096 170 1675 290080 46.2393 55.6626 1667.16 1677.1 3446.25 3446.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 6.4e-05 4096 220 2875 271488 72.4284 55.685 2422.57 1677.17 4227.96 4228.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.000128 1024 570 2425 116480 14.0091 6.83603 202.102 236.873 459.982 460.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 0.000128 512 370 250 121856 7.40006 3.4007 20.409 103.674 135.072 135.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 3.2e-05 512 120 300 516096 30.8685 13.3483 148.132 417.704 610.272 610.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.000512 4096 660 10575 28032 6.62349 1157.92 209.714 1374.31 1374.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 6.4e-05 4096 170 1675 290304 46.234 55.6007 2693.43 1675.58 4470.92 4471.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 6.4e-05 4096 220 2875 271616 72.3564 55.6176 3968.61 1675.64 5772.33 5772.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.000128 1024 570 2425 116736 13.9559 6.8313 324.259 237.231 582.442 582.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 0.000128 512 370 250 124928 7.37453 3.40618 30.4116 104.579 145.955 146.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 3.2e-05 512 120 300 516096 30.8716 13.806 98.1538 418.039 561.462 561.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.000512 4096 660 10575 27904 6.6191 727.781 209.416 943.861 943.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 6.4e-05 4096 170 1675 290304 46.2051 55.5908 1794.6 1677.17 3573.64 3573.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 6.4e-05 4096 220 2875 271360 72.4871 55.6032 2634.59 1677.11 4439.9 4439.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.000128 1024 570 2425 116736 13.9662 6.82803 209.262 239.196 469.408 469.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 0.000128 512 370 250 122880 7.49286 3.40829 20.2497 104.708 136.05 136.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 3.2e-05 512 120 300 516096 30.8509 13.3672 157.909 417.763 620.102 620.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.000512 4096 660 10575 28008 6.6255 1282.81 209.828 1499.31 1499.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 6.4e-05 4096 170 1675 290304 46.3721 55.7076 2860.98 1677.8 4640.94 4641.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 6.4e-05 4096 220 2875 271584 72.6029 55.7316 4220.14 1678.2 6026.78 6026.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.000128 1024 570 2425 116352 14.0122 6.84701 352.432 244.942 618.389 618.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 0.000128 512 370 250 124416 7.2992 3.41136 32.2299 103.821 146.945 147.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 3.2e-05 512 120 300 506880 30.93 13.2217 112.227 414.347 570.943 571.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.000512 4096 660 10575 27936 6.62445 917.864 209.502 1134.04 1134.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 6.4e-05 4096 170 1675 290016 46.2151 55.6599 2041.6 1675.08 3818.63 3818.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 6.4e-05 4096 220 2875 271296 72.4352 55.6846 3005.33 1675.72 4809.28 4809.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.000128 1024 570 2425 115200 13.8756 6.83587 251.225 235.255 507.35 507.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 0.000128 512 370 250 119808 7.35331 3.98752 22.6223 102.223 136.372 136.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 3.2e-05 512 120 300 517120 31.0676 13.3904 153.674 418.964 617.321 617.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.000512 4096 660 10575 28000 6.61709 1245.65 209.582 1461.9 1461.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 6.4e-05 4096 170 1675 290240 46.254 55.689 2768.71 1675.18 4545.91 4546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 6.4e-05 4096 220 2875 271680 72.4128 55.7325 4094.55 1675.25 5898.06 5898.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.000128 1024 570 2425 116480 14.0557 6.84269 344.528 238.593 604.185 604.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 0.000128 512 370 250 125440 7.3968 3.41974 31.8464 104.903 147.751 147.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 3.2e-05 512 120 300 512000 31.3487 13.3661 108.056 419.492 572.479 572.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.000512 4096 660 10575 27840 6.61405 868.584 209.27 1084.51 1084.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 6.4e-05 4096 170 1675 290240 46.1348 55.5881 1940.18 1677.62 3719.59 3719.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 6.4e-05 4096 220 2875 271360 72.3627 55.5991 2871.51 1677.56 4677.14 4677.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.000128 1024 570 2425 112640 13.9488 6.79738 233.279 237.659 491.839 491.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 0.000128 512 370 250 122880 7.30355 3.39341 22.2252 103.355 136.459 136.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 3.2e-05 512 120 300 516096 30.5252 13.2933 189.24 416.732 650.009 650.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.000512 4096 660 10575 27936 6.61258 1508.64 209.461 1724.76 1724.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 6.4e-05 4096 170 1675 290304 46.1504 55.5848 3382.09 1677.64 5161.55 5161.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 6.4e-05 4096 220 2875 271488 72.2698 55.6035 4976.14 1679.36 6783.48 6783.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.000128 1024 570 2425 115200 13.9785 6.82896 411.363 240.535 672.865 672.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 0.000128 512 370 250 122880 7.29184 3.39773 38.0455 103.328 152.25 152.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 3.2e-05 512 120 300 503808 30.8883 13.1502 123.654 412.599 580.516 580.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.000512 4096 660 10575 27840 6.61523 1013.63 209.421 1229.71 1229.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 6.4e-05 4096 170 1675 289920 46.207 55.585 2262.56 1676.78 4041.2 4041.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 6.4e-05 4096 220 2875 271104 72.3639 55.6179 3345.77 1674.74 5148.61 5148.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.000128 1024 570 2425 113664 13.886 6.80141 273.114 236.387 530.347 530.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 0.000128 512 370 250 122880 7.30707 3.39453 25.7721 103.366 140.02 140.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 3.2e-05 512 120 300 512000 30.9846 13.3386 187.172 416.472 648.186 648.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.000512 4096 660 10575 28000 6.62118 1511.38 209.605 1727.65 1727.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 6.4e-05 4096 170 1675 290400 46.469 55.73 3397.34 1676.19 5175.81 5175.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 6.4e-05 4096 220 2875 271600 72.8764 55.7492 5012.44 1676.09 6817.26 6817.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.000128 1024 570 2425 115200 14.06 6.85075 410.868 239.484 671.424 671.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 0.000128 512 370 250 121600 7.38918 3.40762 37.7794 103.221 151.982 152.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 3.2e-05 512 120 300 499200 31.3566 13.1735 123.255 412.597 580.604 580.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.000512 4096 660 10575 27800 6.61104 1014.8 209.24 1230.7 1230.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 6.4e-05 4096 170 1675 290000 46.357 55.6938 2274.63 1675.76 4052.52 4052.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 6.4e-05 4096 220 2875 271200 72.5963 55.7181 3355.27 1676.44 5160.14 5160.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.000128 1024 570 2425 112000 14.0625 6.81434 267.495 238.616 527.145 527.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 0.000128 512 370 250 121600 7.39498 3.4096 25.5331 103.366 139.887 140.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 3.2e-05 512 120 300 516096 30.9976 13.3787 183.174 418.479 646.254 646.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.000512 4096 660 10575 27888 6.61974 1458.75 209.129 1674.54 1674.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 6.4e-05 4096 170 1675 290080 46.232 55.6627 3275.6 1675.75 5053.32 5053.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 6.4e-05 4096 220 2875 271488 72.4038 55.6729 4827.89 1679.15 6635.23 6635.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.000128 1024 570 2425 116480 14.0101 6.84182 405.69 239.37 666.067 666.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 0.000128 512 370 250 121856 7.40323 3.39987 36.5459 103.594 151.132 151.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 3.2e-05 512 120 300 501760 31.2302 13.188 118.064 413.99 576.692 576.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.000512 4096 660 10575 27776 6.62118 954.084 209.246 1170 1170.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 6.4e-05 4096 170 1675 289856 46.1327 55.5874 2142.67 1677.29 3921.76 3921.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 6.4e-05 4096 220 2875 270592 72.3694 55.6094 3149.32 1674.9 4952.31 4952.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.000128 1024 570 2425 114688 13.8881 6.8103 261.292 236.048 518.197 518.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 0.000128 512 370 250 114688 7.48666 3.36691 22.7183 101.324 135.084 135.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 3.2e-05 512 120 300 514560 30.9807 13.3639 177.907 417.739 640.21 640.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.000512 4096 660 10575 27960 6.62518 1413.74 209.771 1630.19 1630.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 6.4e-05 4096 170 1675 290160 46.3771 55.7155 3167.43 1676.81 4946.41 4946.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 6.4e-05 4096 220 2875 271200 72.5794 55.7512 4666.51 1676.92 6471.87 6471.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.000128 1024 570 2425 115200 14.0964 6.84403 387.26 237.862 646.223 646.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 0.000128 512 370 250 122880 7.32499 3.40333 35.8101 103.328 150.047 150.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 3.2e-05 512 120 300 506880 30.6457 13.1564 116.191 412.225 572.44 572.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.000512 4096 660 10575 27840 6.62733 935.954 209.473 1152.1 1152.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 6.4e-05 4096 170 1675 289920 46.2008 55.6646 2099.69 1674.41 3876.04 3876.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 6.4e-05 4096 220 2875 270720 72.4776 55.6723 3104.16 1674.35 4906.77 4906.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.000128 1024 570 2425 111360 14.0929 6.80595 249.939 237.417 508.415 508.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 0.000128 512 370 250 122880 7.31632 3.39968 24.1362 103.302 138.338 138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 3.2e-05 512 120 300 516096 30.8779 13.3407 170.755 417.648 632.845 633.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.000512 4096 660 10575 27904 6.61709 1355.05 209.33 1571.04 1571.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 6.4e-05 4096 170 1675 290304 46.2041 55.5893 3042.41 1675.51 4819.78 4819.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 6.4e-05 4096 220 2875 271360 72.4584 55.6042 4481.42 1676.53 6286.12 6286.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.000128 1024 570 2425 116736 13.9511 6.84419 374.325 238.985 634.263 634.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 0.000128 512 370 250 122880 7.48864 3.41066 34.2847 104.609 149.975 150.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 3.2e-05 512 120 300 507904 31.5049 13.3461 118.075 417.831 580.968 581.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.000512 4096 660 10575 27648 6.57619 954.23 208.578 1169.43 1169.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 6.4e-05 4096 170 1675 289792 46.187 55.5848 2158.5 1673.82 3934.17 3934.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 6.4e-05 4096 220 2875 270336 72.2712 55.5737 3185.77 1671.09 4984.81 4984.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.000128 1024 570 2425 114688 14.1289 6.82723 260.931 237.729 519.768 519.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 0.000128 512 370 250 122880 7.50141 3.41405 24.537 104.704 140.341 140.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 810 3.2e-05 512 120 320 516096 31.0611 13.3796 129.946 419.451 594.056 594.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 0.000512 4096 660 10560 28064 6.62166 988.689 209.778 1205.14 1205.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1430 6.4e-05 4096 170 1664 290432 46.4179 55.6134 3711.58 1677.67 5491.36 5491.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 6.4e-05 4096 220 2880 271872 72.3381 55.5979 3286.47 1677.67 5092.19 5092.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 0.000128 1024 570 2432 116736 14.0095 6.82752 273.27 238.595 532.858 532.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1430 0.000128 512 370 256 123904 7.42947 3.40845 36.6598 104.658 152.34 152.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 810 3.2e-05 512 120 320 512000 31.5205 13.3462 162.631 417.68 625.397 625.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1490 0.000512 4096 660 10560 28032 6.61974 634.516 209.512 850.692 850.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1430 6.4e-05 4096 170 1664 290304 46.3988 55.5972 3490.53 1675.45 5268.05 5268.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 6.4e-05 4096 220 2880 271616 72.5279 55.6027 2729.67 1675.44 4533.35 4533.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1490 0.000128 1024 570 2432 115712 14.0219 8.3847 181.412 240.607 444.583 444.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1430 0.000128 512 370 256 122880 7.48822 3.40909 32.6343 104.576 148.285 148.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 3.2e-05 512 120 320 514560 31.2698 13.4021 134.378 419.032 598.303 598.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.000512 4096 660 10560 28040 6.62288 1009.62 209.518 1225.81 1225.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 6.4e-05 4096 170 1664 290400 46.5579 55.7092 3841.4 1675.94 5619.68 5619.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 6.4e-05 4096 220 2880 271680 72.6925 55.7256 3352.34 1677.18 5158.04 5158.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.000128 1024 570 2432 116480 14.0997 6.84438 279.594 239.259 539.949 540.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 0.000128 512 370 256 124160 7.48496 3.41795 26.6351 104.9 142.624 142.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 810 3.2e-05 512 120 320 512000 31.4045 13.3881 88.0047 419.093 552.124 552.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 0.000512 4096 660 10560 28000 6.61302 647.136 209.428 863.222 863.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 6.4e-05 4096 170 1664 290240 46.4343 55.6851 3598.99 1675.61 5376.8 5376.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 6.4e-05 4096 220 2880 271680 72.4236 55.698 2162.98 1675.63 3966.84 3966.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 0.000128 1024 570 2432 116480 14.0644 6.84646 181.312 234.463 436.842 436.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 0.000128 512 370 256 122880 7.55178 3.42221 34.8214 104.936 150.917 151.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 3.2e-05 512 120 320 513024 31.2459 13.3755 142.661 418.312 605.819 605.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.000512 4096 660 10560 28032 6.61728 1093.8 209.52 1309.98 1310.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 6.4e-05 4096 170 1664 290400 46.2395 55.6586 2464.78 1675.52 4242.28 4242.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 6.4e-05 4096 220 2880 271680 72.4373 55.6693 3622.19 1676.34 5426.75 5426.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.000128 1024 570 2432 116736 14.0001 6.87709 301.819 241.759 564.613 564.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 0.000128 512 370 256 122880 7.43197 3.40992 27.6175 104.203 142.85 142.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 3.2e-05 512 120 320 509952 31.013 13.2995 96.6225 416.862 558.01 558.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.000512 4096 660 10560 27936 6.61046 696.384 209.347 912.386 912.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 6.4e-05 4096 170 1664 290304 46.225 55.5971 4077.9 1677.64 5857.45 5857.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 6.4e-05 4096 220 2880 271488 72.2615 55.6165 2309.7 1676.44 4114.12 4114.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.000128 1024 570 2432 115200 13.9834 6.81984 193.476 237.374 451.806 451.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 0.000128 512 370 256 119808 7.46534 3.39558 19.4029 103.314 133.762 133.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 3.2e-05 512 120 320 512512 31.3543 13.3912 140.586 418.438 603.992 604.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.000512 4096 660 10560 28056 6.62378 1075.91 209.744 1292.33 1292.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 6.4e-05 4096 170 1664 290304 46.4262 55.6999 2415.33 1676 4193.53 4193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 6.4e-05 4096 220 2880 271488 72.6464 55.7288 3550.89 1675.44 5354.81 5354.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.000128 1024 570 2432 116480 14.0627 6.8488 298.25 240.718 560.034 560.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 0.000128 512 370 256 123648 7.49021 3.41741 27.4752 104.766 143.328 143.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 3.2e-05 512 120 320 508928 31.5284 13.3714 89.9689 418.413 553.497 553.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.000512 4096 660 10560 28000 6.62563 685.868 209.603 902.141 902.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 6.4e-05 4096 170 1664 290080 46.2272 55.6436 1569.24 1675.5 3346.7 3346.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 6.4e-05 4096 220 2880 271488 72.458 55.6687 2283.42 1675.42 4087.09 4087.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.000128 1024 570 2432 116480 14.0207 6.83802 191.164 238.743 450.925 451.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 0.000128 512 370 256 121856 7.40368 3.40205 17.672 103.578 132.24 132.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 3.2e-05 512 120 320 505344 31.8474 13.394 78.5331 418.847 542.855 543.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.000512 4096 660 10560 27888 6.61091 561.256 209.504 777.416 777.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 6.4e-05 4096 170 1664 289968 46.5174 55.7036 3615.97 1676.85 5395.12 5395.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 6.4e-05 4096 220 2880 270816 72.695 55.7425 1878.7 1674.95 3682.19 3682.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.000128 1024 570 2432 115584 14.1212 6.84851 156.177 239.394 416.7 416.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 0.000128 512 370 256 123648 7.49434 3.41814 16.7173 104.916 132.731 132.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 3.2e-05 512 120 320 512000 31.2388 13.3426 140.853 418.045 603.703 603.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.000512 4096 660 10560 28032 6.62266 1039.27 209.802 1255.74 1255.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 6.4e-05 4096 170 1664 290304 46.25 55.5909 2451.93 1676.94 4230.8 4230.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 6.4e-05 4096 220 2880 271616 72.4 55.6135 3620.01 1677.01 5425.15 5425.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.000128 1024 570 2432 115712 14.0237 6.8273 291.24 240.606 552.856 552.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 0.000128 512 370 256 122880 7.48314 3.40992 27.6891 104.665 143.43 143.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 3.2e-05 512 120 320 507904 31.5191 13.347 93.7447 418.151 556.98 557.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.000512 4096 660 10560 27904 6.61837 660.582 209.375 876.62 876.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 6.4e-05 4096 170 1664 290304 46.2077 55.5984 1669.71 1677.64 3449.23 3449.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 6.4e-05 4096 220 2880 271360 72.5154 55.6052 2452.01 1677.48 4257.73 4257.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.000128 1024 570 2432 114688 14.1151 6.82886 188.556 238.474 448.13 448.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 0.000128 512 370 256 122880 7.48973 3.41069 19.0107 104.721 134.809 134.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 3.2e-05 512 120 320 503808 30.9044 13.1409 81.5586 412.293 538.112 538.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.000512 4096 660 10560 27840 6.60848 550.613 209.177 766.441 766.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 6.4e-05 4096 170 1664 289920 46.1947 55.593 1381.02 1675.79 3158.67 3158.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 6.4e-05 4096 220 2880 271104 72.3595 55.6072 2020.76 1674.16 3822.99 3823.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.000128 1024 570 2432 113664 13.887 6.8001 155.541 236.231 412.616 412.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 0.000128 512 370 256 116736 7.656 3.39763 15.2053 103.29 129.728 129.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 3.2e-05 512 120 320 511488 31.1999 13.3631 201.887 417.751 664.427 664.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.000512 4096 660 10560 28008 6.61763 1550.82 209.633 1767.12 1767.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 6.4e-05 4096 170 1664 290304 46.3792 55.7325 3461.18 1677.24 5240.62 5240.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 6.4e-05 4096 220 2880 271584 72.5688 55.7199 5109.98 1676.63 6915.01 6915.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.000128 1024 570 2432 116352 14.0232 6.84589 427.537 236.787 685.349 685.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 0.000128 512 370 256 122112 7.42566 3.41197 39.1029 103.822 153.944 154.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 3.2e-05 512 120 320 506880 30.9657 13.2176 129.304 414.721 588.423 588.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.000512 4096 660 10560 27936 6.61776 991.113 209.635 1207.41 1207.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 6.4e-05 4096 170 1664 290016 46.1908 55.6668 2207.43 1676.86 3986.22 3986.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 6.4e-05 4096 220 2880 271296 72.4341 55.6667 3280.17 1676.89 5085.28 5085.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.000128 1024 570 2432 115200 13.8956 6.8416 272.311 238.608 531.816 531.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 0.000128 512 370 256 119808 7.35674 3.38288 25.4023 102.322 138.649 138.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 3.2e-05 512 120 320 511488 31.2218 13.3686 107.711 417.44 569.967 570.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.000512 4096 660 10560 27864 6.61299 808.485 209.429 1024.57 1024.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 6.4e-05 4096 170 1664 289872 46.3407 55.7428 1806.49 1674.08 3582.73 3582.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 6.4e-05 4096 220 2880 271296 72.5425 55.722 2673.98 1674.07 4476.43 4476.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.000128 1024 570 2432 114048 14.2036 6.84237 224.126 239.895 485.224 485.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 0.000128 512 370 256 117504 7.51114 3.38534 20.7696 102.275 134.122 134.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 3.2e-05 512 120 320 512000 31.3728 13.3893 189.708 419.476 654.173 654.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.000512 4096 660 10560 28000 6.61494 1452.23 209.632 1668.52 1668.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 6.4e-05 4096 170 1664 290240 46.246 55.6815 3243.71 1677.17 5022.89 5022.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 6.4e-05 4096 220 2880 271680 72.3884 55.7025 4805.22 1677.29 6610.71 6610.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.000128 1024 570 2432 116480 14.0659 6.84326 400.253 243.609 664.931 665.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 0.000128 512 370 256 122880 7.5375 3.41798 37.2109 105.031 153.381 153.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 3.2e-05 512 120 320 512000 31.3409 13.3737 128.035 419.49 592.461 592.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.000512 4096 660 10560 27840 6.6089 978.571 209.18 1194.41 1194.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 6.4e-05 4096 170 1664 290240 46.1353 55.5792 2192.56 1677.44 3971.79 3971.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 6.4e-05 4096 220 2880 271360 72.381 55.6054 3237.18 1677.63 5042.91 5043.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.000128 1024 570 2432 112640 13.9608 6.8047 258.961 235.537 515.418 515.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 0.000128 512 370 256 117760 7.57747 3.39715 24.0928 103.356 138.604 138.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 3.2e-05 512 120 320 491520 31.7774 13.1641 103.404 412.716 561.28 561.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.000512 4096 660 10560 27840 6.61274 824.301 209.632 1040.59 1040.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 6.4e-05 4096 170 1664 289920 46.214 55.6728 1836.35 1676.35 3614.65 3614.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 6.4e-05 4096 220 2880 270720 72.5204 55.6914 2714.84 1676.35 4519.51 4519.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.000128 1024 570 2432 111360 14.0987 6.81344 215.773 235.548 472.392 472.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 0.000128 512 370 256 115200 7.75539 3.40061 20.0647 103.421 134.829 134.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 3.2e-05 512 120 320 509952 31.0228 13.2978 180.649 416.734 641.924 642.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.000512 4096 660 10560 27936 6.62016 1371.25 209.378 1587.3 1587.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 6.4e-05 4096 170 1664 290304 46.136 55.591 3069.93 1678.24 4849.98 4850.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 6.4e-05 4096 220 2880 271488 72.2238 55.5995 4532.87 1679.52 6340.32 6340.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.000128 1024 570 2432 115200 13.9788 6.82515 377.282 238.423 636.668 636.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 0.000128 512 370 256 119808 7.46179 3.3969 34.3205 103.327 148.691 148.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 3.2e-05 512 120 320 503808 30.9125 13.1463 116.04 412.357 572.674 572.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.000512 4096 660 10560 27840 6.61299 891.496 209.2 1107.35 1107.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 6.4e-05 4096 170 1664 289920 46.192 55.5917 1987.67 1675.76 3765.29 3765.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 6.4e-05 4096 220 2880 271104 72.3543 55.6096 2946.46 1673.78 4748.31 4748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.000128 1024 570 2432 113664 13.8955 6.80141 243.48 237.303 501.636 501.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 0.000128 512 370 256 116736 7.65149 3.39594 22.2462 103.303 136.785 136.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 3.2e-05 512 120 320 497664 30.7036 13.057 99.7186 408.627 552.324 552.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.000512 4096 660 10560 27648 6.58893 766.232 208.86 981.73 981.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 6.4e-05 4096 170 1664 289728 46.1209 55.595 1727.45 1677.64 3506.89 3506.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 6.4e-05 4096 220 2880 270720 72.4237 55.5953 2546.24 1677.67 4352.03 4352.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.000128 1024 570 2432 110592 13.928 6.77802 204.962 235.833 461.66 461.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 0.000128 512 370 256 110592 7.4672 3.34832 18.3758 99.328 128.703 128.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 3.2e-05 512 120 320 512000 31.0018 13.3387 178.164 416.868 639.595 639.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.000512 4096 660 10560 28000 6.62938 1354.16 209.723 1570.56 1570.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 6.4e-05 4096 170 1664 290400 46.4569 55.7359 3025.23 1677.55 4805.05 4805.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 6.4e-05 4096 220 2880 271600 72.867 55.7445 4465.41 1677.61 6271.74 6271.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.000128 1024 570 2432 115200 14.0698 6.85104 369.959 240.713 631.765 631.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 0.000128 512 370 256 121600 7.40061 3.40666 34.3098 103.321 148.626 148.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 3.2e-05 512 120 320 499200 31.3551 13.1749 120.701 412.857 578.306 578.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.000512 4096 660 10560 27800 6.60861 942.466 209.201 1158.32 1158.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 6.4e-05 4096 170 1664 290000 46.3539 55.6995 2115.95 1676.11 3894.19 3894.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 6.4e-05 4096 220 2880 271200 72.5713 55.7261 3145.81 1676.78 4951.02 4951.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.000128 1024 570 2432 112000 14.0556 6.81542 252.227 238.637 511.897 512.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 0.000128 512 370 256 121600 7.40102 3.40931 24.2664 103.392 138.651 138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 3.2e-05 512 120 320 499200 31.3904 13.1796 100.846 412.711 558.344 558.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.000512 4096 660 10560 27600 6.55798 774.044 208.643 989.291 989.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 6.4e-05 4096 170 1664 289800 46.4241 55.7453 1751.65 1676.48 3530.37 3530.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 6.4e-05 4096 220 2880 271200 72.8362 55.7636 2593.96 1676.49 4399.16 4399.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.000128 1024 570 2432 110400 14.2732 6.81974 207.119 238.761 467.129 467.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 0.000128 512 370 256 115200 7.78749 3.40381 19.4723 103.457 134.303 134.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 3.2e-05 512 120 320 508928 31.5364 13.377 170.438 418.425 633.998 634.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.000512 4096 660 10560 28000 6.61958 1323.88 209.71 1540.25 1540.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 6.4e-05 4096 170 1664 290080 46.2346 55.6653 2959.58 1675.57 4737.14 4737.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 6.4e-05 4096 220 2880 271488 72.4282 55.6769 4377.34 1675.59 6181.15 6181.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.000128 1024 570 2432 116480 14.0067 6.84032 365.264 240.376 626.643 626.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 0.000128 512 370 256 121856 7.40707 3.40208 33.4682 103.776 148.242 148.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 3.2e-05 512 120 320 501760 31.2474 13.1898 117.469 413.584 575.708 575.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.000512 4096 660 10560 27776 6.6089 917.787 208.954 1133.4 1133.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 6.4e-05 4096 170 1664 289856 46.1356 55.594 2053.93 1675.7 3831.43 3831.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 6.4e-05 4096 220 2880 270592 72.3521 55.6136 3044.84 1673.23 4846.15 4846.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.000128 1024 570 2432 114688 13.8813 6.96877 252.081 236.887 509.974 510.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 0.000128 512 370 256 114688 7.48019 3.36688 22.4071 101.226 134.665 134.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 3.2e-05 512 120 320 494592 32.6238 13.3809 96.4889 418.477 561.19 561.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.000512 4096 660 10560 27552 6.5664 745.512 208.353 960.478 960.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 6.4e-05 4096 170 1664 289632 46.2189 55.6496 1682.79 1673.86 3458.6 3458.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 6.4e-05 4096 220 2880 270144 72.5324 55.6677 2486.51 1673.86 4288.67 4288.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.000128 1024 570 2432 112896 14.3587 6.84032 204.818 238.396 464.571 464.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 0.000128 512 370 256 118272 7.32378 3.3751 19.2769 101.301 131.457 131.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 3.2e-05 512 120 320 506880 31.5501 13.3612 165.687 417.387 628.204 628.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.000512 4096 660 10560 27960 6.61139 1304.77 209.546 1520.98 1521.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 6.4e-05 4096 170 1664 290160 46.3659 55.7087 2925.22 1675.41 4702.78 4702.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 6.4e-05 4096 220 2880 271200 72.586 55.724 4322.56 1674.37 6125.35 6125.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.000128 1024 570 2432 115200 14.091 6.84134 350.661 240.819 612.566 612.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 0.000128 512 370 256 119040 7.53613 3.40112 32.1418 103.244 146.497 146.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 3.2e-05 512 120 320 491520 31.7984 13.1645 116.348 412.392 573.926 574.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.000512 4096 660 10560 27840 6.61565 918.156 209.468 1134.28 1134.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 6.4e-05 4096 170 1664 289920 46.2275 55.6593 2059.12 1675.05 3836.13 3836.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 6.4e-05 4096 220 2880 270720 72.5038 55.6714 3039.58 1675.04 4842.9 4842.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.000128 1024 570 2432 111360 14.1013 6.81574 245.139 238.534 504.745 504.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 0.000128 512 370 256 115200 7.74765 3.40173 22.5727 103.338 137.242 137.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 3.2e-05 512 120 320 506880 31.5828 13.3708 99.7387 417.855 562.765 562.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.000512 4096 660 10560 27720 6.61542 760.082 209.58 976.325 976.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 6.4e-05 4096 170 1664 289440 46.3416 55.7122 1706.1 1675.32 3483.54 3483.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 6.4e-05 4096 220 2880 269280 72.71 55.6913 2523.28 1671.46 4323.25 4323.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.000128 1024 570 2432 115200 14.1342 6.84816 211.676 239.886 472.7 472.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 0.000128 512 370 256 115200 7.4303 3.36605 19.1214 100.897 130.999 131.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 3.2e-05 512 120 320 507904 31.5405 13.3469 168.862 417.748 631.716 631.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.000512 4096 660 10560 27904 6.62086 1293.27 209.287 1509.23 1509.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 6.4e-05 4096 170 1664 290304 46.2242 55.5991 2903.27 1676.22 4681.39 4681.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 6.4e-05 4096 220 2880 271360 72.4675 55.609 4282.51 1677.38 6088.07 6088.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.000128 1024 570 2432 114688 14.1112 6.82688 354.456 237.957 613.51 613.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 0.000128 512 370 256 122880 7.49654 3.40477 33.2376 104.619 148.943 149.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 3.2e-05 512 120 320 507904 31.5084 13.3407 115.023 418.222 578.309 578.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.000512 4096 660 10560 27648 6.57818 866.482 208.686 1081.79 1081.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 6.4e-05 4096 170 1664 289792 46.2035 55.5851 1952.4 1675.38 3729.64 3729.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 6.4e-05 4096 220 2880 270336 72.2852 55.5674 2892.18 1672.64 4692.78 4692.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.000128 1024 570 2432 114688 14.1312 6.8329 241.523 240.008 502.652 502.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 0.000128 512 370 256 122880 7.50198 3.416 22.9907 104.805 138.9 139.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 3.2e-05 512 120 320 491520 31.8039 13.148 99.6202 412.484 557.276 557.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.000512 4096 660 10560 27648 6.61136 792.989 209.205 1008.85 1008.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 6.4e-05 4096 170 1664 289536 46.174 55.5898 1793.33 1674.75 3569.93 3570.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 6.4e-05 4096 220 2880 270336 72.4995 55.6018 2653.5 1675.4 4457.11 4457.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.000128 1024 570 2432 110592 14.1708 7.10688 210.536 234.489 466.457 466.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 0.000128 512 370 256 110592 7.48054 3.34781 19.2581 99.3155 129.582 129.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 810 3.2e-05 512 120 320 512000 31.386 13.3734 135.267 419.45 599.7 599.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 0.000512 4096 660 10560 28064 6.62166 1004.86 209.809 1221.34 1221.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 6.4e-05 4096 170 1680 290368 46.2814 55.5827 3855.28 1677.64 5634.86 5634.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 6.4e-05 4096 220 2880 272128 72.2857 55.606 3343.9 1677.85 5149.77 5149.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 0.000128 1024 570 2440 112640 14.3601 6.82787 271.37 241.696 534.407 534.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 0.000128 512 370 240 122880 7.48042 3.40582 35.9319 104.656 151.655 151.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 810 3.2e-05 512 120 320 507904 31.5262 13.3435 88.5788 418.097 551.765 551.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1490 0.000512 4096 660 10560 28032 6.61882 641.365 209.719 857.747 857.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1430 6.4e-05 4096 170 1680 290176 46.4012 55.5906 3635.78 1677.19 5415.04 5415.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 6.4e-05 4096 220 2880 271872 72.4269 55.6216 2785.27 1678.35 4591.77 4591.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1490 0.000128 1024 570 2440 111616 14.3786 6.82422 180.075 240.732 442.171 442.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1430 0.000128 512 370 240 122880 7.48666 3.4113 32.3596 104.674 148.114 148.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 3.2e-05 512 120 320 512000 31.4374 13.4118 152.076 419.118 616.265 616.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.000512 4096 660 10560 28040 6.61763 1144.31 209.577 1360.55 1360.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 6.4e-05 4096 170 1680 290320 46.4468 55.6995 4365.68 1676.07 6143.97 6144.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 6.4e-05 4096 220 2880 272000 72.5193 55.7281 3808.47 1675.71 5612.53 5612.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.000128 1024 570 2440 112640 14.4207 6.84659 305.132 240.801 567.362 567.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 0.000128 512 370 240 122880 7.54429 3.41808 29.87 104.917 145.936 146.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 3.2e-05 512 120 320 512000 31.3816 13.3879 100.68 418.983 564.653 564.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.000512 4096 660 10560 28000 6.61267 723.917 209.379 939.954 940.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 6.4e-05 4096 170 1680 290240 46.3483 55.6736 4131.09 1675.3 5908.5 5908.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 6.4e-05 4096 220 2880 272000 72.3375 55.6974 2408.99 1676.45 4213.58 4213.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.000128 1024 570 2440 112640 14.3893 7.2192 196.58 240.598 458.942 459.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 0.000128 512 370 240 122880 7.52733 3.41862 20.568 104.903 136.601 136.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 810 3.2e-05 512 120 320 506880 31.5354 13.3656 83.3761 417.394 545.895 546.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 0.000512 4096 660 10560 27960 6.61354 590.916 209.427 807.004 807.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1430 6.4e-05 4096 170 1680 290160 46.4896 55.7179 4039.9 1675.44 5817.63 5817.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 6.4e-05 4096 220 2880 271680 72.4853 55.7281 1961.88 1674.13 3764.33 3764.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 0.000128 1024 570 2440 111360 14.4088 6.87174 160.026 235.593 417.059 417.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1430 0.000128 512 370 240 119040 7.54682 3.40118 34.9949 103.243 149.372 149.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 3.2e-05 512 120 320 509952 31.4659 13.3785 137.255 418.674 600.99 601.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.000512 4096 660 10560 28032 6.61661 1052.16 209.672 1268.5 1268.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 6.4e-05 4096 170 1680 290304 46.2549 55.6568 2378.58 1677.14 4157.71 4157.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 6.4e-05 4096 220 2880 272064 72.3504 55.68 3488.75 1677.13 5294.02 5294.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.000128 1024 570 2440 112128 14.3835 7.44989 282.716 239.034 543.741 543.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 0.000128 512 370 240 121344 7.52301 3.41011 25.7901 104.292 141.197 141.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 3.2e-05 512 120 320 503808 31.4696 13.2966 92.7457 416.345 554.073 554.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.000512 4096 660 10560 27936 6.61542 685.662 209.176 901.503 901.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 6.4e-05 4096 170 1680 290304 46.3647 55.5994 3584.73 1676.2 5362.98 5363.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 6.4e-05 4096 220 2880 271872 72.1776 55.6133 2274.31 1675.01 4077.21 4077.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.000128 1024 570 2440 110592 14.3757 6.82538 182.314 235.546 439.22 439.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 0.000128 512 370 240 119808 7.46048 3.39472 18.6295 103.223 132.888 133.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 3.2e-05 512 120 320 497664 31.6637 13.2205 77.2305 414.312 536.651 536.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.000512 4096 660 10560 27936 6.61738 560.947 209.434 777.043 777.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 6.4e-05 4096 170 1680 290016 46.3705 55.6458 3490.4 1675.28 5267.77 5267.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 6.4e-05 4096 220 2880 271872 72.3044 55.6851 1868.16 1676.91 3673.17 3673.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.000128 1024 570 2440 110592 14.281 6.8441 151.135 237.34 409.761 409.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 0.000128 512 370 240 115200 7.62685 3.38534 15.4712 102.286 128.952 129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 3.2e-05 512 120 320 508928 31.5932 13.3898 195.405 418.742 659.348 659.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.000512 4096 660 10560 28056 6.62323 1489.8 209.784 1706.25 1706.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 6.4e-05 4096 170 1680 290304 46.3944 55.7063 3390.01 1677.26 5169.44 5169.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 6.4e-05 4096 220 2880 271936 72.5095 55.7202 4953.16 1676.74 6758.24 6758.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.000128 1024 570 2440 112000 14.4265 6.84534 408.464 239.333 669.227 669.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 0.000128 512 370 240 121856 7.58477 3.42189 37.0905 104.834 153.118 153.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 3.2e-05 512 120 320 508928 31.5511 13.3681 126.384 418.684 590.205 590.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.000512 4096 660 10560 28000 6.63142 940.84 209.728 1157.24 1157.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 6.4e-05 4096 170 1680 290080 46.2306 55.6729 2119.4 1676.73 3898.11 3898.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 6.4e-05 4096 220 2880 271936 72.3197 55.6779 3121.73 1676.46 4926.29 4926.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.000128 1024 570 2440 111104 14.4649 6.83213 253.2 240.498 515.148 515.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 0.000128 512 370 240 118272 7.6039 3.40221 23.2629 103.641 138.091 138.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 3.2e-05 512 120 320 505344 31.8476 13.396 109.341 418.844 573.647 573.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.000512 4096 660 10560 27888 6.60506 763.027 209.508 979.186 979.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 6.4e-05 4096 170 1680 289968 46.3382 55.7076 1733.22 1676.76 3512.1 3512.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 6.4e-05 4096 220 2880 271488 72.5321 55.7384 2535.54 1675.03 4338.94 4339.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.000128 1024 570 2440 110208 14.5979 6.83622 205.57 238.331 465.492 465.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 0.000128 512 370 240 118272 7.79773 3.41757 22.3138 104.921 138.635 138.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 3.2e-05 512 120 320 507904 31.5121 13.3413 183.457 417.675 646.202 646.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.000512 4096 660 10560 28032 6.62557 1374.92 209.512 1591.11 1591.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 6.4e-05 4096 170 1680 290176 46.2238 55.6014 3132.59 1675.5 4909.99 4910.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 6.4e-05 4096 220 2880 271872 72.2988 55.6116 4612.57 1677.22 6417.8 6417.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.000128 1024 570 2440 111616 14.354 6.82672 372.843 241.713 635.894 636.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 0.000128 512 370 240 122880 7.49088 3.40963 35.4111 104.569 151.06 151.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 3.2e-05 512 120 320 507904 31.5404 13.3456 117.623 417.749 580.485 580.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.000512 4096 660 10560 27904 6.61245 838.476 209.181 1054.31 1054.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 6.4e-05 4096 170 1680 290048 46.2148 55.5971 2008.43 1675.86 3786.18 3786.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 6.4e-05 4096 220 2880 271872 72.3211 55.602 2956.27 1676.54 4760.84 4760.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.000128 1024 570 2440 110592 14.4654 6.83094 228.886 240.033 490.374 490.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 0.000128 512 370 240 122880 7.49338 3.40832 23.0694 107.737 141.897 142.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 3.2e-05 512 120 320 491520 31.7584 13.1482 92.9795 412.287 550.4 550.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.000512 4096 660 10560 27840 6.61101 691.353 209.177 907.184 907.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 6.4e-05 4096 170 1680 289920 46.2007 55.6216 1624.67 1675.51 3402.08 3402.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 6.4e-05 4096 220 2880 271104 72.3629 55.6211 2390.08 1674.17 4192.34 4192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.000128 1024 570 2440 107520 14.4144 6.80198 182.227 237.266 440.872 441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 0.000128 512 370 240 116736 7.66144 3.40058 17.9466 103.288 132.482 132.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 3.2e-05 512 120 320 506880 31.5404 13.3591 187.572 417.248 649.943 650.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.000512 4096 660 10560 28008 6.61382 1429.45 209.376 1645.48 1645.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 6.4e-05 4096 170 1680 290160 46.3833 55.7254 3212.57 1675.19 4989.96 4990.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 6.4e-05 4096 220 2880 271872 72.4829 55.7199 4728.34 1675.98 6532.62 6532.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.000128 1024 570 2440 111744 14.3893 6.84851 386.416 238.625 646.442 646.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 0.000128 512 370 240 119808 7.56592 3.40912 35.5966 103.69 150.444 150.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 3.2e-05 512 120 320 497664 31.648 13.2198 121.423 414.716 581.224 581.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.000512 4096 660 10560 27936 6.61299 930.548 209.634 1146.84 1146.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 6.4e-05 4096 170 1680 290016 46.2049 55.6447 2085.98 1676.86 3864.78 3864.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 6.4e-05 4096 220 2880 271872 72.321 55.6728 3070.44 1676.86 4875.4 4875.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.000128 1024 570 2440 110592 14.2721 6.82166 247.369 239.634 508.253 508.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 0.000128 512 370 240 115200 7.62096 3.38173 22.1445 102.324 135.656 135.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 3.2e-05 512 120 320 497664 32.2225 13.3673 106.465 417.526 569.804 569.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.000512 4096 660 10560 27864 6.61171 820.089 209.467 1036.21 1036.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 6.4e-05 4096 170 1680 289440 46.3441 55.7194 1837.96 1674.56 3614.66 3614.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 6.4e-05 4096 220 2880 271296 72.5817 55.7566 2707.86 1674.62 4510.93 4511.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.000128 1024 570 2440 110592 14.516 6.84496 218.791 237.799 478.114 478.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 0.000128 512 370 240 117504 7.52208 3.39142 19.845 102.293 133.228 133.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 3.2e-05 512 120 320 479232 32.0244 13.0517 91.6913 408.614 545.606 545.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.000512 4096 660 10560 27648 6.59661 726.162 208.853 941.656 941.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 6.4e-05 4096 170 1680 289728 46.1307 55.6029 1638.72 1678.13 3418.66 3418.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 6.4e-05 4096 220 2880 271872 72.2559 55.6101 2412.35 1677.62 4217.94 4218.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.000128 1024 570 2440 105984 14.3094 6.79494 188.825 232.656 442.75 442.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 0.000128 512 370 240 110592 7.46614 3.35258 17.5485 99.3298 127.881 128.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 3.2e-05 512 120 320 512000 31.3789 13.3899 179.254 419.437 643.681 643.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.000512 4096 660 10560 28000 6.61197 1348.66 209.606 1564.92 1564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 6.4e-05 4096 170 1680 290240 46.2148 55.6727 3020.83 1677.02 4799.82 4799.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 6.4e-05 4096 220 2880 272000 72.3299 55.6964 4448.44 1677.18 6253.76 6253.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.000128 1024 570 2440 112640 14.3801 6.83859 363.414 237.673 622.468 622.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 0.000128 512 370 240 122880 7.52634 3.41754 33.9702 105.029 150.13 150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 3.2e-05 512 120 320 512000 31.3488 13.381 122.522 419.529 587.005 587.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.000512 4096 660 10560 27840 6.6089 915.006 209.197 1130.86 1130.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 6.4e-05 4096 170 1680 290240 46.1412 55.5878 2052.71 1677.6 3832.12 3832.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 6.4e-05 4096 220 2880 272000 72.2276 55.6093 3045.74 1678.52 4852.2 4852.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.000128 1024 570 2440 110080 14.1745 6.80346 243.334 236.601 501.068 501.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 0.000128 512 370 240 117760 7.5824 3.39565 22.7975 103.368 137.326 137.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 3.2e-05 512 120 320 491520 31.8021 13.1587 98.8837 412.663 556.728 556.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.000512 4096 660 10560 27840 6.62118 767.202 209.609 983.479 983.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 6.4e-05 4096 170 1680 289920 46.204 55.6612 1714.39 1676.15 3492.48 3492.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 6.4e-05 4096 220 2880 271680 72.2895 55.6991 2538.11 1676.15 4342.35 4342.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.000128 1024 570 2440 107520 14.4365 6.80829 199.759 234.469 455.631 455.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 0.000128 512 370 240 115200 7.74992 3.40358 18.7762 103.409 133.523 133.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 3.2e-05 512 120 320 491520 31.7884 13.1486 94.6253 412.374 552.154 552.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.000512 4096 660 10560 27520 6.55786 762.127 208.147 976.878 976.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 6.4e-05 4096 170 1680 289280 46.2454 55.5807 1721.44 1673.44 3496.79 3496.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 6.4e-05 4096 220 2880 270080 72.221 55.5462 2527.34 1670.02 4325.24 4325.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.000128 1024 570 2440 107520 14.4147 6.80144 195.095 237.157 453.624 453.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 0.000128 512 370 240 112640 7.89811 3.39696 18.2029 103.377 133.06 133.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 3.2e-05 512 120 320 503808 31.5031 13.2973 165.398 416.414 626.841 627.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.000512 4096 660 10560 27936 6.61299 1282.85 209.305 1498.81 1498.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 6.4e-05 4096 170 1680 290304 46.1221 55.6159 2878.99 1676.35 4657.16 4657.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 6.4e-05 4096 220 2880 271872 72.1445 55.6052 4238.28 1675.62 6041.75 6041.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.000128 1024 570 2440 110592 14.3657 6.8223 332.981 240.327 594.657 594.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 0.000128 512 370 240 119808 7.46067 3.39411 31.4216 103.243 145.704 145.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 3.2e-05 512 120 320 491520 31.7647 13.152 114.686 412.635 572.462 572.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.000512 4096 660 10560 27840 6.61254 904.139 209.349 1120.15 1120.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 6.4e-05 4096 170 1680 289920 46.1985 55.6119 2025.29 1676.91 3804.09 3804.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 6.4e-05 4096 220 2880 271104 72.3375 55.6175 2983.71 1674.86 4786.64 4786.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.000128 1024 570 2440 107520 14.4148 6.80454 233.873 234.285 489.537 489.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 0.000128 512 370 240 116736 7.65475 3.39763 22.1023 103.376 136.714 136.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 3.2e-05 512 120 320 479232 32.0249 13.0494 93.4649 408.535 547.291 547.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.000512 4096 660 10560 27648 6.59251 740.434 208.806 955.877 955.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 6.4e-05 4096 170 1680 289728 46.1385 55.6007 1669.02 1677.22 3448.05 3448.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 6.4e-05 4096 220 2880 271872 72.2405 55.602 2463.45 1677.23 4268.63 4268.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.000128 1024 570 2440 105984 14.3246 6.77206 191.289 232.611 445.148 445.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 0.000128 512 370 240 110592 7.47178 3.34835 17.7339 99.3126 128.047 128.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 3.2e-05 512 120 320 491520 31.7748 13.1468 90.4267 412.766 548.336 548.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.000512 4096 660 10560 27648 6.61299 691.694 209.348 907.699 907.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 6.4e-05 4096 170 1680 289536 46.2008 55.5844 1562.12 1676.08 3340.06 3340.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 6.4e-05 4096 220 2880 270336 72.4856 55.6034 2291.03 1675.92 4095.15 4095.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.000128 1024 570 2440 104448 14.687 6.81181 175.608 237.765 435.032 435.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 0.000128 512 370 240 110592 7.49318 3.3496 16.9972 99.3838 127.407 127.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 3.2e-05 512 120 320 505600 31.5008 13.3419 171.975 416.58 633.621 633.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.000512 4096 660 10560 28000 6.62909 1315.61 209.655 1531.94 1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 6.4e-05 4096 170 1680 290200 46.4733 55.7522 2956.73 1676.16 4735.19 4735.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 6.4e-05 4096 220 2880 272000 72.7488 55.7556 4356.97 1676.28 6161.85 6161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.000128 1024 570 2440 110400 14.5042 6.84646 349.62 239.463 610.593 610.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 0.000128 512 370 240 118400 7.59232 3.51792 32.3764 103.231 146.897 147.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 3.2e-05 512 120 320 499200 31.3745 13.1758 116.95 412.278 574.002 574.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.000512 4096 660 10560 27800 6.61027 888.88 208.999 1104.53 1104.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 6.4e-05 4096 170 1680 289600 46.3503 55.7264 1999.72 1674.46 3776.34 3776.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 6.4e-05 4096 220 2880 271200 72.6093 55.7171 2951.34 1674.47 4754.24 4754.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.000128 1024 570 2440 108800 14.3298 6.81581 234.15 234.233 489.686 489.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 0.000128 512 370 240 115200 7.76227 3.4073 21.7982 103.291 136.449 136.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 3.2e-05 512 120 320 499200 31.4042 13.1891 101.047 412.708 558.574 558.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.000512 4096 660 10560 27600 6.57203 786.585 208.642 1001.84 1001.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 6.4e-05 4096 170 1680 289800 46.4266 55.757 1779 1676.65 3557.91 3557.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 6.4e-05 4096 220 2880 271200 72.8476 55.7648 2630.76 1676.47 4435.96 4436.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.000128 1024 570 2440 105600 14.653 6.82394 198.433 237.694 457.762 457.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 0.000128 512 370 240 115200 7.78176 3.40582 19.2712 103.466 134.111 134.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 3.2e-05 512 120 320 486400 32.1903 13.1601 90.7774 412.41 548.758 548.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.000512 4096 660 10560 27600 6.6048 702.299 208.993 917.941 917.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 6.4e-05 4096 170 1680 289600 46.2438 55.6806 1592.41 1675.51 3369.92 3370
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 6.4e-05 4096 220 2880 270400 72.5503 55.6954 2340.27 1675.51 4144.13 4144.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.000128 1024 570 2440 108800 14.3386 6.81005 187.466 235.613 444.383 444.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 0.000128 512 370 240 115200 7.75926 3.39731 18.1748 103.42 132.937 133.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 810 3.2e-05 512 120 336 509952 31.4875 13.3683 150.302 419.399 614.785 614.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 0.000512 4096 660 10560 28064 6.62022 1087.5 209.799 1303.97 1304.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 6.4e-05 4096 170 1680 290368 46.2166 55.5868 4374.78 1677.41 6154.07 6154.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 6.4e-05 4096 220 2880 271360 72.4175 55.6072 3615.78 1680.35 5424.26 5424.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 0.000128 1024 570 2448 114176 14.2215 6.83293 294.903 238.195 554.318 554.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 0.000128 512 370 240 118784 7.72794 3.4063 39.2839 104.64 155.253 155.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 810 3.2e-05 512 120 336 507904 31.5175 13.3386 99.8357 417.765 562.682 562.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1490 0.000512 4096 660 10560 28032 6.62592 695.273 209.553 911.498 911.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1430 6.4e-05 4096 170 1680 290176 46.2945 55.5997 4131.09 1675.97 5909.04 5909.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 6.4e-05 4096 220 2880 271104 72.5565 55.6193 3095.22 1675.83 4899.34 4899.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1490 0.000128 1024 570 2448 113664 14.1842 6.83622 191.814 238.211 451.198 451.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1430 0.000128 512 370 240 118784 7.73402 3.40797 34.871 104.592 150.793 150.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 810 3.2e-05 512 120 336 503808 31.7396 13.2977 179.603 416.697 641.559 641.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1490 0.000512 4096 660 10560 27936 6.61475 573.804 209.355 789.818 789.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1430 6.4e-05 4096 170 1680 290304 46.2079 55.595 4069.39 1677.46 5848.73 5848.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 6.4e-05 4096 220 2880 271104 72.3826 55.5813 2761.33 1676.46 4565.86 4565.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1490 0.000128 1024 570 2448 112128 14.2549 6.82003 164.111 237.442 422.787 422.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1430 0.000128 512 370 240 116736 7.66 3.39728 32.8973 103.313 147.448 147.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 3.2e-05 512 120 336 509440 31.6197 13.4084 143.614 419.057 607.919 608.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.000512 4096 660 10560 28040 6.6145 1050.62 209.547 1266.83 1266.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 6.4e-05 4096 170 1680 290320 46.5398 55.7036 3874.78 1675.8 5652.9 5652.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 6.4e-05 4096 220 2880 271200 72.7613 55.7322 3483.67 1677.05 5289.32 5289.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.000128 1024 570 2448 113920 14.3189 6.84442 285.748 246.034 553.099 553.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 0.000128 512 370 240 119040 7.76899 3.41402 26.7596 104.904 143.034 143.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 3.2e-05 512 120 336 506880 31.7672 13.3878 96.542 419.5 561.417 561.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.000512 4096 660 10560 28000 6.61299 685.769 209.606 902.032 902.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 6.4e-05 4096 170 1680 290240 46.4302 55.6697 3618.85 1677.09 5398.13 5398.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 6.4e-05 4096 220 2880 271040 72.5535 55.6929 2276.22 1677.03 4081.6 4081.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.000128 1024 570 2448 113920 14.2885 6.97622 187.087 237.67 446.178 446.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 0.000128 512 370 240 117760 7.83053 3.41856 18.4584 105.016 134.912 135.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 810 3.2e-05 512 120 336 506880 31.5474 13.3652 81.2511 417.453 543.84 544.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 0.000512 4096 660 10560 27960 6.62074 557.373 209.465 773.506 773.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 6.4e-05 4096 170 1680 290160 46.5646 55.7199 3589.36 1675.73 5367.46 5367.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 6.4e-05 4096 220 2880 270720 72.6965 55.7339 1857.75 1674.38 3660.67 3660.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 0.000128 1024 570 2448 113280 14.2579 6.84048 153.81 237.662 412.733 412.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 0.000128 512 370 240 115200 7.79062 3.40582 30.5662 103.259 145.203 145.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 3.2e-05 512 120 336 509952 31.454 13.3797 194.595 418.72 658.369 658.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.000512 4096 660 10560 28032 6.61238 1444.66 209.609 1660.92 1660.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 6.4e-05 4096 170 1680 290304 46.2326 55.6728 3273.73 1677.18 5052.9 5052.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 6.4e-05 4096 220 2880 271296 72.5158 55.683 4821.54 1677.28 6627.13 6627.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.000128 1024 570 2448 113664 14.2581 6.84893 402.477 237.281 661.023 661.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 0.000128 512 370 240 118272 7.70166 3.41318 35.7817 104.308 151.392 151.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 3.2e-05 512 120 336 503808 31.463 13.2947 131.73 416.408 593.121 593.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.000512 4096 660 10560 27936 6.61453 912.384 209.203 1128.25 1128.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 6.4e-05 4096 170 1680 290304 46.1336 55.5899 2053.25 1676.25 3831.29 3831.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 6.4e-05 4096 220 2880 271104 72.3112 55.6032 3038.72 1675.23 4841.97 4842.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.000128 1024 570 2448 112128 14.2466 6.82176 248.416 239.26 508.901 509.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 0.000128 512 370 240 116736 7.67667 3.39568 22.8372 103.24 137.331 137.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 3.2e-05 512 120 336 497664 31.6468 13.2162 107.997 414.714 567.795 567.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.000512 4096 660 10560 27936 6.61504 736.055 209.632 952.345 952.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 6.4e-05 4096 170 1680 290016 46.2029 55.6444 5075.7 1676.88 6854.5 6854.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 6.4e-05 4096 220 2880 270720 72.5216 55.6622 2459.54 1677.25 4265.09 4265.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.000128 1024 570 2448 110592 14.2804 6.82976 199.583 238.572 459.425 459.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 0.000128 512 370 240 115200 7.62707 3.3833 20.946 102.327 134.471 134.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 3.2e-05 512 120 336 491520 31.7797 13.142 91.5651 412.294 549.002 549.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.000512 4096 660 10560 27840 6.61299 620.526 209.174 836.359 836.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 6.4e-05 4096 170 1680 289920 46.2223 55.6116 5062.77 1675.5 6840.18 6840.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 6.4e-05 4096 220 2880 270336 72.5108 55.6101 2073.15 1675.04 3876.41 3876.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.000128 1024 570 2448 110592 14.1677 6.80326 168.532 235.139 424.805 424.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 0.000128 512 370 240 116736 7.65587 3.39805 18.5486 103.289 133.077 133.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 3.2e-05 512 120 336 508928 31.5971 13.3868 182.289 418.785 646.278 646.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.000512 4096 660 10560 28056 6.62678 1340.71 209.811 1557.19 1557.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 6.4e-05 4096 170 1680 290304 46.393 55.7103 3029.15 1677.38 4808.7 4808.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 6.4e-05 4096 220 2880 271040 72.6978 55.7336 4447.47 1676.95 6252.96 6253.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.000128 1024 570 2448 113792 14.2934 6.84259 373.144 239.34 633.777 633.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 0.000128 512 370 240 118272 7.78813 3.41606 33.3373 104.844 149.57 149.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 3.2e-05 512 120 336 508928 31.5268 13.3716 119.71 418.464 583.288 583.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.000512 4096 660 10560 28000 6.62733 848.976 209.633 1065.28 1065.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 6.4e-05 4096 170 1680 290080 46.2237 55.6463 1926.62 1675.74 3704.31 3704.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 6.4e-05 4096 220 2880 271040 72.5288 55.6816 2824.39 1675.67 4628.38 4628.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.000128 1024 570 2448 112896 14.3288 6.83987 233.473 238.272 493.067 493.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 0.000128 512 370 240 114688 7.81194 3.40336 21.5424 103.592 136.532 136.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 3.2e-05 512 120 336 505344 31.8573 13.3871 96.9799 418.862 561.299 561.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.000512 4096 660 10560 27888 6.61507 696.141 209.505 912.305 912.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 6.4e-05 4096 170 1680 289968 46.3565 55.7036 1584.62 1677.04 3363.8 3363.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 6.4e-05 4096 220 2880 270144 72.8286 55.7404 2312.6 1674.95 4116.22 4116.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.000128 1024 570 2448 112896 14.3763 6.84176 192.306 240.442 454.117 454.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 0.000128 512 370 240 118272 7.80304 3.42019 18.2288 104.92 134.558 134.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 3.2e-05 512 120 336 501760 31.2365 13.1856 93.4046 413.736 551.785 551.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.000512 4096 660 10560 27776 6.60221 625.713 209.031 841.39 841.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 6.4e-05 4096 170 1680 289856 46.1722 55.5785 4525.68 1676.24 6303.75 6303.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 6.4e-05 4096 220 2880 270592 72.3543 55.6175 2095.84 1674.11 3898.03 3898.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.000128 1024 570 2448 111104 14.1911 6.81546 171.178 234.832 427.17 427.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 0.000128 512 370 240 107520 7.89152 3.36742 17.0794 101.265 129.789 129.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 3.2e-05 512 120 336 507904 31.5212 13.341 178.551 417.83 641.468 641.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.000512 4096 660 10560 28032 6.62202 1253.63 209.497 1469.8 1469.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 6.4e-05 4096 170 1680 290176 46.2086 55.605 2941.46 1675.32 4718.69 4718.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 6.4e-05 4096 220 2880 271104 72.4769 55.6177 4329.66 1675.53 6133.4 6133.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.000128 1024 570 2448 113664 14.1855 6.82803 352.843 236.762 610.772 610.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 0.000128 512 370 240 118784 7.71734 3.40928 33.1164 104.567 148.994 149.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 3.2e-05 512 120 336 507904 31.5195 13.3448 115.402 417.743 578.232 578.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.000512 4096 660 10560 27904 6.61914 792.035 209.172 1007.87 1007.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 6.4e-05 4096 170 1680 290048 46.2204 55.5942 1899.39 1675.88 3677.16 3677.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 6.4e-05 4096 220 2880 270848 72.535 55.6068 2804.05 1676.7 4609 4609.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.000128 1024 570 2448 112640 14.2985 6.8335 224.492 240.035 485.812 485.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 0.000128 512 370 240 118784 7.7257 3.4088 21.5792 104.621 137.52 137.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 3.2e-05 512 120 336 491520 31.7723 13.1465 92.8889 412.283 550.31 550.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.000512 4096 660 10560 27840 6.61046 650.451 209.171 866.28 866.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 6.4e-05 4096 170 1680 289920 46.1908 55.6011 1597.01 1675.48 3374.36 3374.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 6.4e-05 4096 220 2880 270336 72.5325 55.6233 2345.34 1673.47 4147.07 4147.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.000128 1024 570 2448 110592 14.1512 6.8079 180.846 234.09 436.056 436.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 0.000128 512 370 240 116736 7.6584 3.39811 17.994 103.287 132.522 132.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 3.2e-05 512 120 336 507904 31.5108 13.3474 84.5164 417.817 547.421 547.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.000512 4096 660 10560 27648 6.57475 575.734 208.486 790.84 790.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 6.4e-05 4096 170 1680 289280 46.2172 55.5871 1405.24 1674.2 3181.32 3181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 6.4e-05 4096 220 2880 269312 72.47 55.574 2060.85 1671.06 3860.06 3860.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.000128 1024 570 2448 110592 14.5022 6.8273 158.503 238.708 418.699 418.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 0.000128 512 370 240 114688 7.96342 3.40928 15.6977 104.704 131.959 132.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 3.2e-05 512 120 336 506880 31.5325 13.3621 173.115 417.258 635.485 635.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.000512 4096 660 10560 28008 6.61427 1294.15 209.496 1510.3 1510.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 6.4e-05 4096 170 1680 290160 46.3735 55.7197 2906.26 1675.23 4683.67 4683.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 6.4e-05 4096 220 2880 271008 72.6863 55.7261 4294.47 1676.44 6099.44 6099.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.000128 1024 570 2448 112896 14.2933 6.84442 346.749 240.715 608.761 608.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 0.000128 512 370 240 117504 7.68826 3.41251 32.1511 103.696 147.134 147.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 3.2e-05 512 120 336 497664 31.6602 13.2178 119.277 414.326 578.702 578.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.000512 4096 660 10560 27936 6.61299 895.25 209.433 1111.34 1111.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 6.4e-05 4096 170 1680 290016 46.2139 55.6521 1996.8 1675.26 3774 3774.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 6.4e-05 4096 220 2880 270720 72.5123 55.6892 2953.4 1675.96 4757.68 4757.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.000128 1024 570 2448 110592 14.274 6.81875 237.739 237.516 496.508 496.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 0.000128 512 370 240 115200 7.62672 3.3832 21.9602 102.229 135.376 135.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 3.2e-05 512 120 336 497664 32.2328 13.366 101.098 417.76 564.679 564.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.000512 4096 660 10560 27864 6.62032 754.908 209.585 971.16 971.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 6.4e-05 4096 170 1680 289440 46.3505 55.7109 1687.74 1675.34 3465.22 3465.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 6.4e-05 4096 220 2880 270432 72.7422 55.7322 2494.35 1676.06 4299 4299.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.000128 1024 570 2448 110592 14.5122 6.84384 202.24 237.896 461.651 461.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 0.000128 512 370 240 110592 7.90845 3.38531 18.116 102.348 131.94 132.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 3.2e-05 512 120 336 479232 32.0375 13.0575 96.6711 408.241 550.231 550.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.000512 4096 660 10560 27648 6.59309 751.671 208.659 966.968 967.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 6.4e-05 4096 170 1680 289728 46.1353 55.5873 1694.74 1676.02 3472.56 3472.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 6.4e-05 4096 220 2880 270720 72.4098 55.614 2498.12 1676.93 4303.19 4303.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.000128 1024 570 2448 105984 14.3401 6.77478 193.771 234.533 449.578 449.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 0.000128 512 370 240 110592 7.46336 3.34874 18.4011 99.2331 128.631 128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 3.2e-05 512 120 336 506880 31.7515 13.3892 171.118 419.402 635.88 636.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.000512 4096 660 10560 28000 6.61107 1288.67 209.692 1505.02 1505.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 6.4e-05 4096 170 1680 290240 46.2457 55.7037 2873.25 1676.88 4652.15 4652.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 6.4e-05 4096 220 2880 271040 72.532 55.6932 4252.59 1677.02 6057.94 6058.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.000128 1024 570 2448 113920 14.281 6.84205 342.066 239.737 603.085 603.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 0.000128 512 370 240 117760 7.82742 3.42154 31.7288 105.01 148.171 148.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 3.2e-05 512 120 336 501760 32.0764 13.371 121.274 419.436 586.374 586.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.000512 4096 660 10560 27840 6.61152 908.677 209.153 1124.49 1124.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 6.4e-05 4096 170 1680 290240 46.1363 55.5873 2035.68 1677.24 3814.72 3814.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 6.4e-05 4096 220 2880 270720 72.4289 55.6093 3017.4 1677.27 4822.81 4822.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.000128 1024 570 2448 110080 14.1859 6.8055 240.429 236.537 498.113 498.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 0.000128 512 370 240 112640 7.87718 3.39354 21.9175 103.338 136.704 136.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 3.2e-05 512 120 336 491520 31.7994 13.1621 99.3209 412.71 557.212 557.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.000512 4096 660 10560 27840 6.61501 749.809 209.627 966.098 966.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 6.4e-05 4096 170 1680 289920 46.2149 55.6601 1672.64 1676.35 3450.94 3451.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 6.4e-05 4096 220 2880 270720 72.5321 55.6667 2479.99 1676.37 4284.67 4284.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.000128 1024 570 2448 111360 14.107 6.80656 201.965 236.563 459.604 459.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 0.000128 512 370 240 115200 7.75274 3.4025 18.8468 103.422 133.607 133.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 3.2e-05 512 120 336 491520 31.7821 13.1416 93.1892 412.727 551.061 551.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.000512 4096 660 10560 27520 6.56365 688.965 208.321 903.894 903.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 6.4e-05 4096 170 1680 289280 46.239 55.5906 1561.93 1674.87 3338.71 3338.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 6.4e-05 4096 220 2880 268800 72.5288 55.5459 2293.89 1671.45 4093.52 4093.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.000128 1024 570 2448 107520 14.4397 6.80141 181.926 237.314 440.642 440.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 0.000128 512 370 240 112640 7.89309 3.39558 17.1693 105.428 134.069 134.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 810 3.2e-05 512 120 300 520192 30.7009 13.3711 147.098 419.454 610.845 611.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 0.000512 4096 660 10600 28032 6.62323 1139.26 209.877 1355.8 1355.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 6.4e-05 4096 170 1700 290176 46.2259 55.5838 4447.56 1677.66 6227.11 6227.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 6.4e-05 4096 220 2900 270848 72.4528 55.6023 3809.35 1681.03 5618.55 5618.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 0.000128 1024 570 2450 113152 14.3096 6.8336 304.2 243.356 568.856 568.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 0.000128 512 370 250 120832 7.60832 3.4095 40.5692 104.655 156.424 156.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 810 3.2e-05 512 120 300 516096 30.8535 13.3459 96.6266 417.707 558.754 558.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1490 0.000512 4096 660 10600 27968 6.61299 721.507 209.401 937.567 937.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1430 6.4e-05 4096 170 1700 290048 46.33 55.5971 4199.14 1675.64 5976.79 5976.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 6.4e-05 4096 220 2900 270592 72.5716 55.6239 3177.34 1675.56 4981.2 4981.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1490 0.000128 1024 570 2450 112640 14.2821 6.8247 196.938 240.228 458.428 458.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1430 0.000128 512 370 250 120832 7.62608 3.4072 36.606 104.577 152.405 152.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 810 3.2e-05 512 120 300 516096 30.68 17.8485 166.491 416.245 631.491 631.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1490 0.000512 4096 660 10600 27936 6.61725 590.809 209.448 806.922 806.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1430 6.4e-05 4096 170 1700 290112 46.2098 55.5863 4122.44 1675.64 5899.96 5900.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 6.4e-05 4096 220 2900 270336 72.4852 55.5904 2755.11 1674.75 4558.05 4558.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1490 0.000128 1024 570 2450 112128 14.2496 6.82445 169.579 239.561 430.376 430.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1430 0.000128 512 370 250 116736 7.66173 3.39558 34.1533 103.196 148.591 148.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 3.2e-05 512 120 300 519680 30.8707 13.4032 137.207 419.46 601.164 601.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.000512 4096 660 10600 28000 6.61728 1058.26 209.753 1274.68 1274.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 6.4e-05 4096 170 1700 290160 46.5526 55.7042 3853.84 1677.44 5633.62 5633.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 6.4e-05 4096 220 2900 270720 72.8282 55.7393 3523.63 1678.25 5330.55 5330.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.000128 1024 570 2450 113280 14.3599 6.84378 287.915 241.236 550.511 550.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 0.000128 512 370 250 121600 7.62557 3.4167 27.1911 105.005 143.425 143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 3.2e-05 512 120 300 517120 31.0619 13.3928 89.9179 419.392 553.982 554.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.000512 4096 660 10600 27920 6.61565 677.388 209.387 893.433 893.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 6.4e-05 4096 170 1700 290080 46.419 55.654 3619.43 1676.89 5398.47 5398.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 6.4e-05 4096 220 2900 270720 72.5493 55.6836 2263.79 1676.87 4069 4069.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.000128 1024 570 2450 112640 14.3876 6.83814 183.679 238.703 443.764 443.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 0.000128 512 370 250 120320 7.68582 3.4161 18.502 105.005 134.791 134.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 810 3.2e-05 512 120 300 514560 30.9777 13.3688 76.1199 417.431 538.118 538.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 0.000512 4096 660 10600 27840 6.60861 561.404 208.995 777.051 777.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 6.4e-05 4096 170 1700 289920 46.5089 55.7056 3550.74 1675.24 5328.27 5328.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 6.4e-05 4096 220 2900 270240 72.7692 55.7305 1881.35 1673.97 3683.92 3684.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 0.000128 1024 570 2450 111360 14.4146 6.84134 152.7 240.751 414.859 414.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 0.000128 512 370 250 119040 7.56608 3.40173 32.0475 103.235 146.434 146.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 810 3.2e-05 512 120 300 512000 31.3546 13.3734 65.8495 423.247 534.044 534.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1490 0.000512 4096 660 10600 27840 6.62118 484.147 211.285 702.1 702.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1430 6.4e-05 4096 170 1700 289920 46.3405 55.5893 3499.35 1692.56 5293.92 5294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 6.4e-05 4096 220 2900 270720 72.519 55.6063 2366.01 1692.51 4186.76 4186.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1490 0.000128 1024 570 2450 110080 14.1845 6.80163 130.903 238.979 391.028 391.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1430 0.000128 512 370 250 117760 7.59866 3.39322 30.4245 104.278 145.879 146.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 3.2e-05 512 120 300 519168 30.7068 13.3774 181.526 418.374 644.201 644.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.000512 4096 660 10600 27984 6.62358 1427.59 209.409 1643.66 1643.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 6.4e-05 4096 170 1700 290112 46.2234 55.6535 3252.78 1675.78 5030.51 5030.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 6.4e-05 4096 220 2900 270720 72.5487 55.6628 4778.53 1675.98 6582.83 6582.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.000128 1024 570 2450 112896 14.3128 6.85261 394.782 240.268 656.371 656.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 0.000128 512 370 250 119808 7.60854 3.40893 35.0319 104.219 150.456 150.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 3.2e-05 512 120 300 516096 30.5231 13.2977 120.686 416.694 581.417 581.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.000512 4096 660 10600 27936 6.61414 893.828 209.574 1110.06 1110.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 6.4e-05 4096 170 1700 290112 46.1177 55.6012 2018.03 1677.45 3797.27 3797.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 6.4e-05 4096 220 2900 270336 72.4103 55.6058 2965.21 1677.04 4770.37 4770.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.000128 1024 570 2450 112128 14.251 6.82317 242.475 239.41 503.118 503.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 0.000128 512 370 250 116736 7.64483 3.39773 21.8668 103.314 136.405 136.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 3.2e-05 512 120 300 506880 30.9608 13.226 98.5208 414.63 557.557 557.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.000512 4096 660 10600 27792 6.59382 723.342 209.041 939.02 939.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 6.4e-05 4096 170 1700 289728 46.252 55.6398 4999.99 1676.52 6778.47 6778.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 6.4e-05 4096 220 2900 270144 72.5404 55.6598 2427.3 1695.51 4251.12 4251.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.000128 1024 570 2450 110592 14.2795 6.81779 196.2 238.52 455.977 456.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 0.000128 512 370 250 115200 7.62026 3.3833 20.2789 102.304 133.768 133.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 3.2e-05 512 120 300 503808 30.9042 13.1502 84.3984 412.291 540.961 541.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.000512 4096 660 10600 27840 6.61917 616.512 209.401 832.579 832.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 6.4e-05 4096 170 1700 289920 46.2193 55.5899 4945.54 1675.61 6723.04 6723.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 6.4e-05 4096 220 2900 269568 72.566 55.6219 2063.15 1673.61 3865.05 3865.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.000128 1024 570 2450 110592 14.1515 6.79885 167.529 237.252 425.884 426.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 0.000128 512 370 250 116736 7.65744 3.39558 18.1168 103.291 132.651 132.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 3.2e-05 512 120 300 519680 30.7284 13.385 168.005 418.676 631.014 631.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.000512 4096 660 10600 28000 6.62774 1305.56 209.778 1522.01 1522.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 6.4e-05 4096 170 1700 290080 46.3835 55.7 3001.09 1676.94 4780.19 4780.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 6.4e-05 4096 220 2900 270592 72.7509 55.7239 4385.08 1679.66 6193.33 6193.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.000128 1024 570 2450 112896 14.3524 6.83917 364.191 240.343 625.886 626.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 0.000128 512 370 250 120064 7.6975 3.41814 32.3841 104.813 148.501 148.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 3.2e-05 512 120 300 516096 31.0287 13.3734 111.179 418.813 574.621 574.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.000512 4096 660 10600 27888 6.60653 833.362 209.423 1049.44 1049.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 6.4e-05 4096 170 1700 289856 46.2119 55.6768 1904.12 1677.16 3683.25 3683.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 6.4e-05 4096 220 2900 270592 72.5342 55.6749 2789.68 1677.77 4595.77 4595.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.000128 1024 570 2450 112896 14.3195 6.83482 230.665 239.495 491.475 491.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 0.000128 512 370 250 118272 7.60672 3.40419 21.3533 103.675 136.227 136.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 3.2e-05 512 120 300 516096 31.07 13.3876 90.3143 418.799 553.794 553.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.000512 4096 660 10600 27888 6.62966 683.67 209.706 900.05 900.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 6.4e-05 4096 170 1700 289632 46.3601 55.7097 1566.18 1676.53 3344.85 3344.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 6.4e-05 4096 220 2900 270144 72.8202 55.7508 2281.26 1674.75 4084.67 4084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.000128 1024 570 2450 112896 14.3866 6.83914 188.861 241.529 451.773 451.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 0.000128 512 370 250 118272 7.79754 3.41434 17.5537 104.899 133.849 133.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 3.2e-05 512 120 300 501760 31.2292 13.1891 83.1364 413.965 541.74 541.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.000512 4096 660 10600 27776 6.61238 614.526 209.366 830.547 830.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 6.4e-05 4096 170 1700 289856 46.1742 55.5808 4426.67 1677.14 6205.64 6205.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 6.4e-05 4096 220 2900 269696 72.4632 55.6237 2059.42 1674.86 3862.48 3862.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.000128 1024 570 2450 111104 14.1797 6.81568 168.098 238.142 427.396 427.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 0.000128 512 370 250 114688 7.48778 3.36688 17.441 101.318 129.804 129.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 3.2e-05 512 120 300 516096 30.873 13.3428 168.673 418.088 631.195 631.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.000512 4096 660 10600 27968 6.61914 1259.19 209.703 1475.55 1475.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 6.4e-05 4096 170 1700 290048 46.2014 55.5889 2956.98 1677.09 4735.94 4736.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 6.4e-05 4096 220 2900 270592 72.5021 55.6191 4349.37 1677.18 6154.78 6154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.000128 1024 570 2450 112640 14.2801 6.83008 352.485 241.517 615.269 615.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 0.000128 512 370 250 120832 7.60413 3.41053 32.8867 104.674 148.758 148.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 3.2e-05 512 120 300 516096 30.8696 13.3437 109.566 418.091 572.093 572.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.000512 4096 660 10600 27904 6.61456 820.496 209.577 1036.73 1036.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 6.4e-05 4096 170 1700 290048 46.1886 55.6073 1916.27 1677.28 3695.42 3695.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 6.4e-05 4096 220 2900 270336 72.564 55.6152 2825.09 1677.3 4630.67 4630.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.000128 1024 570 2450 112640 14.2971 6.82406 226.845 237.057 485.181 485.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 0.000128 512 370 250 118784 7.72867 3.41187 21.319 104.706 137.345 137.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 3.2e-05 512 120 300 503808 30.9004 13.1452 90.2163 412.632 547.115 547.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.000512 4096 660 10600 27840 6.61709 671.115 209.571 887.348 887.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 6.4e-05 4096 170 1700 289920 46.1941 55.6093 1628.58 1676.88 3407.34 3407.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 6.4e-05 4096 220 2900 269568 72.5553 55.618 2376.01 1674.87 4179.16 4179.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.000128 1024 570 2450 110592 14.1535 6.79731 186.477 237.397 444.986 445.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 0.000128 512 370 250 116736 7.65974 3.39728 18.0114 103.372 132.621 132.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 3.2e-05 512 120 300 507904 31.5034 13.3427 80.0938 418.181 543.34 543.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.000512 4096 660 10600 27648 6.58842 583.675 208.891 799.198 799.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 6.4e-05 4096 170 1700 289280 46.1863 55.5866 1452.76 1675.34 3229.94 3230.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 6.4e-05 4096 220 2900 269312 72.4639 55.5824 2124.09 1673.13 3925.37 3925.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.000128 1024 570 2450 110592 14.5129 6.84442 163.116 239.94 424.568 424.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 0.000128 512 370 250 114688 7.96176 3.41389 15.9275 104.794 132.282 132.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 3.2e-05 512 120 300 516096 30.8528 13.366 172.3 417.764 634.507 634.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.000512 4096 660 10600 27936 6.61309 1347.4 209.583 1563.64 1563.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 6.4e-05 4096 170 1700 290016 46.3581 55.7298 3045.17 1677.45 4824.79 4824.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 6.4e-05 4096 220 2900 270432 72.7124 55.7243 4479.51 1678.2 6286.26 6286.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.000128 1024 570 2450 111744 14.3791 6.84582 358.002 237.799 617.183 617.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 0.000128 512 370 250 119808 7.55411 3.40899 33.4931 103.833 148.478 148.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 3.2e-05 512 120 300 506880 30.9344 13.2177 119.88 414.281 578.529 578.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.000512 4096 660 10600 27792 6.60042 954.059 208.874 1169.58 1169.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 6.4e-05 4096 170 1700 289728 46.2038 55.6499 2153.54 1675.13 3930.6 3930.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 6.4e-05 4096 220 2900 270144 72.535 55.6688 3177.57 1675.14 4981.02 4981.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.000128 1024 570 2450 110592 14.27 6.82208 254.078 239.402 514.725 514.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 0.000128 512 370 250 115200 7.62416 3.38515 23.0907 102.273 136.56 136.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 3.2e-05 512 120 300 511488 31.2177 13.361 100.46 417.852 563.114 563.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.000512 4096 660 10600 27648 6.57533 782.742 208.695 998.054 998.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 6.4e-05 4096 170 1700 289440 46.346 55.7034 1773.11 1675.87 3551.1 3551.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 6.4e-05 4096 220 2900 269568 72.8072 55.7322 2609.51 1676.44 4414.6 4414.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.000128 1024 570 2450 110592 14.5163 6.84576 210.872 240.058 472.447 472.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 0.000128 512 370 250 117504 7.5185 3.3872 19.4573 102.379 132.921 133.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 3.2e-05 512 120 300 497664 30.695 13.0411 93.5003 408.627 546.082 546.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.000512 4096 660 10600 27648 6.59421 739.955 209.083 955.679 955.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 6.4e-05 4096 170 1700 289728 46.1253 55.5751 1680.21 1677.65 3459.64 3459.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 6.4e-05 4096 220 2900 269568 72.512 55.6103 2466.53 1677.66 4272.42 4272.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.000128 1024 570 2450 105984 14.3264 6.7833 190.826 233.765 445.856 445.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 0.000128 512 370 250 110592 7.4783 3.35139 17.8594 100.18 129.06 129.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 3.2e-05 512 120 300 506880 31.5816 13.3755 87.1128 417.864 550.163 550.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.000512 4096 660 10600 27360 6.53366 669.674 207.88 884.135 884.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 6.4e-05 4096 170 1700 289440 46.3322 55.7117 1535.7 1675.33 3313.15 3313.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 6.4e-05 4096 220 2900 269280 72.6759 55.6933 2249.68 1671.48 4049.64 4049.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.000128 1024 570 2450 109440 14.635 6.8488 181.448 237.746 440.838 440.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 0.000128 512 370 250 115200 7.42842 3.36752 17.2272 100.905 129.114 129.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 3.2e-05 512 120 300 517120 31.0666 13.3878 165.843 423.182 633.692 633.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.000512 4096 660 10600 27920 6.60506 1301.54 211.337 1519.53 1519.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 6.4e-05 4096 170 1700 290080 46.2479 55.6795 2937.64 1692.03 4731.68 4731.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 6.4e-05 4096 220 2900 270720 72.5521 55.6871 4337.23 1693.61 6159.19 6159.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.000128 1024 570 2450 112640 14.3987 6.84259 353.577 240.848 615.824 615.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 0.000128 512 370 250 120320 7.67843 3.41952 32.8257 105.96 150.065 150.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 3.2e-05 512 120 300 512000 31.339 13.3714 114.594 419.533 579.054 579.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.000512 4096 660 10600 27840 6.61174 892.653 209.424 1108.73 1108.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 6.4e-05 4096 170 1700 289920 46.1158 55.587 2016.62 1677.61 3796.01 3796.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 6.4e-05 4096 220 2900 270720 72.404 55.6011 2969.89 1678.32 4776.31 4776.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.000128 1024 570 2450 110080 14.1797 6.79885 236.986 236.565 494.687 494.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 0.000128 512 370 250 117760 7.59178 3.40173 22.2094 103.364 136.748 136.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 3.2e-05 512 120 300 506880 30.644 13.1584 96.0838 412.393 552.5 552.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.000512 4096 660 10600 27600 6.56326 763.042 208.406 978.057 978.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 6.4e-05 4096 170 1700 289440 46.2111 55.6626 1718.54 1675 3495.49 3495.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 6.4e-05 4096 220 2900 269760 72.5422 55.6773 2541.88 1675.02 4345.23 4345.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.000128 1024 570 2450 107520 14.4179 6.8096 198.706 237.44 457.529 457.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 0.000128 512 370 250 115200 7.75104 3.4032 18.7847 103.338 133.465 133.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 3.2e-05 512 120 300 491520 31.7764 13.1456 86.034 412.315 543.488 543.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.000512 4096 660 10600 27520 6.56755 693.363 208.34 908.315 908.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 6.4e-05 4096 170 1700 289280 46.2381 55.6027 1572.91 1673.21 3348.03 3348.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 6.4e-05 4096 220 2900 268800 72.4849 55.55 2314.33 1669.8 4112.27 4112.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.000128 1024 570 2450 107520 14.4264 6.80346 183.125 237.101 441.617 441.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 0.000128 512 370 250 112640 7.89482 3.39558 16.9656 103.361 131.803 131.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 3.2e-05 512 120 300 486400 32.175 13.1656 82.0726 412.773 540.412 540.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.000512 4096 660 10600 27600 6.61526 672.655 209.405 888.721 888.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 6.4e-05 4096 170 1700 289600 46.2189 55.6629 1511.69 1677.07 3290.72 3290.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 6.4e-05 4096 220 2900 270400 72.5361 55.7017 2237.35 1677.62 4043.32 4043.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.000128 1024 570 2450 108800 14.336 6.80755 175.887 236.772 433.958 434.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 0.000128 512 370 250 115200 7.7631 3.39555 16.8649 103.515 131.724 131.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 810 3.2e-05 512 120 300 501760 32.1015 13.3703 136.541 419.023 601.255 601.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 0.000512 4096 660 10560 28064 6.62534 1045.24 209.603 1261.51 1261.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 6.4e-05 4096 170 1680 290368 46.3299 55.5845 3862.95 1675.93 5640.87 5640.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 6.4e-05 4096 220 2880 271104 72.4297 55.6024 3482.18 1675.95 5286.27 5286.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 0.000128 1024 570 2460 110592 14.5246 6.88365 279.323 243.528 544.417 544.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 0.000128 512 370 240 118784 7.71405 3.4105 34.7602 104.549 150.62 150.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 810 3.2e-05 512 120 300 499712 32.1345 13.3466 91.5859 418.117 555.399 555.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1490 0.000512 4096 660 10560 28032 6.62237 682.639 209.729 899.033 899.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1430 6.4e-05 4096 170 1680 290176 46.4753 55.5827 3636.37 1677.28 5415.79 5415.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 6.4e-05 4096 220 2880 270848 72.5031 55.6129 2267.03 1677.25 4072.51 4072.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1490 0.000128 1024 570 2460 109568 14.5334 6.83213 181.71 240.122 443.354 443.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1430 0.000128 512 370 240 118784 7.74362 3.40797 31.5775 104.679 147.593 147.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 810 3.2e-05 512 120 300 497664 31.9131 13.2916 76.615 416.413 538.457 538.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1490 0.000512 4096 660 10560 27936 6.61094 548.523 209.209 764.388 764.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1430 6.4e-05 4096 170 1680 290304 46.2889 55.6031 3569.11 1676.31 5347.38 5347.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 6.4e-05 4096 220 2880 270720 72.4808 55.6155 2524.56 1675.3 4328.06 4328.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1490 0.000128 1024 570 2460 109056 14.5123 6.82362 155.359 239.712 416.564 416.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1430 0.000128 512 370 240 116736 7.65091 3.39549 29.6574 103.242 144.128 144.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 810 3.2e-05 512 120 300 499712 32.1955 13.3472 145.741 417.811 609.317 609.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1490 0.000512 4096 660 10560 27904 6.61299 476.533 209.209 692.398 692.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1430 6.4e-05 4096 170 1680 290048 46.3803 55.576 3521.13 1676.13 5299.3 5299.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 6.4e-05 4096 220 2880 270848 72.6325 55.5788 2304.33 1676.33 4108.98 4109.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1490 0.000128 1024 570 2460 108544 14.6305 6.90483 134.512 241.428 397.632 397.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1430 0.000128 512 370 240 118784 7.73219 3.41197 29.3932 104.69 145.427 145.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 3.2e-05 512 120 300 501760 32.1631 13.4003 185.501 419.448 650.74 650.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.000512 4096 660 10560 28040 6.61299 1426.18 209.636 1642.48 1642.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 6.4e-05 4096 170 1680 290320 46.3875 55.6995 5382.42 1677.91 7162.5 7162.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 6.4e-05 4096 220 2880 271040 72.745 55.7281 4750.98 1677.06 6556.63 6556.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.000128 1024 570 2460 110080 14.6165 6.90586 386.946 238.651 647.279 647.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 0.000128 512 370 240 119040 7.77206 3.42019 36.2891 105.003 152.668 152.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 3.2e-05 512 120 300 501760 32.13 13.3931 122.835 419.428 588.007 588.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.000512 4096 660 10560 28000 6.6089 892.241 209.603 1108.5 1108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 6.4e-05 4096 170 1680 290240 46.257 55.684 5054.39 1676.98 6833.39 6833.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 6.4e-05 4096 220 2880 271040 72.5416 55.7195 2954.18 1677.13 4759.67 4759.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.000128 1024 570 2460 110080 14.5938 6.84851 238.781 238.676 499.057 499.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 0.000128 512 370 240 117760 7.83216 3.4208 24.63 105.014 141.081 141.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 3.2e-05 512 120 300 499200 32.1255 13.3654 101.475 417.456 564.645 564.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.000512 4096 660 10560 27960 6.61734 724.842 209.46 940.969 941.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 6.4e-05 4096 170 1680 290160 46.3828 55.7181 4851.01 1675.84 6629.02 6629.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 6.4e-05 4096 220 2880 270720 72.7095 55.7372 2414.18 1674.47 4217.21 4217.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.000128 1024 570 2460 109440 14.5783 6.84275 194.658 238.678 454.916 455.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 0.000128 512 370 240 115200 7.75811 3.40355 20.1645 106.219 137.731 137.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 810 3.2e-05 512 120 300 501760 32.0884 13.3673 88.5436 419.135 553.354 553.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 0.000512 4096 660 10560 27840 6.60112 611.297 209.005 826.948 827.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 6.4e-05 4096 170 1680 290240 46.1632 55.5979 4908.63 1676.03 6686.49 6686.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 6.4e-05 4096 220 2880 270720 72.4151 55.6064 2045.75 1684.34 3858.22 3858.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 0.000128 1024 570 2460 107520 14.4028 6.80518 162.363 237.412 421.14 421.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 0.000128 512 370 240 112640 7.88176 3.39408 38.6401 103.268 153.368 153.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 3.2e-05 512 120 300 500736 32.1425 13.3837 165.917 418.766 630.434 630.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.000512 4096 660 10560 28032 6.61722 1306.12 209.729 1522.52 1522.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 6.4e-05 4096 170 1680 290304 46.236 55.6589 2965.8 1677.37 4745.15 4745.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 6.4e-05 4096 220 2880 271104 72.5321 55.6742 4370.36 1677.5 6176.17 6176.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.000128 1024 570 2460 109824 14.5748 6.83581 356.578 239.824 617.971 618.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 0.000128 512 370 240 118272 7.70768 3.40998 31.8146 104.317 147.436 147.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 3.2e-05 512 120 300 497664 31.9175 13.2956 110.394 416.7 572.525 572.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.000512 4096 660 10560 27936 6.61248 822.702 209.351 1038.71 1038.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 6.4e-05 4096 170 1680 290304 46.1478 55.5995 1868.04 1677.5 3647.38 3647.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 6.4e-05 4096 220 2880 270720 72.3962 55.6052 2732.56 1677.16 4537.83 4537.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.000128 1024 570 2460 109056 14.5055 6.8233 221.608 237.283 480.38 480.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 0.000128 512 370 240 116736 7.6512 3.39558 20.8147 103.311 135.353 135.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 3.2e-05 512 120 300 488448 32.2934 13.2149 92.5555 414.387 552.663 552.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.000512 4096 660 10560 27936 6.61504 676.277 209.461 892.398 892.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 6.4e-05 4096 170 1680 290016 46.2639 55.6585 4324.7 1675.49 6102.19 6102.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 6.4e-05 4096 220 2880 270720 72.5082 55.6749 2252.1 1675.73 4056.12 4056.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.000128 1024 570 2460 108288 14.4817 6.82128 180.647 238.381 440.484 440.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 0.000128 512 370 240 115200 7.62714 3.38486 19.2903 102.242 132.728 132.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 3.2e-05 512 120 300 491520 31.7765 13.1362 84.0402 412.299 541.473 541.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.000512 4096 660 10560 27840 6.61709 608.346 209.177 824.182 824.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 6.4e-05 4096 170 1680 289920 46.264 55.614 4284.62 1675.53 6062.11 6062.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 6.4e-05 4096 220 2880 270336 72.5148 55.6187 2028.75 1673.56 3830.55 3830.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.000128 1024 570 2460 107520 14.4076 6.79731 160.949 236.174 418.486 418.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 0.000128 512 370 240 116736 7.66432 3.3937 17.6952 103.288 132.223 132.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 3.2e-05 512 120 300 491520 31.7929 13.1543 73.7156 412.231 531.114 531.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.000512 4096 660 10560 27840 6.61914 526.831 209.394 742.885 742.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 6.4e-05 4096 170 1680 289920 46.3057 55.6749 4231.96 1674.38 6008.4 6008.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 6.4e-05 4096 220 2880 270720 72.5276 55.6944 1759.93 1674.39 3562.64 3562.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.000128 1024 570 2460 107520 14.4417 6.80547 140.129 238.244 399.778 399.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 0.000128 512 370 240 115200 7.75616 3.40224 15.8451 103.299 130.484 130.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 3.2e-05 512 120 300 501760 32.0956 13.3845 164.886 418.442 629.03 629.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.000512 4096 660 10560 28056 6.62099 1253.33 209.756 1469.75 1469.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 6.4e-05 4096 170 1680 290304 46.3544 55.6999 2837 1675.98 4615.12 4615.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 6.4e-05 4096 220 2880 270816 72.7598 55.7274 4171.39 1675.4 5975.4 5975.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.000128 1024 570 2460 110208 14.5903 6.84285 338.341 241.322 601.254 601.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 0.000128 512 370 240 118272 7.79578 3.41606 31.0974 104.761 147.258 147.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 3.2e-05 512 120 300 501760 32.064 13.37 105.895 418.484 570.039 570.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.000512 4096 660 10560 28000 6.62749 800.6 209.935 1017.21 1017.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 6.4e-05 4096 170 1680 290080 46.2234 55.6507 1802.24 1675.69 3579.88 3579.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 6.4e-05 4096 220 2880 270592 72.5618 55.6614 2641.71 1676.62 4446.66 4446.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.000128 1024 570 2460 109312 14.6272 6.83939 212.181 238.246 472.049 472.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 0.000128 512 370 240 114688 7.82029 3.40557 19.5996 103.596 134.607 134.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 3.2e-05 512 120 300 494592 32.6563 13.3919 88.4808 422.546 557.293 557.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.000512 4096 660 10560 27888 6.61562 665.876 211.357 883.892 883.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 6.4e-05 4096 170 1680 289968 46.3505 55.7117 1522.25 1691.57 3315.96 3316.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 6.4e-05 4096 220 2880 270144 72.8035 55.7363 2217.27 1689.76 4035.67 4035.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.000128 1024 570 2460 110208 14.6076 6.84237 181.618 242.248 445.472 445.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 0.000128 512 370 240 118272 7.80589 3.41674 17.3972 105.843 134.651 134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 3.2e-05 512 120 300 487424 32.2598 13.1843 75.6175 413.691 534.973 535.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.000512 4096 660 10560 27776 6.61114 584.005 209.007 799.669 799.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 6.4e-05 4096 170 1680 289856 46.1491 55.5745 1344.21 1676.06 3122.06 3122.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 6.4e-05 4096 220 2880 269696 72.431 55.6058 1948.2 1673.67 3750.02 3750.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.000128 1024 570 2460 107520 14.492 6.82189 154.855 237.162 413.484 413.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 0.000128 512 370 240 107520 7.88954 3.36614 14.0447 101.251 126.777 126.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 3.2e-05 512 120 300 483840 31.9213 13.09 71.898 409.308 526.428 526.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.000512 4096 660 10560 27720 6.60784 513.847 209.201 729.701 729.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 6.4e-05 4096 170 1680 289520 46.4484 55.7056 3925.9 1676.13 5704.26 5704.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 6.4e-05 4096 220 2880 269920 72.7056 55.7089 1729.54 1673.13 3531.18 3531.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.000128 1024 570 2460 103040 14.6577 6.80141 132.577 235.702 389.895 390.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 0.000128 512 370 240 107520 8.1072 3.3896 14.6067 102.585 128.87 129.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 3.2e-05 512 120 300 499712 32.1383 13.3468 156.309 418.08 620.092 620.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.000512 4096 660 10560 28032 6.62301 1138.55 209.822 1355.04 1355.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 6.4e-05 4096 170 1680 290176 46.2029 55.6118 2693.37 1677.11 4472.37 4472.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 6.4e-05 4096 220 2880 270848 72.526 55.6189 3963.75 1678.14 5770.15 5770.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.000128 1024 570 2460 109568 14.5461 6.83062 314.246 242.302 578.082 578.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 0.000128 512 370 240 118784 7.72394 3.4095 29.8966 104.677 145.886 146.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 3.2e-05 512 120 300 499712 32.1371 13.3468 105.011 417.737 568.447 568.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.000512 4096 660 10560 27904 6.61994 758.328 209.175 974.166 974.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 6.4e-05 4096 170 1680 290048 46.2193 55.6215 1836.55 1675.87 3614.34 3614.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 6.4e-05 4096 220 2880 270848 72.5086 55.6125 2706.43 1676.38 4511.04 4511.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.000128 1024 570 2460 108544 14.6367 6.83008 206.183 237.904 465.71 465.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 0.000128 512 370 240 118784 7.72749 3.40643 20.3994 104.62 136.337 136.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 3.2e-05 512 120 300 491520 31.7686 13.1502 85.7405 412.338 543.223 543.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.000512 4096 660 10560 27840 6.61094 625.861 209.202 841.718 841.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 6.4e-05 4096 170 1680 289920 46.1998 55.5927 1525.81 1675.7 3303.37 3303.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 6.4e-05 4096 220 2880 270336 72.5287 55.61 2239.37 1673.72 4041.33 4041.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.000128 1024 570 2460 107520 14.41 6.79696 169.774 237.241 428.379 428.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 0.000128 512 370 240 116736 7.66506 3.40173 16.9041 103.297 131.452 131.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 3.2e-05 512 120 300 491520 32.7572 13.3448 78.9938 418.109 543.423 543.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.000512 4096 660 10560 27648 6.58342 554.736 208.624 769.989 770.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 6.4e-05 4096 170 1680 289280 46.2122 55.5825 1412.75 1674.97 3189.58 3189.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 6.4e-05 4096 220 2880 269312 72.4465 55.5745 2064.04 1672.15 3864.32 3864.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.000128 1024 570 2460 106496 14.8108 6.83382 151.625 240.11 413.538 413.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 0.000128 512 370 240 114688 7.96806 3.40992 15.5662 104.772 131.899 132.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 3.2e-05 512 120 300 491520 31.79 13.1482 72.2694 412.721 530.153 530.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.000512 4096 660 10560 27520 6.55939 506.973 208.317 721.894 721.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 6.4e-05 4096 170 1680 289280 46.2574 55.6237 1287.74 1674.87 3064.56 3064.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 6.4e-05 4096 220 2880 268800 72.48 55.5808 1881.82 1671.51 3681.5 3681.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.000128 1024 570 2460 107520 14.4418 6.79731 139.76 236.526 397.678 397.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 0.000128 512 370 240 112640 7.89546 3.39562 14.0068 103.461 128.941 129.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 810 3.2e-05 512 120 320 507904 31.6956 13.3721 137.599 419.121 602.005 602.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 0.000512 4096 660 10560 28064 6.61299 1028.96 209.648 1245.26 1245.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 6.4e-05 4096 170 1664 290432 46.3271 55.5961 3743.31 1676.32 5521.63 5521.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 6.4e-05 4096 220 2880 271360 72.4072 55.619 3427.33 1676.31 5231.78 5231.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 0.000128 1024 570 2432 115712 14.075 6.8312 286.285 239.216 546.567 546.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 0.000128 512 370 256 115712 7.89638 3.41139 35.7897 104.57 151.857 152.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 810 3.2e-05 512 120 320 503808 31.7844 13.3509 90.4814 417.771 553.608 553.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1490 0.000512 4096 660 10560 28032 6.62182 660.003 209.556 876.227 876.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1430 6.4e-05 4096 170 1664 290304 46.3872 55.5848 3514.14 1675.96 5292.15 5292.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 6.4e-05 4096 220 2880 271104 72.5106 55.6059 2199.89 1675.8 4003.92 4004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1490 0.000128 1024 570 2432 114688 14.1044 6.8608 183.296 243.28 447.697 447.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1430 0.000128 512 370 256 114688 7.96006 3.41402 31.4769 104.597 147.631 147.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 810 3.2e-05 512 120 320 503808 31.4871 13.2946 76.4888 416.75 538.237 538.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1490 0.000512 4096 660 10560 27936 6.61194 539.834 209.375 755.866 755.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1430 6.4e-05 4096 170 1664 290304 46.3016 55.5889 3447.43 1677.67 5227.08 5227.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 6.4e-05 4096 220 2880 271104 72.4347 55.6238 2493.64 1676.64 4298.46 4298.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1490 0.000128 1024 570 2432 113664 14.1044 6.82077 158.766 239.406 419.254 419.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1430 0.000128 512 370 256 113664 7.81722 3.39414 30.1013 103.326 144.82 144.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 810 3.2e-05 512 120 320 499712 32.3436 13.3458 147.205 417.745 610.865 611.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1490 0.000512 4096 660 10560 27904 6.61299 467.883 209.171 683.709 683.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1430 6.4e-05 4096 170 1664 290304 46.4465 55.5868 3396.55 1675.86 5174.52 5174.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 6.4e-05 4096 220 2880 270848 72.6121 55.5802 2289.12 1675.95 4093.38 4093.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1490 0.000128 1024 570 2432 114688 14.12 6.83549 138.886 239.514 399.515 399.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1430 0.000128 512 370 256 114688 7.96582 3.4087 29.7958 104.622 145.979 146.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 3.2e-05 512 120 320 509440 31.6046 13.4014 182.352 419.355 646.938 647.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.000512 4096 660 10560 28040 6.60899 1377.17 209.581 1593.41 1593.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 6.4e-05 4096 170 1664 290400 46.4056 55.7065 5059.95 1677.1 6839.24 6839.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 6.4e-05 4096 220 2880 271200 72.7278 55.7322 4581.82 1678.69 6389.08 6389.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.000128 1024 570 2432 115840 14.1213 6.84282 387.075 237.597 645.793 645.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 0.000128 512 370 256 116480 7.91421 3.42003 36.3901 104.977 152.887 153.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 3.2e-05 512 120 320 506880 31.7644 13.3916 119.237 419.149 583.765 583.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.000512 4096 660 10560 28000 6.61677 842.387 209.468 1058.52 1058.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 6.4e-05 4096 170 1664 290240 46.2725 55.6642 4742.05 1675.88 6519.94 6520.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 6.4e-05 4096 220 2880 271040 72.5237 55.6989 2781.15 1676.09 4585.57 4585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.000128 1024 570 2432 115200 14.1505 6.8407 236.346 239.646 497.146 497.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 0.000128 512 370 256 115200 7.96589 3.42032 24.5705 104.945 141.088 141.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 3.2e-05 512 120 320 506880 31.5492 13.3637 99.1073 417.394 561.633 561.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.000512 4096 660 10560 27960 6.61504 695.765 209.431 911.854 911.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 6.4e-05 4096 170 1664 290160 46.3778 55.7119 4578.1 1675.4 6355.67 6355.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 6.4e-05 4096 220 2880 270720 72.6986 55.7204 2303.57 1693.54 4125.63 4125.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.000128 1024 570 2432 115200 14.08 6.84442 194.477 239.778 455.337 455.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 0.000128 512 370 256 111360 7.98051 3.40483 19.737 103.242 134.547 134.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 810 3.2e-05 512 120 320 501760 32.0622 13.3706 86.6814 419.036 551.369 551.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 0.000512 4096 660 10560 27840 6.61565 594.072 208.955 809.688 809.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 6.4e-05 4096 170 1664 290240 46.1828 55.5958 4618.08 1675.62 6395.56 6395.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 6.4e-05 4096 220 2880 270720 72.4108 55.619 1977.89 1675.81 3781.84 3781.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 0.000128 1024 570 2432 112640 13.9686 6.80176 164.157 235.316 420.398 420.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 0.000128 512 370 256 112640 7.88832 3.39558 39.5838 103.256 154.308 154.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 810 3.2e-05 512 120 320 499200 31.3704 13.1846 78.7268 412.354 535.853 536.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1490 0.000512 4096 660 10560 27800 6.61331 541.746 209.036 757.442 757.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1430 6.4e-05 4096 170 1664 290000 46.3683 55.6954 4486.15 1674.78 6263.07 6263.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 6.4e-05 4096 220 2880 270400 72.7515 55.7203 2840.46 1675.11 4644.15 4644.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1490 0.000128 1024 570 2432 112000 14.0669 6.81757 150.398 237.527 408.964 409.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1430 0.000128 512 370 256 108800 8.14269 3.40499 40.4402 103.31 155.485 155.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 3.2e-05 512 120 320 506880 31.6638 13.378 163.177 418.38 626.82 626.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.000512 4096 660 10560 28032 6.61504 1267.61 209.539 1483.81 1483.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 6.4e-05 4096 170 1664 290400 46.2675 55.6624 2858.37 1675.91 4636.28 4636.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 6.4e-05 4096 220 2880 271296 72.5146 55.6877 4221.62 1675.89 6025.82 6025.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.000128 1024 570 2432 115200 14.1035 6.83606 358.106 240.305 619.51 619.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 0.000128 512 370 256 115200 7.87674 3.40608 31.7001 104.224 147.39 147.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 3.2e-05 512 120 320 503808 31.4821 13.2972 108.501 416.408 569.909 570.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.000512 4096 660 10560 27936 6.61542 787.732 209.205 1003.6 1003.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 6.4e-05 4096 170 1664 290304 46.134 55.5983 1787.68 1676.29 3565.78 3565.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 6.4e-05 4096 220 2880 271104 72.3313 55.5999 2633.42 1675.28 4436.74 4436.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.000128 1024 570 2432 113664 14.1122 6.82592 221.936 239.311 482.342 482.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 0.000128 512 370 256 113664 7.81734 3.39334 21.0002 103.24 135.637 135.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 3.2e-05 512 120 320 497664 31.6689 13.2151 91.8406 414.323 551.268 551.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.000512 4096 660 10560 27936 6.61478 651.17 209.436 867.265 867.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 6.4e-05 4096 170 1664 290016 46.1939 55.6517 1475.67 1675.29 3252.88 3252.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 6.4e-05 4096 220 2880 270720 72.5292 55.6728 2165.44 1675.92 3969.66 3969.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.000128 1024 570 2432 112896 14.073 6.82275 180.26 239.659 440.967 441.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 0.000128 512 370 256 110592 7.88253 3.3833 18.9396 102.228 132.612 132.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 3.2e-05 512 120 320 491520 31.7669 13.1461 80.6963 412.635 538.464 538.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.000512 4096 660 10560 27840 6.60778 579.21 209.349 795.213 795.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 6.4e-05 4096 170 1664 289920 46.2585 55.5943 4036.54 1677.01 5815.48 5815.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 6.4e-05 4096 220 2880 270336 72.5258 55.6257 1918.77 1675.02 3722.05 3722.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.000128 1024 570 2432 110592 14.1604 6.80106 155.597 237.449 414.167 414.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 0.000128 512 370 256 110592 8.00589 3.39763 17.0914 103.374 132.053 132.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 3.2e-05 512 120 320 491520 31.7895 13.1639 71.5701 412.619 529.357 529.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.000512 4096 660 10560 27840 6.61907 507.015 209.574 723.254 723.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 6.4e-05 4096 170 1664 289920 46.2627 55.6534 3985.53 1675.92 5763.45 5763.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 6.4e-05 4096 220 2880 270720 72.4999 55.6769 1695.29 1675.92 3499.49 3499.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.000128 1024 570 2432 111360 14.1036 6.80989 138.75 235.489 395.311 395.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 0.000128 512 370 256 107520 8.20326 3.3999 15.1219 106.737 133.651 133.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 3.2e-05 512 120 320 505344 31.8302 13.3878 159.372 418.647 623.453 623.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.000512 4096 660 10560 28056 6.62576 1200.41 209.851 1416.93 1416.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 6.4e-05 4096 170 1664 290304 46.3708 55.7154 2678.87 1676.83 4457.86 4457.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 6.4e-05 4096 220 2880 271040 72.6898 55.724 3960.37 1676.31 5765.2 5765.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.000128 1024 570 2432 115584 14.1104 6.84227 335.057 239.68 595.846 595.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 0.000128 512 370 256 116480 7.88845 3.41952 30.9579 104.813 147.257 147.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 3.2e-05 512 120 320 501760 32.0633 13.3734 102.075 418.726 566.454 566.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.000512 4096 660 10560 28000 6.61974 759.542 209.759 975.966 976.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 6.4e-05 4096 170 1664 290080 46.2307 55.6518 1720.1 1676.76 3498.83 3498.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 6.4e-05 4096 220 2880 271040 72.5176 55.677 2527.27 1676.69 4332.26 4332.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.000128 1024 570 2432 114688 14.1624 6.84144 211.449 240.533 473.138 473.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 0.000128 512 370 256 114688 7.82147 3.40166 20.0511 103.653 135.11 135.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 3.2e-05 512 120 320 505344 31.8459 13.3911 86.9402 418.809 551.208 551.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.000512 4096 660 10560 27888 6.61261 639.066 209.481 855.207 855.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 6.4e-05 4096 170 1664 289968 46.3442 55.7217 1447.49 1676.55 3226.19 3226.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 6.4e-05 4096 220 2880 270144 72.8101 55.7543 2123.37 1674.76 3926.79 3926.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.000128 1024 570 2432 115584 14.1098 6.84646 182.257 240.775 444.142 444.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 0.000128 512 370 256 112896 8.12016 3.41754 16.6507 104.906 133.275 133.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 3.2e-05 512 120 320 487424 32.2643 13.183 72.9901 414.04 532.702 532.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.000512 4096 660 10560 27776 6.60774 559.744 209.18 775.578 775.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 6.4e-05 4096 170 1664 289856 46.1394 55.5791 1278.73 1677.46 3057.99 3058.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 6.4e-05 4096 220 2880 270592 72.3517 55.6031 1865.36 1675.09 3668.52 3668.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.000128 1024 570 2432 111104 14.1767 6.82454 152.139 238.442 411.746 411.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 0.000128 512 370 256 107520 7.89194 3.36691 14.3764 101.337 127.157 127.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 3.2e-05 512 120 320 483840 31.8944 13.0937 70.0629 408.923 524.195 524.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.000512 4096 660 10560 27720 6.61914 493.799 209.006 709.466 709.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 6.4e-05 4096 170 1664 289520 46.4998 55.7068 3740.12 1674.7 5517.1 5517.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 6.4e-05 4096 220 2880 269920 72.7303 55.7253 1662.04 1672.96 3463.56 3463.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.000128 1024 570 2432 112000 13.9228 7.06973 136.669 232.402 390.223 390.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 0.000128 512 370 256 107520 8.10685 3.39101 14.934 102.495 129.111 129.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 3.2e-05 512 120 320 503808 31.7703 13.3428 157.012 417.635 619.985 620.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.000512 4096 660 10560 28032 6.62733 1136.6 209.601 1352.87 1352.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 6.4e-05 4096 170 1664 290304 46.2089 55.595 2659.76 1675.3 4436.94 4437.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 6.4e-05 4096 220 2880 271104 72.5065 55.6288 3929.41 1676.34 5734 5734.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.000128 1024 570 2432 114688 14.1062 6.82694 324.934 238.966 584.994 585.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 0.000128 512 370 256 114688 7.95098 3.40582 30.7622 104.561 146.862 147.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 3.2e-05 512 120 320 499712 32.1367 13.3386 103.933 417.804 567.433 567.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.000512 4096 660 10560 27904 6.6135 736.868 209.205 952.735 952.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 6.4e-05 4096 170 1664 290304 46.2001 55.595 1790.01 1676.11 3567.99 3568.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 6.4e-05 4096 220 2880 270848 72.5248 55.63 2642.01 1676.13 4446.41 4446.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.000128 1024 570 2432 114688 14.1127 6.8304 211.354 237.989 470.446 470.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 0.000128 512 370 256 114688 7.95277 3.4113 20.6974 104.636 136.882 137.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 3.2e-05 512 120 320 491520 31.7928 13.3074 84.3562 412.637 542.311 542.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.000512 4096 660 10560 27840 6.61094 604.361 209.353 820.37 820.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 6.4e-05 4096 170 1664 289920 46.2175 55.5827 1484.72 1676.99 3263.59 3263.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 6.4e-05 4096 220 2880 270336 72.5305 55.6236 2187.16 1674.86 3990.28 3990.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.000128 1024 570 2432 110592 14.1586 6.80304 168.707 237.455 427.275 427.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 0.000128 512 370 256 110592 8.00192 3.39968 16.7983 103.374 131.754 131.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 3.2e-05 512 120 320 491520 32.7425 13.3348 77.2297 417.83 541.353 541.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.000512 4096 660 10560 27648 6.57408 537.218 208.491 752.325 752.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 6.4e-05 4096 170 1664 289792 46.1809 55.5827 1371.33 1673.85 3147.02 3147.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 6.4e-05 4096 220 2880 269312 72.4828 55.5696 2005.87 1671.05 3805.08 3805.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.000128 1024 570 2432 114688 14.138 6.82928 157.754 239.029 417.91 418.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 0.000128 512 370 256 114688 7.96083 3.41786 16.0483 104.708 132.321 132.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 3.2e-05 512 120 320 491520 31.7876 13.1502 71.1381 412.672 528.965 529.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.000512 4096 660 10560 27520 6.5631 493.73 208.294 708.632 708.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 6.4e-05 4096 170 1664 289280 46.2444 55.5826 1258.94 1674.65 3035.49 3035.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 6.4e-05 4096 220 2880 268800 72.4748 55.5397 1847.83 1671.29 3647.24 3647.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.000128 1024 570 2432 112640 13.997 6.79325 142.74 234.46 398.146 398.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 0.000128 512 370 256 112640 7.90426 3.39763 14.5949 103.449 129.53 129.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 3.2e-05 512 120 320 491520 31.78 13.1543 71.7406 412.761 529.656 529.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.000512 4096 660 10560 27648 6.62266 453.466 209.349 669.48 669.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1430 6.4e-05 4096 170 1664 289536 46.2128 55.5856 1197.51 1675.9 2975.27 2975.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 6.4e-05 4096 220 2880 270336 72.4603 55.5967 1761.78 1676.69 3566.62 3566.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.000128 1024 570 2432 110592 14.1777 6.80419 130.563 236.987 388.681 388.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1430 0.000128 512 370 256 98304 8.1823 3.34896 12.3725 99.3829 123.469 123.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 810 3.2e-05 512 120 384 493568 33.0288 13.3868 218.632 419.047 684.32 684.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1490 0.000512 4096 660 10624 28032 6.61299 1033.81 209.621 1250.09 1250.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1430 6.4e-05 4096 170 1664 290208 46.4173 55.6667 4106.88 1676.14 5885.18 5885.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 6.4e-05 4096 220 2944 269952 72.9091 55.6695 6297.24 1677.22 8103.16 8103.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1490 0.000128 1024 570 2432 115712 14.1069 6.8384 288.257 242.181 551.539 551.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1430 0.000128 512 370 256 103936 8.62704 3.41581 32.6634 104.888 149.781 149.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 810 3.2e-05 512 120 384 493568 32.7165 13.3673 164.477 419.447 630.223 630.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 0.000512 4096 660 10624 28000 6.62666 1147.24 209.835 1363.75 1363.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 6.4e-05 4096 170 1664 290176 46.2313 55.5914 4062.74 1677.63 5842.27 5842.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 6.4e-05 4096 220 2944 269952 72.5282 55.6073 3865.54 1678.95 5672.73 5672.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 0.000128 1024 570 2432 115712 14.0733 6.82803 322.439 241.878 585.377 585.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 0.000128 512 370 256 103424 8.60861 3.40973 34.065 104.653 150.919 151.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 810 3.2e-05 512 120 384 491520 32.73 13.3427 113.882 417.687 577.864 578.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 0.000512 4096 660 10624 27968 6.62509 741.435 209.537 957.642 957.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 6.4e-05 4096 170 1664 290048 46.3974 55.5887 3803.08 1675.52 5580.66 5580.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 6.4e-05 4096 220 2944 269824 72.6056 55.6152 2499.79 1683.41 4311.53 4311.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 0.000128 1024 570 2432 114688 14.1005 6.82848 207.608 237.869 466.562 466.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 0.000128 512 370 256 102400 8.67181 3.40746 30.0336 104.576 146.878 147.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 810 3.2e-05 512 120 384 485376 32.8297 13.2967 93.4006 416.74 556.487 556.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 0.000512 4096 660 10624 27936 6.62749 604.232 209.735 820.638 820.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1430 6.4e-05 4096 170 1664 290112 46.2618 55.5868 3715.5 1677.64 5495.06 5495.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 6.4e-05 4096 220 2944 269568 72.485 55.6181 2044.52 1676.6 3849.33 3849.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 0.000128 1024 570 2432 113664 14.1121 6.8225 167.571 237.367 426.033 426.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1430 0.000128 512 370 256 101376 8.53549 3.39475 28.4799 103.323 143.917 144.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 810 3.2e-05 512 120 384 491520 32.7593 13.3443 84.8893 417.662 548.874 549.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1490 0.000512 4096 660 10624 27904 6.62534 538.628 209.496 754.795 754.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1430 6.4e-05 4096 170 1664 290048 46.3255 55.5955 3673.37 1675.56 5450.94 5451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 6.4e-05 4096 220 2944 269824 72.6098 55.6074 1829.91 1675.68 3633.91 3634.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1490 0.000128 1024 570 2432 114688 14.1124 6.85875 151.936 237.922 410.988 411.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1430 0.000128 512 370 256 102400 8.68125 3.40659 28.252 104.601 145.13 145.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 810 3.2e-05 512 120 384 491520 32.9017 13.3734 78.9538 419.459 544.91 545.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1490 0.000512 4096 660 10624 27840 6.61062 493.087 209.516 709.257 709.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1430 6.4e-05 4096 170 1664 289920 46.2569 55.5908 3645.54 1678.01 5425.48 5425.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 6.4e-05 4096 220 2944 269440 72.5862 55.608 2417.02 1679.28 4224.61 4224.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1490 0.000128 1024 570 2432 112640 13.9686 6.84237 137.501 235.747 394.214 394.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1430 0.000128 512 370 256 97280 8.76285 3.3975 26.7798 103.345 142.469 142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 810 3.2e-05 512 120 384 479232 32.7098 13.1469 71.6307 412.64 530.348 530.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1490 0.000512 4096 660 10624 27840 6.62669 455.825 209.711 672.208 672.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1430 6.4e-05 4096 170 1664 289920 46.336 55.5914 3617.25 1676.92 5396.17 5396.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 6.4e-05 4096 220 2944 268800 72.6902 55.6171 2295.28 1676.22 4099.91 4100
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1490 0.000128 1024 570 2432 110592 14.1539 6.79322 131.675 237.621 390.398 390.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1430 0.000128 512 370 256 98304 8.7025 3.39968 26.3251 103.376 141.986 142.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 810 3.2e-05 512 120 384 473088 33.4439 13.1886 165.204 413.742 625.808 625.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1490 0.000512 4096 660 10624 27776 6.61504 429.181 209.392 645.231 645.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1430 6.4e-05 4096 170 1664 289856 46.2237 55.5971 3595.07 1676.27 5373.23 5373.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 6.4e-05 4096 220 2944 268800 72.5871 55.6002 2228.02 1675.23 4031.55 4031.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1490 0.000128 1024 570 2432 111104 14.1866 6.8137 124.94 236.059 382.161 382.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1430 0.000128 512 370 256 93184 8.72938 3.36691 25.1231 101.268 138.67 138.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 810 3.2e-05 512 120 384 491520 32.9732 13.3462 172.141 418.177 636.855 637.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1490 0.000512 4096 660 10624 27648 6.59283 405.213 209.024 620.875 620.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1430 6.4e-05 4096 170 1664 289280 46.3207 55.5889 3575.74 1675.21 5352.94 5353.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 6.4e-05 4096 220 2944 268288 72.6213 55.5526 2155.16 1674.31 3957.75 3957.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1490 0.000128 1024 570 2432 114688 14.142 6.86701 123.08 240.163 384.408 384.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1430 0.000128 512 370 256 98304 8.92246 3.41146 26.0648 104.794 143.374 143.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 810 3.2e-05 512 120 300 487424 32.3896 13.183 149.78 414.025 609.604 609.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1490 0.000512 4096 660 10560 27776 6.61155 395.557 209.183 611.396 611.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1430 6.4e-05 4096 170 1680 289856 46.2586 55.5827 3464.19 1677.44 5243.55 5243.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 6.4e-05 4096 220 2880 269696 72.6792 55.5913 6037.19 1676.05 7841.61 7841.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1490 0.000128 1024 570 2460 107520 14.4968 6.81165 113.009 241.296 375.773 375.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1430 0.000128 512 370 240 107520 7.90816 3.37104 26.4913 101.333 139.292 139.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 810 3.2e-05 512 120 320 487424 32.4087 13.1814 153.7 413.682 613.202 613.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1490 0.000512 4096 660 10560 27776 6.61094 386.354 209.006 602.014 602.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1430 6.4e-05 4096 170 1664 289856 46.2926 55.5827 3349.44 1676.03 5127.42 5127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1220 6.4e-05 4096 220 2880 270592 72.6404 55.5827 5795.39 1673.64 7597.38 7597.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1490 0.000128 1024 570 2432 111104 14.1813 6.81165 114.74 237.151 373.041 373.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1430 0.000128 512 370 256 107520 7.90253 3.36493 27.2726 101.244 139.966 140.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 810 3.2e-05 512 120 300 501760 30.6892 13.0908 156.922 408.93 609.857 610.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1490 0.000512 4096 660 10600 27720 6.61299 397.747 209.237 613.64 613.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1430 6.4e-05 4096 170 1700 289520 46.5211 55.6978 3446.17 1674.55 5223.01 5223.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1220 6.4e-05 4096 220 2900 268800 73.0038 55.7036 5992.91 1671.73 7793.47 7793.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1490 0.000128 1024 570 2450 107520 14.2663 6.80253 113.493 234.867 369.586 369.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1430 0.000128 512 370 250 116480 7.60304 3.38982 29.9106 102.497 143.585 143.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 810 3.2e-05 512 120 336 483840 32.076 13.0851 171.768 408.825 625.977 626.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1490 0.000512 4096 660 10560 27720 6.60877 394.799 208.949 610.398 610.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1430 6.4e-05 4096 170 1680 289520 46.5428 55.6901 3474.41 1674.12 5250.84 5250.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 6.4e-05 4096 220 2880 269920 73.0122 55.6976 6088.63 1671.3 7888.75 7888.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1490 0.000128 1024 570 2448 107520 14.2771 6.80141 112.266 238.311 371.817 371.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1430 0.000128 512 370 240 107520 8.11696 3.38486 27.4721 102.463 141.624 141.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 810 3.2e-05 512 120 320 507904 31.5942 13.3418 161.692 418.061 624.91 625.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1490 0.000512 4096 660 10560 27904 6.61654 456.967 209.33 672.959 673.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1430 6.4e-05 4096 170 1664 290304 46.3749 55.584 3384.6 1677.12 5163.76 5163.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 6.4e-05 4096 220 2880 271360 72.8011 55.5868 5971.96 1677.29 7777.75 7777.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1490 0.000128 1024 570 2432 114688 14.1191 6.82806 133.539 243.543 398.188 398.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1430 0.000128 512 370 256 122880 7.50394 3.40938 31.7607 104.704 147.559 147.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 810 3.2e-05 512 120 320 491520 31.796 13.1523 206.616 412.831 664.616 664.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1490 0.000512 4096 660 10560 27360 6.56346 680.686 208.324 895.617 895.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1430 6.4e-05 4096 170 1664 289920 46.1564 55.5887 4697.76 1677.47 6477.05 6477.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1220 6.4e-05 4096 220 2880 268800 72.446 55.5487 3246.19 1674.44 5048.73 5048.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1490 0.000128 1024 570 2432 107520 14.4498 6.80522 190.077 242.998 454.489 454.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1430 0.000128 512 370 256 107520 8.21456 3.39558 39.0204 103.569 154.385 154.529
