# DetectRTL

## University of Cincinnati Senior Design Requirements

### Team

John Parks, Computer Science  
Advisor: Dr. Boyang Wang

### Project Description

This project will focus on developing new static methods to detect hardware vulnerabilities in RTL designs written in Verilog or VHDL. The goal of this project aims to enhance the security of hardware design early during the design stage.

### User Stories and Design Diagrams

[User Stories](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/User_stories.md)  
[Design Diagram 0](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Diagram_0.png)  
[Design Diagram 1](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Diagram_1.png)  
[Design Diagram 2](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Diagram_2.png)

### Project Tasks and Timeline

[Tasklist](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Tasklist.md)  
[Timeline and Effort Matrix](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Timeline_and_Effort_Matrix.pdf)

### ABET Concerns

[ABET Concerns Essay](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Project_Constraints_Essay.pdf)

### Project Presentation

[Project Presentation Slides](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Fall_Design_Presentation/Fall_Design_Presentation.pptx)

### Self Assessment Essay

[Self Assessment Essay](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Individual_capstone_assessment.pdf)

### Professional Biography

[John Parks](https://github.com/johnwparks03/SeniorDesign/blob/main/Senior_Design_Deliverables/Biography.md)

### Budget

No expenses to date.

### Appendix

[Commit History](https://github.com/UCdasec/DetectRTL/commits/main/)
