===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.1090 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1973 ( 26.0%)    5.1973 ( 30.4%)  FIR Parser
    8.4006 ( 42.1%)    6.6656 ( 39.0%)  'firrtl.circuit' Pipeline
    1.2304 (  6.2%)    1.2304 (  7.2%)    InferWidths
    0.8261 (  4.1%)    0.8261 (  4.8%)    LowerFIRRTLTypes
    3.1160 ( 15.6%)    1.5595 (  9.1%)    'firrtl.module' Pipeline
    0.9141 (  4.6%)    0.4689 (  2.7%)      ExpandWhens
    1.0764 (  5.4%)    0.5504 (  3.2%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    1.1185 (  5.6%)    0.5610 (  3.3%)      SimpleCanonicalizer
    1.7685 (  8.9%)    1.7685 ( 10.3%)    IMConstProp
    0.3568 (  1.8%)    0.3568 (  2.1%)    BlackBoxReader
    0.3524 (  1.8%)    0.1769 (  1.0%)    'firrtl.module' Pipeline
    0.3494 (  1.7%)    0.1756 (  1.0%)      CheckWidths
    1.0128 (  5.1%)    1.0128 (  5.9%)  LowerFIRRTLToHW
    0.2980 (  1.5%)    0.2980 (  1.7%)  HWMemSimImpl
    1.9798 (  9.9%)    0.9928 (  5.8%)  'hw.module' Pipeline
    0.2644 (  1.3%)    0.1364 (  0.8%)    HWCleanup
    0.6851 (  3.4%)    0.3481 (  2.0%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.0223 (  5.1%)    0.5129 (  3.0%)    SimpleCanonicalizer
    0.4080 (  2.0%)    0.4080 (  2.4%)  HWLegalizeNames
    0.2807 (  1.4%)    0.1412 (  0.8%)  'hw.module' Pipeline
    0.2775 (  1.4%)    0.1397 (  0.8%)    PrettifyVerilog
    1.4378 (  7.2%)    1.4378 (  8.4%)  Output
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   19.9705 (100.0%)   17.1090 (100.0%)  Total

{
  totalTime: 17.15,
  maxMemory: 763854848
}
