<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Register Details</title></head>
<body>
<h1><a name="idp41371432"></a>Register Details</h1>
<h2><a name="H3-sect1-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block"></a>DWC_mipi_i3c_block Register Details</h2>
<p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL"></a>DEVICE_CTRL</p>
<ul><li>Name:Device Control Register</li><li>Description:This Register controls the transfer properties and disposition of controller's capabilities.</li><li>Size:32 bits</li><li>Offset:0x0</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_25_24">25:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_23_9">23:9</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_6_1">6:1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_0">0</a></td>
</tr>
<tr><td>ENABLE</td>
<td>RESUME</td>
<td>ABORT</td>
<td>DMA_ENABLE</td>
<td>ADAPTIVE_I2C_I3C</td>
<td>Rsvd</td>
<td>IDLE_CNT_MULTPLIER</td>
<td>Rsvd</td>
<td>HOT_JOIN_CTRL</td>
<td>I2C_SLAVE_PRESENT</td>
<td>Rsvd</td>
<td>IBA_INCLUDE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEVICE_CTRL</p>
<table summary="Fields for Register: DEVICE_CTRL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_31"></a>31</p>
</td>
<td>ENABLE</td>
<td>R/W</td>
<td><p>Controls whether or not DWC_mipi_i3c is enabled.</p>
<ul><li>1: Enables the DWC_mipi_i3c controller.</li><li>0: Disables the DWC_mipi_i3c controller.</li></ul><p class="BLANK"></p>
<p>In Master mode of operation, software can disable DWC_mipi_i3c while it is active.
However, the controller may not get disabled immediately and is 'Disabled' after commands in the Command queue (if any) are executed leading to a STOP condition on the bus and Master FSM is in IDLE state (as indicated by PRESENT_STATE Register).</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>In Slave mode of operation, software can disable DWC_mipi_i3c while it is active. However, the disable happens after the ongoing transfer is
completed on the I3C bus. Software can read back 1'b0 from this field once disabling of DWC_mipi_i3c is completed.
After power on reset, the software can enable I3C slave controller by programming this bit to 1'b1. However, the I3C bus interface of the controller,
responds to transfer on the bus only after it observes Bus Available condition for BUS_AVAILABLE_TIME*IDLE_CNT_MULTPLIER counts of pclk period. The successful completion of Enable/Disable of the controller depends on availability of SCL to the controller at the time of performing this operation, and hence may not happen instantly.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): DWC_mipi_i3c is disabled</li><li>0x1 (ENABLED): DWC_mipi_i3c is enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_30"></a>30</p>
</td>
<td>RESUME</td>
<td>R/W</td>
<td><p>DWC_mipi_i3c Resume</p>
<p class="BLANK"></p>
<p>This bit is used to resume the controller after it goes to the halt state.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>In the Master mode of operation, the controller goes to the halt state (as indicated in PRESENT_STATE Register) due to any type of error
in the transfer (the type of error is indicated by ERR_STATUS field in the RESPONSE_QUEUE_PORT register).</p>
<p class="BLANK"></p>
<p>After the controller goes to the halt state, the application has to write 1'b1 to this bit to resume the controller.
This bit is auto-cleared once the controller resumes the transfers by initiating the next command.</p>
<p class="BLANK"></p>
<p>In the Slave mode of operation, the controller goes to the halt state due to following conditions:</p>
<ul><li>Any type of error in the transfer (the type of error is indicated by ERR_STATUS field in the RESPONSE_QUEUE_PORT register)</li><li>MRL Register updated by the master through SETMRL CCC.</li></ul><p>After the controller goes to the halt state, the application has to take necessary action to handle the error condition and then write 1'b1
to this bit to resume the controller.
This bit is auto-cleared once the controller is ready to accept new transfers.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_29"></a>29</p>
</td>
<td>ABORT</td>
<td>R/W</td>
<td><p>DWC_mipi_i3c Abort</p>
<p class="BLANK"></p>
<p>This bit is used in Master mode of operation.</p>
<p class="BLANK"></p>
<p>This bit allows the controller to relinquish the DWC_mipi_i3c bus before completing the issued transfer.</p>
<p class="BLANK"></p>
<p>In response to an ABORT request, the controller issues the STOP condition after the complete
data byte is transferred or received.</p>
<p class="BLANK"></p>
<p>This bit is auto-cleared once the transfer is aborted and the controller issues a 'Transfer Abort' interrupt.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_28"></a>28</p>
</td>
<td>DMA_ENABLE</td>
<td>R/W</td>
<td><p>DMA Handshake Interface Enable</p>
<p class="BLANK"></p>
<p>This bit is used to enable or disable the DMA Handshaking interface, and is applicable to both Master and Slave modes of operation.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>1: Enables the DMA handshake control to interact with external DMA.<p class="BLANK"></p>
</li><li>0: The DMA handshake control has no significance.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): DMA Handshake Interface not present</li><li>0x1 (ENABLED): DMA Handshake Interface present</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_27"></a>27</p>
</td>
<td>ADAPTIVE_I2C_I3C</td>
<td>R/W</td>
<td><p>This field is used in Slave mode of operation.
Note that when mode_i2c strap is driven to '0', the Slave controller operates in Adaptive Mode.
Setting of this bit is NOT required to put the controller in Adaptive Mode.
It is only used to enable some features of the Slave controller to adapt to "Adaptive I2C/I3C mode"
of operation. This bit is cleared automatically if the controller determines the mode as I3C.
Effect on Hot-Join:
If this bit is programmed to 1'b1, the controller initiates a
Hot-Join request only after it has switched to I3C mode of operation.
If this bit is not set, the controller initiates a Hot-Join
without determining the bus mode assuming itself to be
on DWC_mipi_i3c bus. This bit should be set only if the Slave application
does not know to which bus the device is connected to.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_26"></a>26</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_25_24"></a>25:24</p>
</td>
<td>IDLE_CNT_MULTPLIER</td>
<td>R/W</td>
<td><p>Idle Count Multiplier</p>
<p class="BLANK"></p>
<p>This bit is used in Slave mode of operation.</p>
<p class="BLANK"></p>
<p>After power-on reset, the Slave controller is enabled only after it sees both SDA and SCL lines idle for a specified time.
This idle time is calculated by multiplying IDLE_CNT_MULITPLIER with BUS_AVAILABLE_TIME field in the BUS_FREE_AVAIL_TIMING register.
- 00 - BUS_AVAILABLE_TIME * 1
- 01 - BUS_AVAILABLE_TIME * 2
- 10 - BUS_AVAILABLE_TIME * 4
- 11 - BUS_AVAILABLE_TIME * 8</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (IDLE_CNT_MULTPLIER_EQ_0): idle time is equal to BUS_AVAILABLE_TIME * 1</li><li>0x1 (IDLE_CNT_MULTPLIER_EQ_1): idle time is equal to BUS_AVAILABLE_TIME * 2</li><li>0x2 (IDLE_CNT_MULTPLIER_EQ_2): idle time is equal to BUS_AVAILABLE_TIME * 4</li><li>0x3 (IDLE_CNT_MULTPLIER_EQ_3): idle time is equal to BUS_AVAILABLE_TIME * 8</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_23_9"></a>23:9</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_8"></a>8</p>
</td>
<td>HOT_JOIN_CTRL</td>
<td>R/W</td>
<td><p>Hot-Join ACK/NACK Control</p>
<p class="BLANK"></p>
<p>This bit is used in master mode of operation.</p>
<p class="BLANK"></p>
<p>This bit acts as a global control to ACK/NACK the Hot-Join request from the devices. The DWC_mipi_i3c Master
ACK/NACKs the Hot-Join request from other devices connected on the DWC_mipi_i3c bus, based on programming of this bit.</p>
<ul><li>0: ACK the Hot-join request.</li><li>1: NACK and send broadcast CCC to disable Hot-Join.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Ack Hot-Join requests</li><li>0x1 (ENABLED): Nack and auto-disable Hot-Join request</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_7"></a>7</p>
</td>
<td>I2C_SLAVE_PRESENT</td>
<td>R/W</td>
<td><p>I2C Slave Present</p>
<p class="BLANK"></p>
<p>This bit is used in master mode of operation.</p>
<p class="BLANK"></p>
<p>This bit indicates whether any Legacy I2C devices are present in the system.</p>
<p class="BLANK"></p>
<p>In HDR mode, this field is used to select TSL over TSP in a mixed bus configuration.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): I2C Slave not present</li><li>0x1 (ENABLED): I2C Slave present</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_6_1"></a>6:1</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_F_0"></a>0</p>
</td>
<td>IBA_INCLUDE</td>
<td>R/W</td>
<td><p>I3C Broadcast Address include</p>
<p class="BLANK"></p>
<p>This bit is used in Master mode of operation.</p>
<p class="BLANK"></p>
<p>This bit is used to include DWC_mipi_i3c broadcast address (0x7E) for private transfer.</p>
<p class="BLANK"></p>
<p>Note: If DWC_mipi_i3c broadcast address is not included for the private transfers, In-band Interrupts (IBI)
driven from Slaves might not win address arbitration. Hence, the IBIs get delayed.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_INCLUDED): I3C Broadcast Address is not included for Private Transfers</li><li>0x1 (INCLUDED): I3C Broadcast Address is included for Private Transfers</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR"></a>DEVICE_ADDR</p>
<ul><li>Name:Device Address Register</li><li>Description:<p class="BLANK"></p>
In the Controller mode of operation this Register is used to program the Device Dynamic Addresses and its respective valid bit. The Software Reset will not clear this register.<p class="BLANK"></p>
In the Target mode of operation this Register reflects the Static and Dynamic Addresses and their respective valid bits.<p class="BLANK"></p>
</li><li>Size:32 bits</li><li>Offset:0x4</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_30_23">30:23</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_22_16">22:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_14_7">14:7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_6_0">6:0</a></td>
</tr>
<tr><td>DYNAMIC_ADDR_VALID</td>
<td>Rsvd</td>
<td>DYNAMIC_ADDR</td>
<td>STATIC_ADDR_VALID</td>
<td>Rsvd</td>
<td>STATIC_ADDR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEVICE_ADDR</p>
<table summary="Fields for Register: DEVICE_ADDR" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_31"></a>31</p>
</td>
<td>DYNAMIC_ADDR_VALID</td>
<td>R/W</td>
<td><p>Dynamic Address Valid</p>
<p class="BLANK"></p>
<p>This bit is used to control whether the DYNAMIC_ADDR is valid or not.</p>
<p class="BLANK"></p>
<ul><li>In I3C Main Master mode, the user sets this bit to 1 as it self-assigns its dynamic address.</li><li>In all other operation modes, the Controller sets this bit to 1 when Main Master assigns the Dynamic address during ENTDAA mechanism, SETDASA CCC or SETNEWDA CCC. The bit will be set to 0 with RSTDAA CCC. Application can still program the Dynamic address valid if required under special circumstances like after exiting the low power mode in slave mode of operation.</li></ul><p class="BLANK"></p>
<ul><li>In I3C Slave Mode the Controller sets this bit to 1 when Main Master assigns the Dynamic address during ENTDAA mechanism, SETDASA CCC or SETNEWDA CCC. The bit will be set to 0 with RSTDAA CCC. Application can still program the Dynamic address valid if required under special circumstances like after exiting the low power mode in slave mode of operation</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INVALID): Dynamic Address is invalid</li><li>0x1 (VALID): Dynamic Address is valid</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_30_23"></a>30:23</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_22_16"></a>22:16</p>
</td>
<td>DYNAMIC_ADDR</td>
<td>R/W</td>
<td><p>Device Dynamic Address.</p>
<p class="BLANK"></p>
<p>This field is used to program the Device Dynamic Address. The Controller uses this address for I3C transfers. Application can program the Dynamic Address through the Slave Interface.</p>
<p class="BLANK"></p>
<ul><li>In Main Master mode, the user/application has to program the Dynamic Address through the Slave interface as it self-assigns its Dynamic Address.</li><li>In all other modes, the Main Master assigns this address during ENTDAA mechanism, SETDASA CCC or SETNEWDA CCC. Application can still program the Dynamic address if required under special circumstances like after exiting the low power mode in slave mode of operation.</li></ul><p class="BLANK"></p>
<ul><li>In Target Mode,the Main Master assigns this address during ENTDAA mechanism, SETDASA CCC or SETNEWDA CCC. Application can still program the Dynamic address if required under special circumstances like after exiting the low power mode in slave mode of operation</li></ul><p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_15"></a>15</p>
</td>
<td>STATIC_ADDR_VALID</td>
<td>R/W</td>
<td><p>Static Address Valid.</p>
<p class="BLANK"></p>
<p>In slave mode of operation this bit reflects the value of static_addr_en input port. The input port static_addr_en is expected to be driven to 1
only if the device supports I2C or I3C Static Address.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INVALID): Static Address is invalid</li><li>0x1 (VALID): Static Address is valid</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_14_7"></a>14:7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_F_6_0"></a>6:0</p>
</td>
<td>STATIC_ADDR</td>
<td>R/W</td>
<td><p>Device Static Address.</p>
<p class="BLANK"></p>
<p>In slave mode of operation this field reflects the value of static_addr input port. The controller uses this address to respond to
SETDASA CCC Command to get the Dynamic Address if static address is valid (STATIC_ADDR_VALID field is set to 1).</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY"></a>HW_CAPABILITY</p>
<ul><li>Name:Hardware Capability register</li><li>Description:This register reflects the configured capabilities of DWC_mipi_i3c.</li><li>Size:32 bits</li><li>Offset:0x8</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_16_11">16:11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_10_5">10:5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_2_0">2:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>SLV_IBI_CAP</td>
<td>SLV_HJ_CAP</td>
<td>DMA_EN</td>
<td>HDR_TX_CLOCK_PERIOD</td>
<td>CLOCK_PERIOD</td>
<td>HDR_TS_EN</td>
<td>HDR_DDR_EN</td>
<td>DEVICE_ROLE_CONFIG</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: HW_CAPABILITY</p>
<table summary="Fields for Register: HW_CAPABILITY" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_31_20"></a>31:20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_19"></a>19</p>
</td>
<td>SLV_IBI_CAP</td>
<td>R</td>
<td><p>Reflects the IC_SLV_IBI Configurable Parameter.</p>
<p class="BLANK"></p>
<p>Specifies slave's capability to initiate slave interrupt requests.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_18"></a>18</p>
</td>
<td>SLV_HJ_CAP</td>
<td>R</td>
<td><p>Reflects the IC_SLV_HJ Configurable Parameter.</p>
<p class="BLANK"></p>
<p>Specifies slave's capability to initiate Hot-join request.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_17"></a>17</p>
</td>
<td>DMA_EN</td>
<td>R</td>
<td><p>Reflects the IC_HAS_DMA Configurable Parameter.</p>
<p class="BLANK"></p>
<p>Specifies whether controller is configured to have DMA handshaking interface.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_16_11"></a>16:11</p>
</td>
<td>HDR_TX_CLOCK_PERIOD</td>
<td>R</td>
<td><p>Reflects the IC_HDR_TX_CLK_PERIOD Configurable Parameter.</p>
<p>Value After Reset:0x28</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_10_5"></a>10:5</p>
</td>
<td>CLOCK_PERIOD</td>
<td>R</td>
<td><p>Reflects the IC_CLK_PERIOD Configurable Parameter</p>
<p>Value After Reset:0x8</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_4"></a>4</p>
</td>
<td>HDR_TS_EN</td>
<td>R</td>
<td><p>Reflects the IC_SPEED_HDR_TS Configurable Parameter.</p>
<p class="BLANK"></p>
<p>Specifies the Controllers capability to perform HDR-TS transfers.</p>
<ul><li>0: HDR-TS not supported</li><li>1: HDR-TS supported</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (HDR_TS_ENABLED): HDR TS transfers supported</li><li>0x0 (HDR_TS_DISABLED): HDR TS transfers not supported</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_3"></a>3</p>
</td>
<td>HDR_DDR_EN</td>
<td>R</td>
<td><p>Reflects the IC_SPEED_HDR_DDR Configurable Parameter.</p>
<p class="BLANK"></p>
<p>Specifies the Controllers capability to perform HDR-DDR transfers.</p>
<ul><li>0: HDR-DDR not supported</li><li>1: HDR-DDR supported</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (HDR_DDR_ENABLED): HDR DDR transfers supported</li><li>0x0 (HDR_DDR_DISABLED): HDR DDR transfers not supported</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_HW_CAPABILITY_F_2_0"></a>2:0</p>
</td>
<td>DEVICE_ROLE_CONFIG</td>
<td>R</td>
<td><p>Reflects the IC_DEVICE_ROLE Configurable Parameter.</p>
<p class="BLANK"></p>
<p>Specifies the configured role of DWC_mipi_i3c controller</p>
<ul><li>1: Master Only</li><li>3: Secondary Master</li><li>4: Slave Only</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (MASTER): Master only device PGM_MASTER_SLAVE</li><li>0x3 (SEC_MASTER): Secondary Master</li><li>0x4 (SLAVE_ONLY): Slave only</li></ul><p></p>
<p>Value After Reset:0x3</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_COMMAND_QUEUE_PORT"></a>COMMAND_QUEUE_PORT</p>
<ul><li>Name:Command Queue Port Register
IC_MASTER_MODE-&amp;gt;0x1-&amp;gt;Master mode of operation
IC_SLAVE_MODE-&amp;gt;0X1-&amp;gt;Slave mode of operation.</li><li>Description:<p class="BLANK"></p>
This register is mapped to the Command Queue of the Controller.
In Controller Mode of operation, Command Queue port is used to schedule the transfers to devices on I3C bus. Please refer to section '2.6.6.1 Command Data Structure' for more information.<p class="BLANK"></p>
In Target mode of operation, Command Queue Port is used to push commands that enables the Target to respond with Data for either Private read command received from the Controller.</li><li>Size:32 bits</li><li>Offset:0xc</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_COMMAND_QUEUE_PORT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_COMMAND_QUEUE_PORT_F_31_0">31:0</a></td>
</tr>
<tr><td>COMMAND</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_COMMAND_QUEUE_PORT"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: COMMAND_QUEUE_PORT</p>
<table summary="Fields for Register: COMMAND_QUEUE_PORT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_COMMAND_QUEUE_PORT_F_31_0"></a>31:0</p>
</td>
<td>COMMAND</td>
<td>W</td>
<td><p>32 bit command</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESPONSE_QUEUE_PORT"></a>RESPONSE_QUEUE_PORT</p>
<ul><li>Name:Response Queue Port Register
IC_MASTER_MODE-0x1-Master mode of operation
IC_SLAVE_MODE-0x1- Slave mode of operation</li><li>Description:This register is mapped to the Response Queue of the Controller.<p class="BLANK"></p>
In Controller Mode of operation, response status of each command is written into the Response Queue by the Controller if ROC (Response On Completion) bit is set or if transfer error occurs. Refer to section 'Response Data Structure' in 'Controller Data Structures in Non-HCI Mode' for more information.<p class="BLANK"></p>
In Target Mode of operation, response status of each read command and for write transfer is written into the Response Queue. refer to Section 'Data Structure in DWC_mipi_i3c*' for more information.
It is expected that this register will be read whenever RESP_READY_STAT_INTR bit is set in INTR_STATUS register. Not doing so might result in stalling of execution of new commands. A new command is executed only if there is space available in Response Queue to push the corresponding response. Refer to section 'Response Data Structure' in 'Data Structure in DWC_mipi_i3c_* Target' for more information.<p class="BLANK"></p>
</li><li>Size:32 bits</li><li>Offset:0x10</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESPONSE_QUEUE_PORT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESPONSE_QUEUE_PORT_F_31_0">31:0</a></td>
</tr>
<tr><td>RESPONSE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESPONSE_QUEUE_PORT"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: RESPONSE_QUEUE_PORT</p>
<table summary="Fields for Register: RESPONSE_QUEUE_PORT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESPONSE_QUEUE_PORT_F_31_0"></a>31:0</p>
</td>
<td>RESPONSE</td>
<td>R</td>
<td><p>32 bit Response</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_XFER_DATA_PORT"></a>XFER_DATA_PORT</p>
<ul><li>Name:Transfer Data Port Register</li><li>Description:This register is mapped to the Transmit and Receive Buffer of the Controller.<p class="BLANK"></p>
This register when written into, writes data to the TX Buffer.<p class="BLANK"></p>
This register when read from, reads data from the RX Buffer.<p class="BLANK"></p>
This register provides a bi-directional data port for transmitting or receiving the data from the DWC_mipi_i3c.
Please refer to section 'Data Packing and Unpacking' in 'Controller Data Structures in Non-HCI Mode' for more information.<p class="BLANK"></p>
</li><li>Size:32 bits</li><li>Offset:0x14</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_XFER_DATA_PORT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_XFER_DATA_PORT_F_31_0">31:0</a></td>
</tr>
<tr><td>XFER_DATA_PORT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_XFER_DATA_PORT"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: XFER_DATA_PORT</p>
<table summary="Fields for Register: XFER_DATA_PORT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_XFER_DATA_PORT_F_31_0"></a>31:0</p>
</td>
<td>XFER_DATA_PORT</td>
<td>R/W</td>
<td><p>Transfer Data Port</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>The Transmit Data port is mapped to the Tx-Data Buffer.</p>
<p class="BLANK"></p>
<p>The transmit data should always be packed as 4-byte aligned data words and written to the Transmit Data Port register.
If the Command length is not aligned to 4-bytes, then the additional bytes are ignored.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>The Receive data port is mapped to the Rx-Data Buffer.</p>
<p class="BLANK"></p>
<p>The Receive data is always packed in 4-byte aligned data words and stored in the Rx-Data Buffer.
If the command length is not aligned to the 4-bytes, then the additional data bytes have to be ignored.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_PORT"></a>IBI_QUEUE_PORT</p>
<ul><li>Name:Controller Mode In-band interrupt Queue Port Register</li><li>Description:This register will have Status and Data of the IBI request , the packing is described in section 'IBI Queue Data Structure' in In-Band Interrupt (IBI) Detection and Handling.
The IBI Data is always packed in 4-byte aligned and put to the IBI Queue.
If the incoming data is not aligned to the 4-bytes, then there are unused bytes in the end location of the IBI transfer.
Please refer to section 'IBI Status and Data Structure' in 'Controller Data Structures in Non-HCI Mode' for IBI Status Descriptor format. This register is applicable only in Controller-Mode.</li><li>Size:32 bits</li><li>Offset:0x18</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_PORT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_PORT_F_31_0">31:0</a></td>
</tr>
<tr><td>IBI_STATUS_DATA</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_PORT"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: IBI_QUEUE_PORT</p>
<table summary="Fields for Register: IBI_QUEUE_PORT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_PORT_F_31_0"></a>31:0</p>
</td>
<td>IBI_STATUS_DATA</td>
<td>R</td>
<td><p>This register is mapped to the IBI Status and Data Queue.
The IBI Data is always packed in 4-byte aligned and put to the IBI Queue.
If the incoming data is not aligned to the 4-bytes, then there are unused bytes in the end location of the IBI transfer.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL"></a>QUEUE_THLD_CTRL</p>
<ul><li>Name:Queue Threshold Control Register</li><li>Description:This register is used to program the threshold settings for the Command, Response and IBI Queues.</li><li>Size:32 bits</li><li>Offset:0x1c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_7_0">7:0</a></td>
</tr>
<tr><td>IBI_STATUS_THLD</td>
<td>IBI_DATA_THLD</td>
<td>RESP_BUF_THLD</td>
<td>CMD_EMPTY_BUF_THLD</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: QUEUE_THLD_CTRL</p>
<table summary="Fields for Register: QUEUE_THLD_CTRL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_31_24"></a>31:24</p>
</td>
<td>IBI_STATUS_THLD</td>
<td>R/W</td>
<td><p>In-Band Interrupt Status Threshold Value.</p>
<p class="BLANK"></p>
<p>Every In Band Interrupt received (with or without Payload) by I3C controller generates an IBI status. This field controls the number of IBI status
entries (or greater) in the IBI queue that trigger the IBI_THLD_STS interrupt.</p>
<p class="BLANK"></p>
<p>The valid range is 0 to IC_IBI_BUF_DEPTH-1. The software programs only valid values.
A value of 0 sets the threshold for 1 entry, and a value of N sets the threshold for N+1 entries.</p>
<p class="BLANK"></p>
<p>NOTE: The valid value is only 0 if IBI with payload is selected in the configuration.</p>
<p class="BLANK"></p>
<p>Each IBI status entry can represent the complete (IBI payload byte size &lt;= 4*IBI_DATA_THLD) IBI payload or a segment (IBI payload byte size &gt; 4*IBI_DATA_THLD) of the IBI payload.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_23_16"></a>23:16</p>
</td>
<td>IBI_DATA_THLD</td>
<td>R/W</td>
<td><p>IBI Data Threshold Value</p>
<p class="BLANK"></p>
<p>This field represents the IBI data segment size in DWORD (4 bytes). The minimum supported segment size is 1 (4 bytes) and the maximum
supported size is IC_IBI_DATA_BUF_DEPTH-1. The IBI_DATA_THLD field enables the slicing of the incoming IBI data and generate individual status and thereby promotes the cut-through operation in reading out the IBI data.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_15_8"></a>15:8</p>
</td>
<td>RESP_BUF_THLD</td>
<td>R/W</td>
<td><p>Response Buffer Threshold Value.</p>
<p class="BLANK"></p>
<p>Controls the number of entries (or greater) in the Response Queue that trigger the RESP_READY_STAT_INTR interrupt.</p>
<p class="BLANK"></p>
<p>The valid range is 0 to IC_RESP_BUF_DEPTH-1. The software programs only valid values.
A value of 0 sets the threshold for 1 entry, and a value of N sets the threshold for N+1 entries.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_THLD_CTRL_F_7_0"></a>7:0</p>
</td>
<td>CMD_EMPTY_BUF_THLD</td>
<td>R/W</td>
<td><p>Command Buffer Empty Threshold Value.
Controls the number of empty locations (or greater) in the Command Queue that trigger CMD_QUEUE_READY_STAT interrupt.</p>
<p class="BLANK"></p>
<p>The valid range is 0 to IC_CMD_BUF_DEPTH-1. The software programs only valid values.
Value of N ranging from 1 to IC_CMD_BUF_DEPTH-1 sets the threshold to N empty locations
and a value of 0 sets the threshold to indicate that the queue is completely empty.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL"></a>DATA_BUFFER_THLD_CTRL</p>
<ul><li>Name:Data Buffer Threshold Control Register</li><li>Description:This register is used to program the threshold settings for the Transmit and Receive Buffers.</li><li>Size:32 bits</li><li>Offset:0x20</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_31_27">31:27</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_26_24">26:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_23_19">23:19</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_18_16">18:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_15_11">15:11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_10_8">10:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_7_3">7:3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_2_0">2:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RX_START_THLD</td>
<td>Rsvd</td>
<td>TX_START_THLD</td>
<td>Rsvd</td>
<td>RX_BUF_THLD</td>
<td>Rsvd</td>
<td>TX_EMPTY_BUF_THLD</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DATA_BUFFER_THLD_CTRL</p>
<table summary="Fields for Register: DATA_BUFFER_THLD_CTRL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_31_27"></a>31:27</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_26_24"></a>26:24</p>
</td>
<td>RX_START_THLD</td>
<td>R/W</td>
<td><p>Receive Start Threshold Value</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>In master mode of operation when the controller is set up to initiate a read transfer, it waits until either one of the conditions are met before it initiates the read transfer on the I3C Interface.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>Data length (as specified in the command) number of locations are empty in the Receive FIFO.<p class="BLANK"></p>
</li><li>Threshold number of locations (or more) are empty in the Receive FIFO.<p class="BLANK"></p>
</li></ul><p class="BLANK"></p>
<p>In the slave mode of operation the slave controller ACK's a write request from Master only if threshold number of empty locations(or more) are available in its receive buffer.</p>
<p class="BLANK"></p>
<p>The supported values for RX_START_THLD are:</p>
<ul><li>000 - 1</li><li>001 - 4</li><li>010 - 8</li><li>011 - 16</li><li>100 - 32</li><li>101 - 64</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RX_START_THLD_eq_0): Master initiates read xfer/Slave ACK's write request whenever RX FIFO is having atleast one empty location.</li><li>0x1 (RX_START_THLD_eq_1): Master initiates read xfer/Slave ACK's write request whenever RX FIFO is having minimum of 4 empty locations.</li><li>0x2 (RX_START_THLD_eq_2): Master initiates read xfer/Slave ACK's write request whenever RX FIFO is having minimum of 8 empty locations.</li><li>0x3 (RX_START_THLD_eq_3): Master initiates read xfer/Slave ACK's write request whenever RX FIFO is having minimum of 16 empty locations.</li><li>0x4 (RX_START_THLD_eq_4): Master initiates read xfer/Slave ACK's write request whenever RX FIFO is having minimum of 32 empty locations.</li><li>0x5 (RX_START_THLD_eq_5): Master initiates read xfer/Slave ACK's write request whenever RX FIFO is having minimum of 64 empty locations.</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_23_19"></a>23:19</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_18_16"></a>18:16</p>
</td>
<td>TX_START_THLD</td>
<td>R/W</td>
<td><p>Transfer Start Threshold Value</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>In master mode of operation when the controller is set up to initiate a write transfer, it waits until either one of the following conditions are met before it initiates the write transfer on the I3C Interface.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>Data length (as specified in the command) number of locations are filled in the Transmit FIFO<p class="BLANK"></p>
</li><li>Threshold number of entries (or more) are available in the Transmit FIFO<p class="BLANK"></p>
</li></ul><p class="BLANK"></p>
<p>In slave mode of operation the slave controller ACK's a read request from Master only if either one of the following conditions are met:</p>
<ul><li>Data length (as specified in the command) number of locations are filled in the Transmit FIFO<p class="BLANK"></p>
</li><li>Threshold number of entries (or more) are available in the Transmit FIFO<p class="BLANK"></p>
</li></ul><p class="BLANK"></p>
<p>The supported values for TX_START_THLD are:</p>
<ul><li>000: 1</li><li>001: 4</li><li>010: 8</li><li>011: 16</li><li>100: 32</li><li>101: 64</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TX_START_THLD_eq_0): Master initiates write transfer/Slave ACK's read request whenever TX FIFO is having atleast 1 entry.</li><li>0x1 (TX_START_THLD_eq_1): Master initiates write transfer/Slave ACK's read request whenever TX FIFO is having atleast 4 entries.</li><li>0x2 (TX_START_THLD_eq_2): Master initiates write transfer/Slave ACK's read request whenever TX FIFO is having atleast 8 entries.</li><li>0x3 (TX_START_THLD_eq_3): Master initiates write transfer/Slave ACK's read request whenever TX FIFO is having atleast 16 entries.</li><li>0x4 (TX_START_THLD_eq_4): Master initiates write transfer/Slave ACK's read request whenever TX FIFO is having atleast 32 entries.</li><li>0x5 (TX_START_THLD_eq_5): Master initiates write transfer/Slave ACK's read request whenever TX FIFO is having atleast 64 entries.</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_15_11"></a>15:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_10_8"></a>10:8</p>
</td>
<td>RX_BUF_THLD</td>
<td>R/W</td>
<td><p>Receive Buffer Threshold Value</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>This field controls the number of entries (or above) in the Receive FIFO that trigger the RX_THLD_STAT interrupt.</p>
<p class="BLANK"></p>
<p>If the programmed value is greater than the buffer depth, then threshold is set to IC_RX_BUF_DEPTH.
The supported values for RX_BUF_THLD are</p>
<ul><li>000: 1</li><li>001: 4</li><li>010: 8</li><li>011: 16</li><li>100: 32</li><li>101: 64</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RX_BUF_THLD_eq_0): whenever RX FIFO is having atleast one entry it triggers RX_THLD_STAT interrupt</li><li>0x1 (RX_BUF_THLD_eq_1): whenever RX FIFO is having minimum of 4 entries it triggers RX_THLD_STAT interrupt</li><li>0x2 (RX_BUF_THLD_eq_2): whenever RX FIFO is having minimum of 8 entries it triggers RX_THLD_STAT interrupt</li><li>0x3 (RX_BUF_THLD_eq_3): whenever RX FIFO is having minimum of 16 entries it triggers RX_THLD_STAT interrupt</li><li>0x4 (RX_BUF_THLD_eq_4): whenever RX FIFO is having minimum of 32 entries it triggers RX_THLD_STAT interrupt</li><li>0x5 (RX_BUF_THLD_eq_5): whenever RX FIFO is having minimum of 64 entries it triggers RX_THLD_STAT interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_7_3"></a>7:3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_THLD_CTRL_F_2_0"></a>2:0</p>
</td>
<td>TX_EMPTY_BUF_THLD</td>
<td>R/W</td>
<td><p>Transmit Buffer Threshold Value</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>This field controls the number of empty locations (or above) in the Transmit FIFO that trigger the TX_THLD_STAT interrupt.</p>
<p class="BLANK"></p>
<p>If the programmed value is greater than the buffer depth, then threshold is set to IC_TX_BUF_DEPTH.
The supported values for TX_BUF_THLD are</p>
<ul><li>000: 1</li><li>001: 4</li><li>010: 8</li><li>011: 16</li><li>100: 32</li><li>101: 64</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TX_EMPTY_BUF_THLD_eq_0): whenever TX FIFO is having atleast one empty location it triggers TX_THLD_STAT interrupt</li><li>0x1 (TX_EMPTY_BUF_THLD_eq_1): whenever TX FIFO is having minimum of 4 empty locations it triggers TX_THLD_STAT interrupt</li><li>0x2 (TX_EMPTY_BUF_THLD_eq_2): whenever TX FIFO is having minimum of 8 empty locations it triggers TX_THLD_STAT interrupt</li><li>0x3 (TX_EMPTY_BUF_THLD_eq_3): whenever TX FIFO is having minimum of 16 empty locations it triggers TX_THLD_STAT interrupt</li><li>0x4 (TX_EMPTY_BUF_THLD_eq_4): whenever TX FIFO is having minimum of 32 empty locations it triggers TX_THLD_STAT interrupt</li><li>0x5 (TX_EMPTY_BUF_THLD_eq_5): whenever TX FIFO is having minimum of 64 empty locations it triggers TX_THLD_STAT interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL"></a>IBI_QUEUE_CTRL</p>
<ul><li>Name:Controller Mode IBI Queue Control Register</li><li>Description:This Register is used to control whether or not to intimate the application if an Ibi (SIR,MR or HJ) request is rejected (Nacked). This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0x24</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_31_4">31:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NOTIFY_SIR_REJECTED</td>
<td>Rsvd</td>
<td>NOTIFY_MR_REJECTED</td>
<td>NOTIFY_HJ_REJECTED</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: IBI_QUEUE_CTRL</p>
<table summary="Fields for Register: IBI_QUEUE_CTRL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_31_4"></a>31:4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_3"></a>3</p>
</td>
<td>NOTIFY_SIR_REJECTED</td>
<td>R/W</td>
<td><p>Notify Rejected Slave Interrupt Request Control.</p>
<p class="BLANK"></p>
<p>This bit is used to suppress reporting to the application about SIR request rejected.</p>
<ul><li>0: Suppress passing the IBI Status to the IBI FIFO (hence not notifying the application) when a Slave Interrupt Request is NACKed and auto-disabled based on the IBI_SIR_REQ_REJECT Register.</li><li>1: Writes IBI Status to the IBI FIFO (hence notifying the application) when a Slave Interrupt Request is NACKed and auto-disabled based on the IBI_SIR_REQ_REJECT Register.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Notify SIR Rejected Disable</li><li>0x1 (ENABLED): Notify SIR Rejected Enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_2"></a>2</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_1"></a>1</p>
</td>
<td>NOTIFY_MR_REJECTED</td>
<td>R/W</td>
<td><p>Notify Rejected Master Request Control.</p>
<p class="BLANK"></p>
<p>This bit is used to suppress reporting to the application about Master request rejected.</p>
<ul><li>0: Suppress passing the IBI Status to the IBI FIFO (hence not notifying the application) when a MR Request is NACKed and auto-disabled based on the IBI_MR_REQ_REJECT Register.</li><li>1: Writes IBI Status to the IBI FIFO (hence notifying the application) when a MR Request is NACKed and auto-disabled based on the IBI_MR_REQ_REJECT Register.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Notify Master Request Rejected Disable</li><li>0x1 (ENABLED): Notify Master Request Rejected Enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_IBI_QUEUE_CTRL_F_0"></a>0</p>
</td>
<td>NOTIFY_HJ_REJECTED</td>
<td>R/W</td>
<td><p>Notify Rejected Hot-Join Control.</p>
<p class="BLANK"></p>
<p>This bit is used to suppress reporting to the application about Hot-Join request rejected (NACK and Auto Disable).</p>
<ul><li>0: Suppress passing the IBI Status to the IBI FIFO (hence not notifying the application) when a HJ Request is NACKed and auto-disabled based on the DEVICE_CTRL.HOT_JOIN_CTRL.</li><li>1: Writes IBI Status to the IBI FIFO (hence notifying the application) when a HJ Request is NACKed and auto-disabled based on the DEVICE_CTRL.HOT_JOIN_CTRL.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Notify Hot-Join Rejected Disable</li><li>0x1 (ENABLED): Notify Hot-Join Rejected Enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL"></a>RESET_CTRL</p>
<ul><li>Name:Reset Control Register</li><li>Description:This register is used to program the software reset and for individual Buffer reset.</li><li>Size:32 bits</li><li>Offset:0x34</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_31_6">31:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>IBI_QUEUE_RST</td>
<td>RX_FIFO_RST</td>
<td>TX_FIFO_RST</td>
<td>RESP_QUEUE_RST</td>
<td>CMD_QUEUE_RST</td>
<td>SOFT_RST</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: RESET_CTRL</p>
<table summary="Fields for Register: RESET_CTRL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_31_6"></a>31:6</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_5"></a>5</p>
</td>
<td>IBI_QUEUE_RST</td>
<td>R/W</td>
<td><p>IBI Queue Software Reset.</p>
<p class="BLANK"></p>
<p>This bit is only used in master mode of operation.</p>
<p class="BLANK"></p>
<p>Write 1'b1 to this bit to exercise IBI Queue reset
This bit is cleared automatically once the IBI Queue reset is completed.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_4"></a>4</p>
</td>
<td>RX_FIFO_RST</td>
<td>R/W</td>
<td><p>Receive Buffer Software Reset.</p>
<p class="BLANK"></p>
<p>Write 1'b1 to this bit to exercise Receive Buffer reset.
This bit is cleared automatically once the Receive buffer reset is completed.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_3"></a>3</p>
</td>
<td>TX_FIFO_RST</td>
<td>R/W</td>
<td><p>Transmit Buffer Software Reset</p>
<p class="BLANK"></p>
<p>Write 1'b1 to this bit to exercise Transmit Buffer reset.
This bit is cleared automatically once the Transmit Buffer reset is completed.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_2"></a>2</p>
</td>
<td>RESP_QUEUE_RST</td>
<td>R/W</td>
<td><p>Response Queue Software Reset</p>
<p class="BLANK"></p>
<p>Write 1'b1 to this bit to exercise Response Queue reset.
This bit is cleared automatically once the Response Queue reset is complete.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_1"></a>1</p>
</td>
<td>CMD_QUEUE_RST</td>
<td>R/W</td>
<td><p>Command Queue Software Reset</p>
<p class="BLANK"></p>
<p>Write 1'b1 to this bit to exercise Command Queue reset.
This bit is cleared automatically once the Command Queue reset is complete.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_RESET_CTRL_F_0"></a>0</p>
</td>
<td>SOFT_RST</td>
<td>R/W</td>
<td><p>Core Software Reset.</p>
<p class="BLANK"></p>
<p>Write 1'b1 to this bit to exercise software reset.
This reset:</p>
<p class="BLANK"></p>
<p>a. The Queues and Buffers;</p>
<p class="BLANK"></p>
<p>b. User programmable registers to reflect the Reset values;</p>
<p class="BLANK"></p>
<p>c. Pipelining data (if any);</p>
<p class="BLANK"></p>
<p>d. The state machine to Idle state.</p>
<p class="BLANK"></p>
<p>This bit is cleared automatically once the core reset is complete.</p>
<p class="BLANK"></p>
<p>NOTE: Time taken to clear the software reset internally, after generating APB write to RESET_CTRL[0] (that is after penable goes high) is</p>
<p class="BLANK"></p>
<p>T= 12*Tpclk + 18*Tcore_clk + uncertainty of (3*Tpclk + 4*Tcore_clk) in asynchronous configuration.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS"></a>SLV_EVENT_STATUS</p>
<ul><li>Name:Target Mode Event Status Register</li><li>Description:This register indicates the status/values of some events/controls that are relevant to Target mode of operation. These values are set by Controller initiated CCCs. This register is applicable only in Target Mode.</li><li>Size:32 bits</li><li>Offset:0x38</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_31_8">31:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_5_4">5:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>MWL_UPDATED</td>
<td>MRL_UPDATED</td>
<td>ACTIVITY_STATE</td>
<td>HJ_EN</td>
<td>Rsvd</td>
<td>MR_EN</td>
<td>SIR_EN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_EVENT_STATUS</p>
<table summary="Fields for Register: SLV_EVENT_STATUS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_31_8"></a>31:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_7"></a>7</p>
</td>
<td>MWL_UPDATED</td>
<td>R/W1C</td>
<td><p>MWL Updated Status.</p>
<p class="BLANK"></p>
<p>This bit indicates a SETMWL CCC is received by the slave. The updated MWL value can be read from SLV_MAX_LEN register.
This status can be cleared by writing 1'b1 to this field after reading the updated MWL.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_6"></a>6</p>
</td>
<td>MRL_UPDATED</td>
<td>R/W1C</td>
<td><p>MRL Updated Status.</p>
<p class="BLANK"></p>
<p>This bit indicates a SETMRL CCC is received by the slave. The updated MRL value can be read from SLV_MAX_LEN register.
This status can be cleared by writing 1'b1 to this field after reading the updated MRL.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_5_4"></a>5:4</p>
</td>
<td>ACTIVITY_STATE</td>
<td>R</td>
<td><p>Activity State Status.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>ENTAS0 - 00<p class="BLANK"></p>
</li><li>ENTAS1 - 01<p class="BLANK"></p>
</li><li>ENTAS2 - 10<p class="BLANK"></p>
</li><li>ENTAS3 - 11<p class="BLANK"></p>
</li></ul><p>This bit reflects the Activity State of slave set by the Master.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_3"></a>3</p>
</td>
<td>HJ_EN</td>
<td>R/W</td>
<td><p>Hot-Join Interrupt Enable</p>
<p class="BLANK"></p>
<p>This bit reflects whether the Hot-Join Request Interrupts are allowed on the I3C bus or not.</p>
<p class="BLANK"></p>
<p>The Slave application can choose to Disable HJ Capability of the Target Controller (if selected) by setting this field to 0 before 'Enabling' the Controller. When done so, the Slave does not initiate Hot Join and takes part in Address Assignment without initiating Hot Join.
If this field is NOT set to 0 by slave application, it can be set or cleared by the I3C Master through ENEC or DISEC CCCs.
Once Disabled by software, CCCs do not have any effect on this field.</p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_2"></a>2</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_1"></a>1</p>
</td>
<td>MR_EN</td>
<td>R</td>
<td><p>Master Request Enable.</p>
<p class="BLANK"></p>
<p>In Slave mode of operation, this bit reflects whether the controller can initiate the Master Request on the I3C bus or not.</p>
<p class="BLANK"></p>
<p>Usually, this bit is set or cleared by the I3C Master through ENEC or DISEC CCC.</p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_EVENT_STATUS_F_0"></a>0</p>
</td>
<td>SIR_EN</td>
<td>R</td>
<td><p>Slave Interrupt Request Enable.</p>
<p class="BLANK"></p>
<p>In Slave mode of operation, this bit reflects whether the controller can initiate the SIR on the I3C bus or not.</p>
<p class="BLANK"></p>
<p>Usually, this bit is set or cleared by the I3C Master through ENEC or DISEC CCC.</p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS"></a>INTR_STATUS</p>
<ul><li>Name:Interrupt Status Register</li><li>Description:The Interrupt Status register reflects the status of outstanding interrupt(s). The status fields are either RW1C (write 1 to clear), or else are cleared based on queue operations.</li><li>Size:32 bits</li><li>Offset:0x3c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>BUSOWNER_UPDATED_STS</td>
<td>IBI_UPDATED_STS</td>
<td>READ_REQ_RECV_STS</td>
<td>DEFSLV_STS</td>
<td>TRANSFER_ERR_STS</td>
<td>DYN_ADDR_ASSGN_STS</td>
<td>Rsvd</td>
<td>CCC_UPDATED_STS</td>
<td>TRANSFER_ABORT_STS</td>
<td>RESP_READY_STS</td>
<td>CMD_QUEUE_READY_STS</td>
<td>IBI_THLD_STS</td>
<td>RX_THLD_STS</td>
<td>TX_THLD_STS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: INTR_STATUS</p>
<table summary="Fields for Register: INTR_STATUS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_13"></a>13</p>
</td>
<td>BUSOWNER_UPDATED_STS</td>
<td>R/W1C</td>
<td><p>This interrupt is set when the role of the controller changes from being a Master to Slave or vice versa.</p>
<p class="BLANK"></p>
<p>This bit can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_12"></a>12</p>
</td>
<td>IBI_UPDATED_STS</td>
<td>R/W1C</td>
<td><p>IBI status is updated.</p>
<p class="BLANK"></p>
<p>This field is used only in slave mode of operation.</p>
<p class="BLANK"></p>
<p>It indicates that the IBI request initiated through SIR request register is addressed and status is updated.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_11"></a>11</p>
</td>
<td>READ_REQ_RECV_STS</td>
<td>R/W1C</td>
<td><p>Read Request Received.</p>
<p class="BLANK"></p>
<p>This field is used only in slave mode of operation.</p>
<p class="BLANK"></p>
<p>Read Request received from the current master when CMDQ is empty. This bit can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_10"></a>10</p>
</td>
<td>DEFSLV_STS</td>
<td>R/W1C</td>
<td><p>Define Slave CCC Received Status.</p>
<p class="BLANK"></p>
<p>This interrupt is generated if DEFSLV CCC is received.</p>
<p class="BLANK"></p>
<p>This bit can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_9"></a>9</p>
</td>
<td>TRANSFER_ERR_STS</td>
<td>R/W1C</td>
<td><p>Transfer Error Status.</p>
<p class="BLANK"></p>
<p>This interrupt is generated if any error occurs during transfer. The error type is specified in
the response packet associated with the command (in ERR_STATUS field of RESPONSE_QUEUE_PORT register).
This bit can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_8"></a>8</p>
</td>
<td>DYN_ADDR_ASSGN_STS</td>
<td>R/W1C</td>
<td><p>Dynamic Address Assigned Status.</p>
<p class="BLANK"></p>
<p>This field is used only in slave mode of operation.</p>
<p class="BLANK"></p>
<p>This interrupt is generated if the device's Dynamic Address is assigned through SETDASA, SETAASA, SETNEWDA or ENTDAA CCC.
This bit can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_6"></a>6</p>
</td>
<td>CCC_UPDATED_STS</td>
<td>R/W1C</td>
<td><p>CCC Table Updated Status.</p>
<p class="BLANK"></p>
<p>This field is used only in slave mode of operation.</p>
<p class="BLANK"></p>
<p>This interrupt is generated if any of the CCC registers are updated by I3C Master through CCC commands.
This interrupt can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_5"></a>5</p>
</td>
<td>TRANSFER_ABORT_STS</td>
<td>R/W1C</td>
<td><p>Transfer Abort Status.</p>
<p class="BLANK"></p>
<p>This field is used only in master mode of operation.</p>
<p class="BLANK"></p>
<p>This interrupt is generated if transfer is aborted. This interrupt can be cleared by writing 1'b1.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_4"></a>4</p>
</td>
<td>RESP_READY_STS</td>
<td>R</td>
<td><p>Response Queue Ready Status.</p>
<p class="BLANK"></p>
<p>This interrupt is generated when number of entries in response queue is greater than or equal to threshold value
specified by RESP_BUF_THLD field in QUEUE_THLD_CTRL register. This interrupt is cleared automatically when
number of entries in response buffer is less than threshold value specified.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_3"></a>3</p>
</td>
<td>CMD_QUEUE_READY_STS</td>
<td>R</td>
<td><p>Command Queue Ready.</p>
<p class="BLANK"></p>
<p>This interrupt is generated when number of empty locations in command queue is greater than or equal to threshold
value specified by CMD_EMPTY_BUF_THLD field in QUEUE_THLD_CTRL register. This interrupt is cleared automatically
when number of empty locations in command buffer is less than threshold value specified.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_2"></a>2</p>
</td>
<td>IBI_THLD_STS</td>
<td>R</td>
<td><p>IBI Buffer Threshold Status.</p>
<p class="BLANK"></p>
<p>This field is only used in master mode of operation
This interrupt is generated when number of entries in IBI buffer is greater than or equal to threshold value
specified by IBI_STATUS_THLD field in QUEUE_THLD_CTRL register. This interrupt is cleared automatically
when number of entries in IBI buffer is less than threshold value specified.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_1"></a>1</p>
</td>
<td>RX_THLD_STS</td>
<td>R</td>
<td><p>Receive Buffer Threshold Status.</p>
<p class="BLANK"></p>
<p>This interrupt is generated when number of entries in receive buffer is greater than or equal to threshold
value specified by RX_BUF_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt is cleared
automatically when number of entries in receive buffer is less than threshold value specified.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_F_0"></a>0</p>
</td>
<td>TX_THLD_STS</td>
<td>R</td>
<td><p>Transmit Buffer Threshold Status</p>
<p class="BLANK"></p>
<p>This interrupt is generated when the number of empty locations in transmit buffer is greater than or equal to
threshold value specified by TX_EMPTY_BUF_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt is cleared automatically when number of empty locations in transmit buffer is less than threshold value
specified.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN"></a>INTR_STATUS_EN</p>
<ul><li>Name:Interrupt Status Enable Register</li><li>Description:The Interrupt Status Enable register enables or disables reporting of outstanding interrupts.</li><li>Size:32 bits</li><li>Offset:0x40</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>BUSOWNER_UPDATED_STS_EN</td>
<td>IBI_UPDATED_STS_EN</td>
<td>READ_REQ_RECV_STS_EN</td>
<td>DEFSLV_STS_EN</td>
<td>TRANSFER_ERR_STS_EN</td>
<td>DYN_ADDR_ASSGN_STS_EN</td>
<td>Rsvd</td>
<td>CCC_UPDATED_STS_EN</td>
<td>TRANSFER_ABORT_STS_EN</td>
<td>RESP_READY_STS_EN</td>
<td>CMD_QUEUE_READY_STS_EN</td>
<td>IBI_THLD_STS_EN</td>
<td>RX_THLD_STS_EN</td>
<td>TX_THLD_STS_EN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: INTR_STATUS_EN</p>
<table summary="Fields for Register: INTR_STATUS_EN" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_13"></a>13</p>
</td>
<td>BUSOWNER_UPDATED_STS_EN</td>
<td>R/W</td>
<td><p>Bus owner Updated Status Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_12"></a>12</p>
</td>
<td>IBI_UPDATED_STS_EN</td>
<td>R/W</td>
<td><p>IBI Updated Status Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_11"></a>11</p>
</td>
<td>READ_REQ_RECV_STS_EN</td>
<td>R/W</td>
<td><p>Read Request Received Status Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_10"></a>10</p>
</td>
<td>DEFSLV_STS_EN</td>
<td>R/W</td>
<td><p>Define Slave CCC Received Status Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_9"></a>9</p>
</td>
<td>TRANSFER_ERR_STS_EN</td>
<td>R/W</td>
<td><p>Transfer Error Status Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_8"></a>8</p>
</td>
<td>DYN_ADDR_ASSGN_STS_EN</td>
<td>R/W</td>
<td><p>Dynamic Address Assigned Status Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_6"></a>6</p>
</td>
<td>CCC_UPDATED_STS_EN</td>
<td>R/W</td>
<td><p>CCC Table Updated Status Enable.</p>
<p class="BLANK"></p>
<p>This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_5"></a>5</p>
</td>
<td>TRANSFER_ABORT_STS_EN</td>
<td>R/W</td>
<td><p>Transfer Abort Status Enable.</p>
<p class="BLANK"></p>
<p>This field is used only in master mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_4"></a>4</p>
</td>
<td>RESP_READY_STS_EN</td>
<td>R/W</td>
<td><p>Response Queue Ready Status Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_3"></a>3</p>
</td>
<td>CMD_QUEUE_READY_STS_EN</td>
<td>R/W</td>
<td><p>Command Queue Ready Status Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_2"></a>2</p>
</td>
<td>IBI_THLD_STS_EN</td>
<td>R/W</td>
<td><p>IBI Buffer Threshold Status Enable.</p>
<p class="BLANK"></p>
<p>This field is used only in master mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_1"></a>1</p>
</td>
<td>RX_THLD_STS_EN</td>
<td>R/W</td>
<td><p>Receive Buffer Threshold Status Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_STATUS_EN_F_0"></a>0</p>
</td>
<td>TX_THLD_STS_EN</td>
<td>R/W</td>
<td><p>Transmit Buffer Threshold Status Enable.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN"></a>INTR_SIGNAL_EN</p>
<ul><li>Name:Interrupt Signal Enable Register</li><li>Description:The Interrupt Signal Enable register enables or disables signaling of outstanding interrupts received by Controller.</li><li>Size:32 bits</li><li>Offset:0x44</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>BUSOWNER_UPDATED_SIGNAL_EN</td>
<td>IBI_UPDATED_SIGNAL_EN</td>
<td>READ_REQ_RECV_SIGNAL_EN</td>
<td>DEFSLV_SIGNAL_EN</td>
<td>TRANSFER_ERR_SIGNAL_EN</td>
<td>DYN_ADDR_ASSGN_SIGNAL_EN</td>
<td>Rsvd</td>
<td>CCC_UPDATED_SIGNAL_EN</td>
<td>TRANSFER_ABORT_SIGNAL_EN</td>
<td>RESP_READY_SIGNAL_EN</td>
<td>CMD_QUEUE_READY_SIGNAL_EN</td>
<td>IBI_THLD_SIGNAL_EN</td>
<td>RX_THLD_SIGNAL_EN</td>
<td>TX_THLD_SIGNAL_EN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: INTR_SIGNAL_EN</p>
<table summary="Fields for Register: INTR_SIGNAL_EN" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_13"></a>13</p>
</td>
<td>BUSOWNER_UPDATED_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Bus owner Updated Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_12"></a>12</p>
</td>
<td>IBI_UPDATED_SIGNAL_EN</td>
<td>R/W</td>
<td><p>IBI Updated Signal Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_11"></a>11</p>
</td>
<td>READ_REQ_RECV_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Read Request Received Signal Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_10"></a>10</p>
</td>
<td>DEFSLV_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Define Slave CCC Received Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_9"></a>9</p>
</td>
<td>TRANSFER_ERR_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Transfer Error Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_8"></a>8</p>
</td>
<td>DYN_ADDR_ASSGN_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Dynamic Address Assigned Signal Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_6"></a>6</p>
</td>
<td>CCC_UPDATED_SIGNAL_EN</td>
<td>R/W</td>
<td><p>CCC Table Updated Signal Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_5"></a>5</p>
</td>
<td>TRANSFER_ABORT_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Transfer Abort Signal Enable
This field is used in master mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_4"></a>4</p>
</td>
<td>RESP_READY_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Response Queue Ready Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_3"></a>3</p>
</td>
<td>CMD_QUEUE_READY_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Command Queue Ready Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_2"></a>2</p>
</td>
<td>IBI_THLD_SIGNAL_EN</td>
<td>R/W</td>
<td><p>IBI Buffer Threshold Signal Enable
This field is used in master mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_1"></a>1</p>
</td>
<td>RX_THLD_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Receive Buffer Threshold Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_SIGNAL_EN_F_0"></a>0</p>
</td>
<td>TX_THLD_SIGNAL_EN</td>
<td>R/W</td>
<td><p>Transmit Buffer Threshold Signal Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE"></a>INTR_FORCE</p>
<ul><li>Name:Interrupt Force Enable Register</li><li>Description:Individual interrupts can be forcefully triggered if corresponding Force Enable bit is set, provided the corresponding bit in the INTR_STATUS_EN register is set.</li><li>Size:32 bits</li><li>Offset:0x48</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>BUSOWNER_UPDATED_FORCE_EN</td>
<td>IBI_UPDATED_FORCE_EN</td>
<td>READ_REQ_FORCE_EN</td>
<td>DEFSLV_FORCE_EN</td>
<td>TRANSFER_ERR_FORCE_EN</td>
<td>DYN_ADDR_ASSGN_FORCE_EN</td>
<td>Rsvd</td>
<td>CCC_UPDATED_FORCE_EN</td>
<td>TRANSFER_ABORT_FORCE_EN</td>
<td>RESP_READY_FORCE_EN</td>
<td>CMD_QUEUE_READY_FORCE_EN</td>
<td>IBI_THLD_FORCE_EN</td>
<td>RX_THLD_FORCE_EN</td>
<td>TX_THLD_FORCE_EN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: INTR_FORCE</p>
<table summary="Fields for Register: INTR_FORCE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_13"></a>13</p>
</td>
<td>BUSOWNER_UPDATED_FORCE_EN</td>
<td>W</td>
<td><p>Bus owner Updated Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_12"></a>12</p>
</td>
<td>IBI_UPDATED_FORCE_EN</td>
<td>W</td>
<td><p>IBI Updated Force Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_11"></a>11</p>
</td>
<td>READ_REQ_FORCE_EN</td>
<td>W</td>
<td><p>Read Request Received Force Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_10"></a>10</p>
</td>
<td>DEFSLV_FORCE_EN</td>
<td>W</td>
<td><p>Define Slave CCC Received Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_9"></a>9</p>
</td>
<td>TRANSFER_ERR_FORCE_EN</td>
<td>W</td>
<td><p>Transfer Error Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_8"></a>8</p>
</td>
<td>DYN_ADDR_ASSGN_FORCE_EN</td>
<td>W</td>
<td><p>Dynamic Address Assigned Force Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_6"></a>6</p>
</td>
<td>CCC_UPDATED_FORCE_EN</td>
<td>W</td>
<td><p>CCC Table Updated Force Enable
This field is used in slave mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_5"></a>5</p>
</td>
<td>TRANSFER_ABORT_FORCE_EN</td>
<td>W</td>
<td><p>Transfer Abort Force Enable
This field is used in master mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_4"></a>4</p>
</td>
<td>RESP_READY_FORCE_EN</td>
<td>W</td>
<td><p>Response Queue Ready Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_3"></a>3</p>
</td>
<td>CMD_QUEUE_READY_FORCE_EN</td>
<td>W</td>
<td><p>Command Queue Ready Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_2"></a>2</p>
</td>
<td>IBI_THLD_FORCE_EN</td>
<td>W</td>
<td><p>IBI Buffer Threshold Force Enable
This field is used in master mode of operation.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_1"></a>1</p>
</td>
<td>RX_THLD_FORCE_EN</td>
<td>W</td>
<td><p>Receive Buffer Threshold Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_INTR_FORCE_F_0"></a>0</p>
</td>
<td>TX_THLD_FORCE_EN</td>
<td>W</td>
<td><p>Transmit Buffer Threshold Force Enable</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL"></a>QUEUE_STATUS_LEVEL</p>
<ul><li>Name:Queue Status Level Register</li><li>Description:This register reflects the number of valid entries or empty locations for the queues. Each field of this register(except Reserved fields) indicates the status level of IBI status buffer, IBI data Buffer, Response Buffer and Command Buffer.</li><li>Size:32 bits</li><li>Offset:0x4c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_28_24">28:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>IBI_STS_CNT</td>
<td>IBI_BUF_BLR</td>
<td>RESP_BUF_BLR</td>
<td>CMD_QUEUE_EMPTY_LOC</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: QUEUE_STATUS_LEVEL</p>
<table summary="Fields for Register: QUEUE_STATUS_LEVEL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_28_24"></a>28:24</p>
</td>
<td>IBI_STS_CNT</td>
<td>R</td>
<td><p>IBI Buffer Status Count.</p>
<p class="BLANK"></p>
<p>When IC_HAS_IBI_DATA="0," this field is reserved and always returns 0.</p>
<p class="BLANK"></p>
<p>When IC_HAS_IBI_DATA="1," Contains the number of valid IBI Status entries in the IBI Status Buffer.</p>
<p class="BLANK"></p>
<p>This field is used in master mode of operation.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_23_16"></a>23:16</p>
</td>
<td>IBI_BUF_BLR</td>
<td>R</td>
<td><p>IBI Buffer Level Value.</p>
<p class="BLANK"></p>
<p>When IC_HAS_IBI_DATA="0," Contains the number of Valid IBI Status entries in the IBI Buffer.</p>
<p class="BLANK"></p>
<p>When IC_HAS_IBI_DATA="1," Contains the number of valid IBI Data entries in the IBI Data Buffer.</p>
<p class="BLANK"></p>
<p>This field is used in master mode of operation.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_15_8"></a>15:8</p>
</td>
<td>RESP_BUF_BLR</td>
<td>R</td>
<td><p>Response Buffer Level Value.</p>
<p class="BLANK"></p>
<p>Contains the number of valid data entries in the response Buffer.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_STATUS_LEVEL_F_7_0"></a>7:0</p>
</td>
<td>CMD_QUEUE_EMPTY_LOC</td>
<td>R</td>
<td><p>Command Queue Empty Locations.</p>
<p class="BLANK"></p>
<p>Contains the number of empty locations in the command Buffer.</p>
<p>Value After Reset:0x8</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL"></a>DATA_BUFFER_STATUS_LEVEL</p>
<ul><li>Name:Data Buffer Status Level Register</li><li>Description:This register reflects the number of valid entries in the RX Buffer and the number of empty locations present in the Tx Buffer. It also consists of Start Thresholds levels for Transmit and Receive Transfers.</li><li>Size:32 bits</li><li>Offset:0x50</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RX_BUF_BLR</td>
<td>Rsvd</td>
<td>TX_BUF_EMPTY_LOC</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DATA_BUFFER_STATUS_LEVEL</p>
<table summary="Fields for Register: DATA_BUFFER_STATUS_LEVEL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_23_16"></a>23:16</p>
</td>
<td>RX_BUF_BLR</td>
<td>R</td>
<td><p>Receive Buffer Level Value.</p>
<p class="BLANK"></p>
<p>Contains the number of valid data entries in the receive Buffer.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_15_8"></a>15:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DATA_BUFFER_STATUS_LEVEL_F_7_0"></a>7:0</p>
</td>
<td>TX_BUF_EMPTY_LOC</td>
<td>R</td>
<td><p>Transmit Buffer Empty Level Value.</p>
<p class="BLANK"></p>
<p>Contains the number of empty locations in the transmit Buffer.</p>
<p>Value After Reset:0x20</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE"></a>PRESENT_STATE</p>
<ul><li>Name:Present State Register</li><li>Description:This 32 bit read-only register is used to get the debug information related to the DWC_mipi_i3c Controller's Internal states.
It is relevant in both controller and Target mode of operation.</li><li>Size:32 bits</li><li>Offset:0x54</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_27_24">27:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_23_22">23:22</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_21_16">21:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_13_8">13:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_7_3">7:3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>CONTROLLER_IDLE</td>
<td>CMD_TID</td>
<td>Rsvd</td>
<td>CM_TFR_ST_STS</td>
<td>Rsvd</td>
<td>CM_TFR_STS</td>
<td>Rsvd</td>
<td>CURRENT_MASTER</td>
<td>SDA_LINE_SIGNAL_LEVEL</td>
<td>SCL_LINE_SIGNAL_LEVEL</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: PRESENT_STATE</p>
<table summary="Fields for Register: PRESENT_STATE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_28"></a>28</p>
</td>
<td>CONTROLLER_IDLE</td>
<td>R</td>
<td><p>This field reflects whether the Controller Mode is in Idle state or not. This bit is set when all the Queues(Command , Response, IBI) and Buffers(Transmit and Receive) are empty along with the Controller State machine is in Idle state.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROLLER_NOT_IDLE): Controller is not in IDLE State</li><li>0x1 (CONTROLLER_IDLE): Controller is in IDLE State.</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_27_24"></a>27:24</p>
</td>
<td>CMD_TID</td>
<td>R</td>
<td><p>This field reflects the Transaction-ID of the current executing command.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_23_22"></a>23:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_21_16"></a>21:16</p>
</td>
<td>CM_TFR_ST_STS</td>
<td>R</td>
<td><p>Current Master Transfer State Status.</p>
<p class="BLANK"></p>
<p>Indicates the state of current transfer currently executing by the DWC_mipi_i3c controller.
This is valid in Master mode only.</p>
<p class="BLANK"></p>
<ul><li>6'h0 : IDLE (Controller is Idle state, waiting for commands from application or Slave initiated In-band Interrupt)</li><li>6'h1 : START Generation State.</li><li>6'h2 : RESTART Generation State.</li><li>6'h3 : STOP Generation State.</li><li>6'h4 : START Hold Generation for the Slave Initiated START State.</li><li>6'h5 : Broadcast Write Address Header(7'h7E,W) Generation State.</li><li>6'h6 : Broadcast Read Address Header(7'h7E,R) Generation State.</li><li>6'h7 : Dynamic Address Assignment State.</li><li>6'h8 : Slave Address Generation State.</li><li>6'hB : CCC Byte Generation State.</li><li>6'hC : HDR Command Generation State.</li><li>6'hD : Write Data Transfer State.</li><li>6'hE : Read Data Transfer State.</li><li>6'hF : In-Band Interrupt(SIR) Read Data State.</li><li>6'h10: In-Band Interrupt Auto-Disable State</li><li>6'h11: HDR-DDR CRC Data Generation/Receive State.</li><li>6'h12: Clock Extension State.</li><li>6'h13: Halt State.</li><li>6'h14: IBI Read Data State.</li><li>6'h15: Bus Reset Pattern Generation State.</li><li>6'h16: Defining Byte transmission State.</li><li>6'h17: PEC Byte Transmission State.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CM_TFR_IDLE): Controller is idle</li><li>0x1 (CM_TFR_START): Start generation state</li><li>0x2 (CM_TFR_RESTART): Restart generation state</li><li>0x3 (CM_TFR_STOP): Stop generation state</li><li>0x4 (CM_TFR_START_SLAVE): START Hold Generation for the Slave Initiated START State</li><li>0x5 (CM_TFR_WRITE_BC): Broadcast Write Address Header(7'h7E,W) Generation State</li><li>0x6 (CM_TFR_READ_BC): Broadcast Read Address Header(7'h7E,R) Generation State</li><li>0x7 (CM_TFR_ADDR_DYN): Dynamic Address Assignment State</li><li>0x8 (CM_TFR_SLV_ADDR): Slave Address Generation State</li><li>0xb (CM_TFR_CCC): CCC Byte Generation State</li><li>0xc (CM_TFR_HDR): HDR Command Generation State</li><li>0xd (CM_TFR_WR): Write Data Transfer State</li><li>0xe (CM_TFR_RD): Read Data Transfer State</li><li>0xf (CM_TFR_SIR_RD): In-Band Interrupt(SIR) Read Data State</li><li>0x10 (CM_TFR_IBI_DISABLE): n-Band Interrupt Auto-Disable State</li><li>0x11 (CM_TFR_CRC_HDR_DDR): HDR-DDR CRC Data Generation/Receive State</li><li>0x12 (CM_TFR_CLKEXT): Clock Extension State.</li><li>0x13 (CM_TFR_HLT): Halt state</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_15_14"></a>15:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_13_8"></a>13:8</p>
</td>
<td>CM_TFR_STS</td>
<td>R</td>
<td><p>Transfer Type Status</p>
<p class="BLANK"></p>
<p>Indicates the type of transfer currently executing by the DWC_mipi_i3c controller.</p>
<p class="BLANK"></p>
<p>In Master mode of operation:</p>
<ul><li>6'h0 : IDLE (Controller is in Idle state, waiting for commands from application or Slave initiated In-band Interrupt)</li><li>6'h1 : Broadcast CCC Write Transfer.</li><li>6'h2 : Directed CCC Write Transfer.</li><li>6'h3 : Directed CCC Read Transfer.</li><li>6'h4 : ENTDAA Address Assignment Transfer.</li><li>6'h5 : SETDASA Address Assignment Transfer.</li><li>6'h6 : Private I3C SDR Write Transfer.</li><li>6'h7 : Private I3C SDR Read Transfer.</li><li>6'h8 : Private I2C SDR Write Transfer.</li><li>6'h9 : Private I2C SDR Read Transfer.</li><li>6'hA : Private HDR Ternary Symbol(TS) Write Transfer.</li><li>6'hB : Private HDR Ternary Symbol(TS) Read Transfer.</li><li>6'hC : Private HDR Double-Data Rate(DDR) Write Transfer.</li><li>6'hD : Private HDR Double-Data Rate(DDR) Read Transfer.</li><li>6'hE : Servicing In-Band Interrupt Transfer.</li><li>6'hF : Halt state (Controller is in Halt State, waiting for the application to resume through DEVICE_CTRL Register)</li></ul><p class="BLANK"></p>
<p>In Slave mode of operation:</p>
<ul><li>4'h0: IDLE (Controller is in Idle state)</li><li>4'h1: Hot-Join transfer state</li><li>4'h2: IBI transfer state</li><li>4'h3: Master write transfer ongoing</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MS_IDLE): idle</li><li>0x1 (MS_WR_CCC_BC): Broadcast CCC Write Transfer.</li><li>0x2 (MS_WR_CCC_DIR): Directed CCC Write Transfer.</li><li>0x3 (MS_RD_CCC_DIR): Directed CCC Read transfer.</li><li>0x4 (MS_ENTDAA): ENTDAA Address Assignment Transfer.</li><li>0x5 (MS_SETDASA): SETDASA Address Assignment Transfer.</li><li>0x6 (MS_PVT_SDR_I3CWRITE): Private I3C SDR Write Transfer.</li><li>0x7 (MS_PVT_SDR_I3CREAD): Private I3C SDR Read Transfer.</li><li>0x8 (MS_PVT_SDR_I2CWRITE): Private I2C SDR Write Transfer.</li><li>0x9 (MS_PVT_SDR_I2CREAD): Private I2C SDR Read Transfer.</li><li>0xa (MS_PVT_TS_WR): Private HDR Ternary Symbol(TS) Write Transfer.</li><li>0xb (MS_PVT_TS_RD): Private HDR Ternary Symbol(TS) Read Transfer.</li><li>0xc (MS_PVT_DDRHDR_WR): Private HDR Double-Data Rate(DDR) Write Transfer</li><li>0xd (MS_PVT_DDRHDR_RD): Private HDR Double-Data Rate(DDR) Read Transfer</li><li>0xe (MS_IBI_XFER): Servicing In-Band Interrupt Transfer</li><li>0xf (MS_HLT): Halt state (Controller is in Halt State, waiting for the application to resume through DEVICE_CTRL Register)</li><li>0x0 (SLV_IDLE): IDLE</li><li>0x1 (SLV_HOTJOIN): Hot-Join transfer state</li><li>0x2 (SLV_IBI_XFER): IBI transfer state</li><li>0x3 (SLV_MST_WR): Master write transfer ongoing</li><li>0x5 (SLV_MST_RD_ONGOING): Master read transfer ongoing</li><li>0x6 (SLV_HLT): Slave controller in Halt State waiting for resume from application</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_7_3"></a>7:3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_2"></a>2</p>
</td>
<td>CURRENT_MASTER</td>
<td>R</td>
<td><p>This Bit is used to check whether the Master is Current Master or not. The Current Master is the Master
that owns the SCL line.</p>
<p class="BLANK"></p>
<p>If this bit is set to 0, the Master is not Current Master and requires to request and the ownership
before initiating any transfer on the line.</p>
<p class="BLANK"></p>
<p>If this bit is set to 1, the Master is the Current Master and can initiate the transfers on the line.
Note: Software reset will not have any effect on this field.</p>
<ul><li>0: Master is not Current Master</li><li>1: Master is Current Master</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_BUS_OWNER): Master is not a Current Master</li><li>0x1 (BUS_OWNER): Master is Current Master</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_1"></a>1</p>
</td>
<td>SDA_LINE_SIGNAL_LEVEL</td>
<td>R</td>
<td><p>This bit is used to check the SDA line level to recover from errors and for debugging. This bit
reflects the value of synchronized sda_in_a signal.</p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_PRESENT_STATE_F_0"></a>0</p>
</td>
<td>SCL_LINE_SIGNAL_LEVEL</td>
<td>R</td>
<td><p>This bit is used to check the SCL line level to recover from errors and for debugging. This bit
reflects the value of synchronized scl_in_a signal.</p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS"></a>CCC_DEVICE_STATUS</p>
<ul><li>Name:Target Mode Device Operating Status Register</li><li>Description:This register reflects the data that to be sent in response to GETSTATUS CCC by the Controller. This register is applicable only in Target Mode.</li><li>Size:32 bits</li><li>Offset:0x58</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_7_6">7:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_3_0">3:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>FRAME_ERROR</td>
<td>BUFFER_NOT_AVAIL</td>
<td>DATA_NOT_READY</td>
<td>OVERFLOW_ERR</td>
<td>SLAVE_BUSY</td>
<td>UNDERFLOW_ERR</td>
<td>ACTIVITY_MODE</td>
<td>PROTOCOL_ERR</td>
<td>Rsvd</td>
<td>PENDING_INTR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: CCC_DEVICE_STATUS</p>
<table summary="Fields for Register: CCC_DEVICE_STATUS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_13"></a>13</p>
</td>
<td>FRAME_ERROR</td>
<td>R</td>
<td><p>Frame Error</p>
<p class="BLANK"></p>
<p>This bit is set when private write request from Master has frame error in HDR-DDR/HDR-TSP/TSL mode.
This is cleared only after Master reads the device status through GETSTATUS_CCC.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_12"></a>12</p>
</td>
<td>BUFFER_NOT_AVAIL</td>
<td>R</td>
<td><p>Buffer not available</p>
<p class="BLANK"></p>
<p>This bit is set when private write request from Master is NACKED because of RX buffer not having RX_START_THLD
number of empty locations or Response buffer is full. In SDR mode of operation this is cleared when the
Master issues GET_STATUS CCC or upon space becoming available in the buffer and the successful completion of
the next write transfer.
In HDR mode of operation it is cleared only when Master issues GET_STATUS CCC.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_11"></a>11</p>
</td>
<td>DATA_NOT_READY</td>
<td>R</td>
<td><p>Data not ready</p>
<p class="BLANK"></p>
<p>This bit is set when private read request from Master is NACKED because of any of the following conditions</p>
<ul><li>Command FIFO Empty.</li><li>Transmit FIFO threshold is not met.</li><li>Response FIFO Full.</li></ul><p>Setting of this bit shall require few SCL clocks after the Target has NACKed the read transfer.
This is cleared when the Master issues GET_STATUS CCC or upon successful completion of the subsequent read transfer.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_10"></a>10</p>
</td>
<td>OVERFLOW_ERR</td>
<td>R</td>
<td><p>Overflow Error</p>
<p class="BLANK"></p>
<p>Overflow error condition detected during master write transfer.
This is cleared only after master reads the Device Status through GETSTATUS CCC.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_9"></a>9</p>
</td>
<td>SLAVE_BUSY</td>
<td>R</td>
<td><p>Slave Busy
This bit is set if any change is made by the current master in to MRL register or occurence of any error.
It is cleared after slave application
resumes the slave operation by writing 1'b1 in RESUME field of Device Control Register.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_8"></a>8</p>
</td>
<td>UNDERFLOW_ERR</td>
<td>R</td>
<td><p>Underflow error</p>
<p class="BLANK"></p>
<p>Under Flow Error during private master read transfer. This bit is set if slave controller terminates a read transfer
because of unavailability of data in the transmit buffer. This is cleared only after master reads the Device Status
through GETSTATUS CCC.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_7_6"></a>7:6</p>
</td>
<td>ACTIVITY_MODE</td>
<td>R</td>
<td><p>Activity Mode
This field reflects the input port signal act_mode.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_5"></a>5</p>
</td>
<td>PROTOCOL_ERR</td>
<td>R</td>
<td><p>Protocol Error</p>
<p class="BLANK"></p>
<p>This bit is set when the slave controller encounters a Parity/CRC error during write data transfer.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_4"></a>4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_CCC_DEVICE_STATUS_F_3_0"></a>3:0</p>
</td>
<td>PENDING_INTR</td>
<td>R</td>
<td><p>Pending Interrupt</p>
<p class="BLANK"></p>
<p>This field reflects the value driven on pending_int input port.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER"></a>DEVICE_ADDR_TABLE_POINTER</p>
<ul><li>Name:Controller Mode Device Address Table Pointer</li><li>Description:The Device Address Table Pointer register holds the offset and size of the DAT table. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0x5c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER_F_15_0">15:0</a></td>
</tr>
<tr><td>DEV_ADDR_TABLE_DEPTH</td>
<td>P_DEV_ADDR_TABLE_START_ADDR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEVICE_ADDR_TABLE_POINTER</p>
<table summary="Fields for Register: DEVICE_ADDR_TABLE_POINTER" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER_F_31_16"></a>31:16</p>
</td>
<td>DEV_ADDR_TABLE_DEPTH</td>
<td>R</td>
<td><p>Depth of Device Address Table</p>
<p>Value After Reset:0x4</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_ADDR_TABLE_POINTER_F_15_0"></a>15:0</p>
</td>
<td>P_DEV_ADDR_TABLE_START_ADDR</td>
<td>R</td>
<td><p>Start Address of Device Address Table.</p>
<p>Value After Reset:0x240</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER"></a>DEV_CHAR_TABLE_POINTER</p>
<ul><li>Name:Controller Mode Device Characteristics Table Pointer</li><li>Description:The Device Characteristics Table Pointer register holds the offset and size of the DCT table. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0x60</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_31_21">31:21</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_20_19">20:19</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_18_12">18:12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_11_0">11:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>PRESENT_DEV_CHAR_TABLE_INDX</td>
<td>DEV_CHAR_TABLE_DEPTH</td>
<td>P_DEV_CHAR_TABLE_START_ADDR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEV_CHAR_TABLE_POINTER</p>
<table summary="Fields for Register: DEV_CHAR_TABLE_POINTER" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_31_21"></a>31:21</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_20_19"></a>20:19</p>
</td>
<td>PRESENT_DEV_CHAR_TABLE_INDX</td>
<td>R/W</td>
<td><p>Current index of Device Characteristics Table.</p>
<p class="BLANK"></p>
<p>This field returns the current location of Device Characteristics Table index. Initially, this index points to 0.</p>
<p class="BLANK"></p>
<p>Once the complete characteristics information of a Slave device is written into Device Characteristics Table during ENTDAA,
this index increments by 1. The first winning device information is stored in Device Characteristics Table index 0,
the second winning device information in index 1, and so on.</p>
<p class="BLANK"></p>
<p>If required, this index can be used to override the location, where
characteristic information of Slave devices on the I3C bus are written during ENTDAA. Hence, this field is useful only if the
device is Current Master. During DEFSLV CCC, the index always starts from 0.</p>
<p class="BLANK"></p>
<p>In Non-current Master, this field is always read-only.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_18_12"></a>18:12</p>
</td>
<td>DEV_CHAR_TABLE_DEPTH</td>
<td>R</td>
<td><p>Depth of Device Characteristics Table</p>
<p>Value After Reset:0x10</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE_POINTER_F_11_0"></a>11:0</p>
</td>
<td>P_DEV_CHAR_TABLE_START_ADDR</td>
<td>R</td>
<td><p>Start Address of Device Characteristics Table.</p>
<p>Value After Reset:0x200</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER"></a>VENDOR_SPECIFIC_REG_POINTER</p>
<ul><li>Name:Controller Mode Vendor Specific Pointer Register</li><li>Description:The Vendor Specific Table Pointer register holds the offset of the Vendor Specific Registers. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0x6c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>P_VENDOR_REG_START_ADDR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: VENDOR_SPECIFIC_REG_POINTER</p>
<table summary="Fields for Register: VENDOR_SPECIFIC_REG_POINTER" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_VENDOR_SPECIFIC_REG_POINTER_F_15_0"></a>15:0</p>
</td>
<td>P_VENDOR_REG_START_ADDR</td>
<td>R</td>
<td><p>Start Address of Vendor specific registers.</p>
<p>Value After Reset:0xb0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE"></a>SLV_MIPI_ID_VALUE</p>
<ul><li>Name:Target Mode Manufacturer ID Register</li><li>Description:This register is used to program the Manufacturer ID Register of Target. This register is applicable only in Target-Mode.</li><li>Size:32 bits</li><li>Offset:0x70</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE_F_15_1">15:1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>SLV_MIPI_MFG_ID</td>
<td>SLV_PROV_ID_SEL</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_MIPI_ID_VALUE</p>
<table summary="Fields for Register: SLV_MIPI_ID_VALUE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE_F_15_1"></a>15:1</p>
</td>
<td>SLV_MIPI_MFG_ID</td>
<td>R/W</td>
<td><p>Specifies the MIPI Manufacturer ID. (PID[47:33]).
Reset value of this register field is considered from input port signal 'slv_pid[47:33]'.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MIPI_ID_VALUE_F_0"></a>0</p>
</td>
<td>SLV_PROV_ID_SEL</td>
<td>R/W</td>
<td><p>Specifies the Provisional ID Type Selector (PID[32]).
Reset value of this register field is considered from input port signal 'slv_pid[32]'.
(1'b1: Random Value, 1'b0: Vendor Fixed Value)</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE"></a>SLV_PID_VALUE</p>
<ul><li>Name:Target Mode Provisional ID Register</li><li>Description:This register is used to program the Provisional ID Register of Target. This register is applicable only in Target-Mode.</li><li>Size:32 bits</li><li>Offset:0x74</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE_F_15_12">15:12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE_F_11_0">11:0</a></td>
</tr>
<tr><td>SLV_PART_ID</td>
<td>SLV_INST_ID</td>
<td>SLV_PID_DCR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_PID_VALUE</p>
<table summary="Fields for Register: SLV_PID_VALUE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE_F_31_16"></a>31:16</p>
</td>
<td>SLV_PART_ID</td>
<td>R/W</td>
<td><p>Specifies the Part ID of DWC_mipi_i3c device (PID[31:16])
Reset value of this register field is considered from input port signal 'slv_pid[31:12]'.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE_F_15_12"></a>15:12</p>
</td>
<td>SLV_INST_ID</td>
<td>R/W</td>
<td><p>This field is used to program the instance ID of the Slave.
Reset value of this register field is considered from input port signal 'slv_pid[15:12]'.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_PID_VALUE_F_11_0"></a>11:0</p>
</td>
<td>SLV_PID_DCR</td>
<td>R/W</td>
<td><p>Specifies the additional 12-bit ID of DWC_mipi_i3c device (PID[11:0]).
Reset value of this register field is considered from input port signal 'slv_pid[11:0]'.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL"></a>SLV_CHAR_CTRL</p>
<ul><li>Name:Target Mode Characteristic Register</li><li>Description:This register is used to program the Target's Characteristic values. This register is applicable only in Target-Mode</li><li>Size:32 bits</li><li>Offset:0x78</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_7_6">7:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>HDR_CAP</td>
<td>DCR</td>
<td>DEVICE_ROLE</td>
<td>HDR_CAPABLE</td>
<td>BRIDGE_IDENTIFIER</td>
<td>OFFLINE_CAPABLE</td>
<td>IBI_PAYLOAD</td>
<td>IBI_REQUEST_CAPABLE</td>
<td>MAX_DATA_SPEED_LIMIT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_CHAR_CTRL</p>
<table summary="Fields for Register: SLV_CHAR_CTRL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_23_16"></a>23:16</p>
</td>
<td>HDR_CAP</td>
<td>R</td>
<td><p>I3C Device HDR Capability Register Value.</p>
<p class="BLANK"></p>
<p>HDR_CAP[2] - HDR Mode 2 (IC_SPEED_HDR_TS)</p>
<p class="BLANK"></p>
<p>HDR_CAP[1] - HDR Mode 1 (IC_SPEED_HDR_TS)</p>
<p class="BLANK"></p>
<p>HDR_CAP[0] - HDR Mode 0 (IC_SPEED_HDR_DDR)</p>
<p class="BLANK"></p>
<p>Others - Reserved</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_15_8"></a>15:8</p>
</td>
<td>DCR</td>
<td>R/W</td>
<td><p>I3C Device Characteristic Value.
Reset value of this register field is considered from input port signal 'slv_dcr[7:0]'.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_7_6"></a>7:6</p>
</td>
<td>DEVICE_ROLE</td>
<td>R/W</td>
<td><p>Device Role field in Bus Characteristic Register (BCR[7:6]).
This field is set to 1 by default if configuration parameter IC_DEVICE_ROLE is set to 3(Secondary Master).
The application is not expected to change the role once configured. But if the application chooses to operate the secondary master configuration (IC_DEVICE_ROLE==3) as "Slave Only" through programming, then the Device Role can be overwritten as Slave (BCR[7:6] = 2'b00).
The field is Reset to its default value upon HW/SW Reset. SW must program the values again after issuing reset.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_5"></a>5</p>
</td>
<td>HDR_CAPABLE</td>
<td>R/W</td>
<td><p>SDR Only or SDR and HDR Capable field in Bus Characteristic Register (BCR[5]).
This bit is set if any of the configuration parameter IC_SPEED_HDR_TS or IC_SPEED_HDR_DDR is set to 1.
It is to be noted that the programming this field to 0 does not Disable the HDR Feature itself. This bit can be modified by the application if it does not want to advertise Slaves HDR capability to Master.
The field is Reset to its default value upon HW/SW Reset. SW must program the values again after issuing reset.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_4"></a>4</p>
</td>
<td>BRIDGE_IDENTIFIER</td>
<td>R</td>
<td><p>Bridge Identifier field in Bus Characteristic Register (BCR[4]).
This bit is set if configuration parameter IC_SLV_BRIDGE is set to 1.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_3"></a>3</p>
</td>
<td>OFFLINE_CAPABLE</td>
<td>R</td>
<td><p>Offline Capable field in Bus Characteristic Register (BCR[3]).
This bit is set if configuration parameter IC_SLV_OFFLINE_CAP is set to 1.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_2"></a>2</p>
</td>
<td>IBI_PAYLOAD</td>
<td>R</td>
<td><p>IBI Payload field in Bus Characteristic Register (BCR[2]).
This bit is set if configuration parameter IC_SLV_IBI_DATA is set to 1.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_1"></a>1</p>
</td>
<td>IBI_REQUEST_CAPABLE</td>
<td>R</td>
<td><p>IBI Request Capable field in Bus Characteristic Register (BCR[1]).
This bit is set if configuration parameter IC_SLV_IBI is set to 1.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_CHAR_CTRL_F_0"></a>0</p>
</td>
<td>MAX_DATA_SPEED_LIMIT</td>
<td>R/W</td>
<td><p>Max Data Speed Limitation field in Bus Characteristic Register (BCR[0]).
Specifies whether or not DWC_mipi_i3c has maximum data speed limitation.
If this bit is set to 0, controller NACK's the GETMXDS CCC sent by Master.
If this bit is set to 1, controller returns the data in MAX_DATA_SPEED and
MAX_READ_TURNAROUND register in response the GETMXDS CCC sent by Master.
The field is Reset to its default value upon HW/SW Reset. SW must program the values again after issuing reset.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN"></a>SLV_MAX_LEN</p>
<ul><li>Name:Target Mode Max Write/Read Length Register</li><li>Description:This register is used to program the Max Write and Read Length of Target. This register is applicable only in Target-Mode</li><li>Size:32 bits</li><li>Offset:0x7c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN_F_15_0">15:0</a></td>
</tr>
<tr><td>MRL</td>
<td>MWL</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_MAX_LEN</p>
<table summary="Fields for Register: SLV_MAX_LEN" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN_F_31_16"></a>31:16</p>
</td>
<td>MRL</td>
<td>R</td>
<td><p>I3C Device Max Read Length.</p>
<p>Value After Reset:0xff</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_MAX_LEN_F_15_0"></a>15:0</p>
</td>
<td>MWL</td>
<td>R</td>
<td><p>I3C Device Max Write Length</p>
<p>Value After Reset:0xff</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND"></a>MAX_READ_TURNAROUND</p>
<ul><li>Name:Maximum supported IBI Payload Size</li><li>Description:This Register is used to program the Max Read Turn-around time of Target and the value in this register is returned by the Target for GETMXDS CCC sent by the controller. This register is applicable only in Target-Mode</li><li>Size:32 bits</li><li>Offset:0x80</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND_F_23_0">23:0</a></td>
</tr>
<tr><td>RSVD_MAX_READ_TURNAROUND_31_24</td>
<td>MXDS_MAX_RD_TURN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: MAX_READ_TURNAROUND</p>
<table summary="Fields for Register: MAX_READ_TURNAROUND" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND_F_31_24"></a>31:24</p>
</td>
<td>RSVD_MAX_READ_TURNAROUND_31_24</td>
<td>R</td>
<td><p>Reserved field in MAX_READ_TURNAROUND for future use</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_READ_TURNAROUND_F_23_0"></a>23:0</p>
</td>
<td>MXDS_MAX_RD_TURN</td>
<td>R</td>
<td><p>Specifies the maximum read turnaround time (in microseconds (us)) of DWC_mipi_i3c Slave.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED"></a>MAX_DATA_SPEED</p>
<ul><li>Name:Target Mode Maximum Data Speed Register</li><li>Description:This Register is used to program the Maximum Data Speed supported by the Target and the value in this register is returned by the Target for GETMXDS CCC sent by the controller. This register is applicable only in Target-Mode.</li><li>Size:32 bits</li><li>Offset:0x84</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_31_19">31:19</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_18_16">18:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_15_11">15:11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_10_8">10:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_7_3">7:3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_2_0">2:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>MXDS_CLK_DATA_TURN</td>
<td>Rsvd</td>
<td>MXDS_MAX_RD_SPEED</td>
<td>Rsvd</td>
<td>MXDS_MAX_WR_SPEED</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: MAX_DATA_SPEED</p>
<table summary="Fields for Register: MAX_DATA_SPEED" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_31_19"></a>31:19</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_18_16"></a>18:16</p>
</td>
<td>MXDS_CLK_DATA_TURN</td>
<td>R/W</td>
<td><p>Specifies the clock to data turnaround time (Tsco parameter) of DWC_mipi_i3c Slave device</p>
<ul><li>0: 8ns</li><li>1: 9ns</li><li>2: 10ns</li><li>3: 11ns</li><li>4: 12ns</li><li>5-7: Reserved/user Defined</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TSCO_ZERO): Clock to data turn around time of 8ns</li><li>0x1 (TSCO_ONE): Clock to data turn around time of 9ns</li><li>0x2 (TSCO_TWO): Clock to data turn around time of 10ns</li><li>0x3 (TSCO_THREE): Clock to data turn around time of 11ns</li><li>0x4 (TSCO_FOUR): Clock to data turn around time of 12ns</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_15_11"></a>15:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_10_8"></a>10:8</p>
</td>
<td>MXDS_MAX_RD_SPEED</td>
<td>R/W</td>
<td><p>Specifies the Maximum Sustained Data Rate for non-CCC messages sent by DWC_mipi_i3c Slave Device to Master Device</p>
<ul><li>0: 12.5MHz</li><li>1: 8MHZ</li><li>2: 6MHz</li><li>3: 4MHz</li><li>4: 2MHz</li><li>5-7: Reserved/User Defined</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RDSPEED_0): Maximum Sustained Data Rate for non-CCC messages sent by DWC_mipi_i3c Slave Device to Master device is 12.5 Mhz.</li><li>0x1 (RDSPEED_1): Maximum Sustained Data Rate for non-CCC messages sent by DWC_mipi_i3c Slave Device to Master device is 8 Mhz.</li><li>0x2 (RDSPEED_2): Maximum Sustained Data Rate for non-CCC messages sent by DWC_mipi_i3c Slave Device to Master device is 6 Mhz.</li><li>0x3 (RDSPEED_3): Maximum Sustained Data Rate for non-CCC messages sent by DWC_mipi_i3c Slave Device to Master device is 4 Mhz.</li><li>0x4 (RDSPEED_4): Maximum Sustained Data Rate for non-CCC messages sent by DWC_mipi_i3c Slave Device to Master device is 2 Mhz.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_7_3"></a>7:3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_MAX_DATA_SPEED_F_2_0"></a>2:0</p>
</td>
<td>MXDS_MAX_WR_SPEED</td>
<td>R/W</td>
<td><p>Specifies the Maximum Sustained Data Rate for non-CCC messages sent by Master Device to DWC_mipi_i3c Slave device</p>
<ul><li>0: 12.5MHz</li><li>1: 8MHZ</li><li>2: 6MHz</li><li>3: 4MHz</li><li>4: 2MHz</li><li>5-7: Reserved/User Defined</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (WRSPEED_0): Maximum Sustained Data Rate for non-CCC messages sent by Master Device to DWC_mipi_i3c Slave device is 12.5 Mhz.</li><li>0x1 (WRSPEED_1): Maximum Sustained Data Rate for non-CCC messages sent by Master Device to DWC_mipi_i3c Slave device is 8 Mhz.</li><li>0x2 (WRSPEED_2): Maximum Sustained Data Rate for non-CCC messages sent by Master Device to DWC_mipi_i3c Slave device is 6 Mhz.</li><li>0x3 (WRSPEED_3): Maximum Sustained Data Rate for non-CCC messages sent by Master Device to DWC_mipi_i3c Slave device is 4 Mhz.</li><li>0x4 (WRSPEED_4): Maximum Sustained Data Rate for non-CCC messages sent by Master Device to DWC_mipi_i3c Slave device is 2 Mhz.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ"></a>SLV_INTR_REQ</p>
<ul><li>Name:Target Mode Interrupt Request Register</li><li>Description:This register is used to program the bits that control Target Interrupt request and its respective status. This register is applicable only in Target-Mode</li><li>Size:32 bits</li><li>Offset:0x8c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_7_4">7:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_2_1">2:1</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>SIR_DATA_LENGTH</td>
<td>MDB</td>
<td>Rsvd</td>
<td>MR</td>
<td>SIR_CTRL</td>
<td>SIR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_INTR_REQ</p>
<table summary="Fields for Register: SLV_INTR_REQ" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_23_16"></a>23:16</p>
</td>
<td>SIR_DATA_LENGTH</td>
<td>R/W</td>
<td><p>SIR DATA LENGTH</p>
<p class="BLANK"></p>
<p>This field should be programmed by the slave application to give the data length for the payload data other than the MDB byte. This field is only applicable when BCR[2] is set indicating that SIR supports payload data.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_15_8"></a>15:8</p>
</td>
<td>MDB</td>
<td>R/W</td>
<td><p>Mandatory Data Byte</p>
<p class="BLANK"></p>
<p>This field gives the mandatory data byte which is required to be transmitted after the Master ACK the slave address during SIR transfer. This field is only applicable when BCR[2] is set indicating that SIR supports payload data.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_7_4"></a>7:4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_3"></a>3</p>
</td>
<td>MR</td>
<td>R/W</td>
<td><p>Master Request</p>
<p class="BLANK"></p>
<p>When set, the controller attempts to issue the MR on the I3C bus. Once issued and when the current master accepts (ACK) or if the controller is unable to issue the MR, then the controller clears this bit automatically and updates the IBI_STS field. If NACK response is received for the MR, the controller reattempts the MR upon detecting the next START condition from the master or after the Bus Available time. This bit is available only in the secondary master configuration. For other configurations, this bit is reserved and returns 0 when read. Once set, the application cannot clear this bit.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_2_1"></a>2:1</p>
</td>
<td>SIR_CTRL</td>
<td>R/W</td>
<td><p>Slave Interrupt Request Control</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (REGB_SIR_DATA): [IC_SLV_IBI_DATA==1] Indicates source of SIR data to be from the registers</li><li>0x0 (SEND_DYNAMIC_ADDR): [IC_SLV_IBI_DATA==0] Send the Assigned Dynamic Address</li><li>0x1 (PULL_SDA_LOW): Pull SDA line low and release SDA after sampling SCL low (pulled by controller). Used for CE3 recovery during Controller Handover procedure.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_INTR_REQ_F_0"></a>0</p>
</td>
<td>SIR</td>
<td>R/W</td>
<td><p>Slave Interrupt Request</p>
<p class="BLANK"></p>
<p>When set, the slave controller attempts to issue the SIR on the I3C bus based on SIR_CTRL field.
If SIR_CTRL is set to 2'b00, DWC_mipi_i3c Target controller clears this bit automatically and update the IBI_STS field upon either current controller accepts through generating (ACK)
OR If Target controller is unable to issue the SIR.</p>
<p class="BLANK"></p>
<p>If SIR_CTRL is set to 2'b00, DWC_mipi_i3c Target controller reattempts the SIR either upon detecting the next START condition from the controller
OR after the Bus Available Time If NACK response is received for the SIR.</p>
<p class="BLANK"></p>
<p>Once set, the application/software cannot clear this bit.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA"></a>SLV_SIR_DATA</p>
<ul><li>Name:Target Interrupt Request Data Register</li><li>Description:This Register is used to program the four bytes of Target Interrupt Data that will be passed after the MDB, when SIR is initiated by the application on writing into SIR bit in SLV_INTR_REQ Register. This register is applicable only in Target-Mode</li><li>Size:32 bits</li><li>Offset:0x94</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_7_0">7:0</a></td>
</tr>
<tr><td>SIR_DATA_BYTE3</td>
<td>SIR_DATA_BYTE2</td>
<td>SIR_DATA_BYTE1</td>
<td>SIR_DATA_BYTE0</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_SIR_DATA</p>
<table summary="Fields for Register: SLV_SIR_DATA" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_31_24"></a>31:24</p>
</td>
<td>SIR_DATA_BYTE3</td>
<td>R/W</td>
<td><p>Slave Interrupt Request Data Byte3</p>
<p class="BLANK"></p>
<p>This register SLV_SIR_DATA containing four bytes of SIR Data will be in effect only when SIR_CTRL field in SLV_INTR_REQ is programmed to 00 provided the data length is upto 4
This field holds the fourth byte of SIR DATA that will be passed after the MDB when SIR is initiated by the application on writing into SIR bit in SLV_INTR_REQ Register</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_23_16"></a>23:16</p>
</td>
<td>SIR_DATA_BYTE2</td>
<td>R/W</td>
<td><p>Slave Interrupt Request Data Byte2</p>
<p class="BLANK"></p>
<p>This register SLV_SIR_DATA containing four bytes of SIR Data will be in effect only when SIR_CTRL field in SLV_INTR_REQ is programmed to 00 00 provided the data length is upto 3.
This field holds the third byte of SIR DATA that will be passed after the MDB when SIR is initiated by the application on writing into SIR bit in SLV_INTR_REQ Register.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_15_8"></a>15:8</p>
</td>
<td>SIR_DATA_BYTE1</td>
<td>R/W</td>
<td><p>Slave Interrupt Request Data Byte1</p>
<p class="BLANK"></p>
<p>This register SLV_SIR_DATA containing four bytes of SIR Data will be in effect only when SIR_CTRL field in SLV_INTR_REQ is programmed to 0000 provided the data length is upto 2
This field holds the second byte of SIR DATA that will be passed after the MDB when SIR is initiated by the application on writing into SIR bit in SLV_INTR_REQ Register.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_SIR_DATA_F_7_0"></a>7:0</p>
</td>
<td>SIR_DATA_BYTE0</td>
<td>R/W</td>
<td><p>Slave Interrupt Request Data Byte0</p>
<p class="BLANK"></p>
<p>This register SLV_SIR_DATA containing four bytes of SIR Data will be in effect only when SIR_CTRL field in SLV_INTR_REQ is programmed to 00 00 provided the data length is upto 1
This field holds the first byte of SIR DATA that will be passed after the MDB when SIR is initiated by the application on writing into SIR bit in SLV_INTR_REQ Register</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP"></a>SLV_IBI_RESP</p>
<ul><li>Name:Target IBI Response Register</li><li>Description:This register reflects the IBI Status and number of data byte remaining due to early termination.</li><li>Size:32 bits</li><li>Offset:0x98</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_23_8">23:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_7_2">7:2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_1_0">1:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>SIR_RESP_DATA_LENGTH</td>
<td>Rsvd</td>
<td>IBI_STS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SLV_IBI_RESP</p>
<table summary="Fields for Register: SLV_IBI_RESP" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_23_8"></a>23:8</p>
</td>
<td>SIR_RESP_DATA_LENGTH</td>
<td>R</td>
<td><p>Data Length for SIR Response</p>
<p class="BLANK"></p>
<p>The value in this filed will indicate the number of bytes remaining that was not transmitted because of Master early terminating the SIR transfer.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_7_2"></a>7:2</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SLV_IBI_RESP_F_1_0"></a>1:0</p>
</td>
<td>IBI_STS</td>
<td>R</td>
<td><p>IBI Completion Status</p>
<p class="BLANK"></p>
<p>This field is common for SIR and MR
2'b00: Reserved
2'b01: IBI accepted by the Master (ACK response received)
2'b10: Master Early Terminate (only for SIR with Data).
2'b11: IBI Not Attempted</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED"></a>DEVICE_CTRL_EXTENDED</p>
<ul><li>Name:Device Control Extended Register</li><li>Description:This register is relevant to both Controller and Target modes of operation and hosts functions related to Targets disposition to incoming GETACCMST CCC from current controller.</li><li>Size:32 bits</li><li>Offset:0xb0</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_31_4">31:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_1_0">1:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>REQMST_ACK_CTRL</td>
<td>Rsvd</td>
<td>DEV_OPERATION_MODE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEVICE_CTRL_EXTENDED</p>
<table summary="Fields for Register: DEVICE_CTRL_EXTENDED" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_31_4"></a>31:4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_3"></a>3</p>
</td>
<td>REQMST_ACK_CTRL</td>
<td>R/W</td>
<td><p>In Slave mode of operation, this bit serves as a control to ACK/NACK GETACCMST CCC from current master.</p>
<ul><li>0: ACK GETACCMST CCC</li><li>1: NACK GETACCMST CCC</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ACK): ACK</li><li>0x1 (NACK): NACK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_2"></a>2</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEVICE_CTRL_EXTENDED_F_1_0"></a>1:0</p>
</td>
<td>DEV_OPERATION_MODE</td>
<td>R/W</td>
<td><p>This bit is used to select the Device Operation Mode before the controller is enabled.</p>
<p class="BLANK"></p>
<p>This field is written only when the DWC_mipi_i3c is disabled.</p>
<p class="BLANK"></p>
<p>This field will not be cleared during software reset.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>0: Master</li><li>1: Slave</li><li>2: Reserved</li><li>3: Reserved</li></ul><p>This field is automatically updated by the controller once the role change happens in secondary master mode.Software Reset will not have any effect on this field. Once programmed the value will be retained until power on reset or through role change.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASTER): Master</li><li>0x1 (SLAVE): Slave</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING"></a>SCL_I3C_OD_TIMING</p>
<ul><li>Name:Controller Mode SCL I3C Open Drain Timing Register</li><li>Description:This register sets the SCL clock high period and low period count for I3C Open Drain transfers. The count value takes the number of core_clks to maintain the I/O SCL High/Low Period timing. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0xb4</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>I3C_OD_HCNT</td>
<td>Rsvd</td>
<td>I3C_OD_LCNT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SCL_I3C_OD_TIMING</p>
<table summary="Fields for Register: SCL_I3C_OD_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_23_16"></a>23:16</p>
</td>
<td>I3C_OD_HCNT</td>
<td>R/W</td>
<td><p>I3C Open Drain High Count.</p>
<p class="BLANK"></p>
<p>SCL open-drain High count (I3C) for I3C transfers targeted to I3C devices.</p>
<p>Value After Reset:0xa</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_15_8"></a>15:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_OD_TIMING_F_7_0"></a>7:0</p>
</td>
<td>I3C_OD_LCNT</td>
<td>R/W</td>
<td><p>I3C Open Drain Low Count.</p>
<p class="BLANK"></p>
<p>SCL Open-drain low count for I3C transfers targeted to I3C devices.</p>
<p>Value After Reset:0x10</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING"></a>SCL_I3C_PP_TIMING</p>
<ul><li>Name:Controller Mode SCL I3C Push Pull Timing Register</li><li>Description:This register sets the SCL clock high period and low period count for I3C Push Pull transfers. The count value takes the number of core_clks to maintain the I/O SCL High/Low Period timing. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0xb8</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>I3C_PP_HCNT</td>
<td>Rsvd</td>
<td>I3C_PP_LCNT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SCL_I3C_PP_TIMING</p>
<table summary="Fields for Register: SCL_I3C_PP_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_23_16"></a>23:16</p>
</td>
<td>I3C_PP_HCNT</td>
<td>R/W</td>
<td><p>I3C Push Pull High Count.</p>
<p class="BLANK"></p>
<p>SCL push-pull High count for I3C transfers targeted to I3C devices.</p>
<p>Value After Reset:0xa</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_15_8"></a>15:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I3C_PP_TIMING_F_7_0"></a>7:0</p>
</td>
<td>I3C_PP_LCNT</td>
<td>R/W</td>
<td><p>I3C Push Pull Low Count.</p>
<p class="BLANK"></p>
<p>SCL Push-pull low count for I3C transfers targeted to I3C devices.</p>
<p>Value After Reset:0xa</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING"></a>SCL_I2C_FM_TIMING</p>
<ul><li>Name:Controller Mode SCL I2C Fast Mode Timing Register</li><li>Description:This register sets the SCL clock high period and low period count for I2C Fast Mode transfers. The count value takes the number of core_clks to maintain the I/O SCL Low/High period timing. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0xbc</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING_F_15_0">15:0</a></td>
</tr>
<tr><td>I2C_FM_HCNT</td>
<td>I2C_FM_LCNT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SCL_I2C_FM_TIMING</p>
<table summary="Fields for Register: SCL_I2C_FM_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING_F_31_16"></a>31:16</p>
</td>
<td>I2C_FM_HCNT</td>
<td>R/W</td>
<td><p>I2C Fast Mode High Count</p>
<p class="BLANK"></p>
<p>The SCL open-drain high count timing for I2C fast mode transfers.</p>
<p>Value After Reset:0x10</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FM_TIMING_F_15_0"></a>15:0</p>
</td>
<td>I2C_FM_LCNT</td>
<td>R/W</td>
<td><p>I2C Fast Mode Low Count</p>
<p class="BLANK"></p>
<p>The SCL open-drain low count timing for I2C fast mode transfers.</p>
<p>Value After Reset:0x10</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING"></a>SCL_I2C_FMP_TIMING</p>
<ul><li>Name:Controller Mode SCL I2C Fast Mode Plus Timing Register</li><li>Description:This register sets the SCL clock high period and low period count for I2C Fast Mode Plus transfers. The count value takes the number of core_clks to maintain the I/O SCL Low/High period timing. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0xc0</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>I2C_FMP_HCNT</td>
<td>I2C_FMP_LCNT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SCL_I2C_FMP_TIMING</p>
<table summary="Fields for Register: SCL_I2C_FMP_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING_F_23_16"></a>23:16</p>
</td>
<td>I2C_FMP_HCNT</td>
<td>R/W</td>
<td><p>I2C Fast Mode Plus High Count</p>
<p class="BLANK"></p>
<p>The SCL open-drain high count timing for I2C fast mode plus transfers.</p>
<p>Value After Reset:0x10</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_I2C_FMP_TIMING_F_15_0"></a>15:0</p>
</td>
<td>I2C_FMP_LCNT</td>
<td>R/W</td>
<td><p>I2C Fast Mode Plus Low Count</p>
<p class="BLANK"></p>
<p>The SCL open-drain low count timing for I2C fast mode plus transfers.</p>
<p>Value After Reset:0x10</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING"></a>SCL_EXT_LCNT_TIMING</p>
<ul><li>Name:Controller Mode SCL Extended Low Count Timing Register</li><li>Description:This register sets the extended low periods for the I3C transfers to allow the low data rates of the Slave devices as specified in GETMXDS CCC. The Speed field of Transfer command (COMMAND_QUEUE_PORT_TRANSFER_COMMAND) decides the selection of extended low period to achieve the lower data rate for the transfers to Target devices. This register is applicable only in Controller Mode.<ul><li>SDR1: Uses I3C_EXT_LCNT_1 field for the data transfer.</li><li>SDR2: Uses I3C_EXT_LCNT_2 field for the data transfer.</li><li>SDR3: Uses I3C_EXT_LCNT_3 field for the data transfer.</li><li>SDR4: Uses I3C_EXT_LCNT_4 field for the data transfer.</li></ul></li><li>Size:32 bits</li><li>Offset:0xc8</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_7_0">7:0</a></td>
</tr>
<tr><td>I3C_EXT_LCNT_4</td>
<td>I3C_EXT_LCNT_3</td>
<td>I3C_EXT_LCNT_2</td>
<td>I3C_EXT_LCNT_1</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SCL_EXT_LCNT_TIMING</p>
<table summary="Fields for Register: SCL_EXT_LCNT_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_31_24"></a>31:24</p>
</td>
<td>I3C_EXT_LCNT_4</td>
<td>R/W</td>
<td><p>I3C Extended Low Count Register 4</p>
<p class="BLANK"></p>
<p>SDR4 uses this register field for data transfer.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_23_16"></a>23:16</p>
</td>
<td>I3C_EXT_LCNT_3</td>
<td>R/W</td>
<td><p>I3C Extended Low Count Register 3</p>
<p class="BLANK"></p>
<p>SDR3 uses this register field for data transfer.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_15_8"></a>15:8</p>
</td>
<td>I3C_EXT_LCNT_2</td>
<td>R/W</td>
<td><p>I3C Extended Low Count Register 2</p>
<p class="BLANK"></p>
<p>SDR2 uses this register field for data transfer.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_LCNT_TIMING_F_7_0"></a>7:0</p>
</td>
<td>I3C_EXT_LCNT_1</td>
<td>R/W</td>
<td><p>I3C Extended Low Count Register 1</p>
<p class="BLANK"></p>
<p>SDR1 uses this register field for data transfer.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING"></a>SCL_EXT_TERMN_LCNT_TIMING</p>
<ul><li>Name:Controller Mode SCL Termination Bit Low count Timing Register</li><li>Description:This register is used to extend the SCL Low period for Read Termination Bit. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0xcc</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING_F_31_28">31:28</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING_F_27_4">27:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING_F_3_0">3:0</a></td>
</tr>
<tr><td>STOP_HLD_CNT</td>
<td>Rsvd</td>
<td>I3C_EXT_TERMN_LCNT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SCL_EXT_TERMN_LCNT_TIMING</p>
<table summary="Fields for Register: SCL_EXT_TERMN_LCNT_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING_F_31_28"></a>31:28</p>
</td>
<td>STOP_HLD_CNT</td>
<td>R/W</td>
<td><p>STOP HOLD Count.</p>
<p class="BLANK"></p>
<p>Stop Hold Count in terms of core_clks which is used for generation of Stop Hold generation in Controller Mode.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING_F_27_4"></a>27:4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SCL_EXT_TERMN_LCNT_TIMING_F_3_0"></a>3:0</p>
</td>
<td>I3C_EXT_TERMN_LCNT</td>
<td>R/W</td>
<td><p>I3C Read Termination Bit Low count.</p>
<p class="BLANK"></p>
<p>Extended I3C Read Termination Bit low count for I3C Read transfers.
Effective Termination-Bit Low Period is derived based on the SDR speed as shown below</p>
<ul><li>SDR0 speed: I3C_PP_LCNT + I3C_EXT_TERMN_LCNT</li><li>SDR1 speed: I3C_EXT_LCNT_1 + I3C_EXT_TERMN_LCNT</li><li>SDR2 speed: I3C_EXT_LCNT_2 + I3C_EXT_TERMN_LCNT</li><li>SDR3 speed: I3C_EXT_LCNT_3 + I3C_EXT_TERMN_LCNT</li><li>SDR4 speed: I3C_EXT_LCNT_4 + I3C_EXT_TERMN_LCNT</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING"></a>SDA_HOLD_SWITCH_DLY_TIMING</p>
<ul><li>Name:Controller Mode SDA Hold and Mode Switch Delay Timing Register</li><li>Description:The Bits [2:0] of this register are used to shift the sda_out with respect to sda_oe while switching transfer from Open Drain timing to Push Pull timing.
The bits [10:8] of this register are used to shift the sda_oe with respect to sda_out while switching transfer from Push pull timing to Open Drain timing.
The bits [18:16] of this register are used to control the hold time of SDA during transmit mode in SDR &amp; DDR transfers. This register is applicable only in Controller Mode.</li><li>Size:32 bits</li><li>Offset:0xd0</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_31_19">31:19</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_18_16">18:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_15_11">15:11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_10_8">10:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_7_3">7:3</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_2_0">2:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>SDA_TX_HOLD</td>
<td>Rsvd</td>
<td>SDA_PP_OD_SWITCH_DLY</td>
<td>Rsvd</td>
<td>SDA_OD_PP_SWITCH_DLY</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SDA_HOLD_SWITCH_DLY_TIMING</p>
<table summary="Fields for Register: SDA_HOLD_SWITCH_DLY_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_31_19"></a>31:19</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_18_16"></a>18:16</p>
</td>
<td>SDA_TX_HOLD</td>
<td>R/W</td>
<td><p>This field controls the hold time (in term of the core clock period) of the transmit data (SDA) with
respect to the SCL edge in FM, FM+, SDR and DDR speed mode of operations.
This field is not applicable for the ternary speed modes.
The valid values are 1 to 7. Others are Reserved.</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_15_11"></a>15:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_10_8"></a>10:8</p>
</td>
<td>SDA_PP_OD_SWITCH_DLY</td>
<td>R/W</td>
<td><p>This field is used to delay the sda_out with respect to sda_oe (in terms of the core clock period)
while switching the transfer from PP1 (Push-Pull Mode SDA="1)" to OD1 (Open-Drain SDA="1)."
The valid value can range from 0 to 4. Others are Reserved.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_7_3"></a>7:3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SDA_HOLD_SWITCH_DLY_TIMING_F_2_0"></a>2:0</p>
</td>
<td>SDA_OD_PP_SWITCH_DLY</td>
<td>R/W</td>
<td><p>This field is used to delay the sda_oe with respect to sda_out while switching the
transfer from OD1 (Open-Drain Mode SDA="1)" to PP1 (Push-Pull Mode SDA="1)."
The valid value can range from 0 to 4. Others are reserved.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING"></a>BUS_FREE_AVAIL_TIMING</p>
<ul><li>Name:Target Mode Bus Free Avail Timing Register</li><li>Description:Bus Free and Available Timing Register<p class="BLANK"></p>
This register sets the Bus free time for initiating the transfer in master mode or generating IBI in non-current Controller mode. This register is applicable only in Target Mode.</li><li>Size:32 bits</li><li>Offset:0xd4</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING_F_15_0">15:0</a></td>
</tr>
<tr><td>BUS_AVAILABLE_TIME</td>
<td>BUS_FREE_TIME</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: BUS_FREE_AVAIL_TIMING</p>
<table summary="Fields for Register: BUS_FREE_AVAIL_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING_F_31_16"></a>31:16</p>
</td>
<td>BUS_AVAILABLE_TIME</td>
<td>R/W</td>
<td><p>This register field is used only in Slave mode of operation</p>
<p class="BLANK"></p>
<p>Bus Available Count Value</p>
<p class="BLANK"></p>
<p>.
This field is used by the Slave/Non-current Master to initiate an IBI after STOP condition.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_FREE_AVAIL_TIMING_F_15_0"></a>15:0</p>
</td>
<td>BUS_FREE_TIME</td>
<td>R/W</td>
<td><p>This register field is used only in Master mode of operation</p>
<p class="BLANK"></p>
<p>I3C Bus Free Count Value.</p>
<p class="BLANK"></p>
<p>In Pure Bus System, this field represents tCAS parameter. In Mixed Bus system, this field is expected to be programmed
to tLOW of I2C Timing.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING"></a>BUS_IDLE_TIMING</p>
<ul><li>Name:Target Mode Bus Idle Timing Register</li><li>Description:This Register programs the Bus-Idle time period used when a device dynamically joins (hot-join) the I3C bus. This register is used to store the duration, used to detect the Bus-Idle condition if SCL and SDA are held high for the mentioned duration. This register is applicable only in Target Mode.</li><li>Size:32 bits</li><li>Offset:0xd8</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING_F_19_0">19:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>BUS_IDLE_TIME</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: BUS_IDLE_TIMING</p>
<table summary="Fields for Register: BUS_IDLE_TIMING" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING_F_31_20"></a>31:20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_BUS_IDLE_TIMING_F_19_0"></a>19:0</p>
</td>
<td>BUS_IDLE_TIME</td>
<td>R/W</td>
<td><p>Bus Idle Count Value.</p>
<p class="BLANK"></p>
<p>This field is used by the controller in Target mode to initiate Hot-Join request if the dynamic address is not valid.</p>
<p>Value After Reset:0x20</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_ID"></a>I3C_VER_ID</p>
<ul><li>Name:DWC_mipi_i3c Version ID Register</li><li>Description:This register reflects the current release number of DWC_mipi_i3c</li><li>Size:32 bits</li><li>Offset:0xe0</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_ID"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_ID_F_31_0">31:0</a></td>
</tr>
<tr><td>I3C_VER_ID</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_ID"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: I3C_VER_ID</p>
<table summary="Fields for Register: I3C_VER_ID" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_ID_F_31_0"></a>31:0</p>
</td>
<td>I3C_VER_ID</td>
<td>R</td>
<td><p>Current release number</p>
<p class="BLANK"></p>
<p>This field indicates the Synopsys IP DWC_mipi_i3c current release number that is read by an application.</p>
<p class="BLANK"></p>
<p>For example, release number "1.00a" is represented in ASCII as 0x313030. Lower 8 bits read from this register can be
ignored by the application. An application reading this register along with the I3C_VER_TYPE register, gathers
details of the current release.</p>
<p>Value After Reset:0x3130332a</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_TYPE"></a>I3C_VER_TYPE</p>
<ul><li>Name:DWC_mipi_i3c Version Type Register</li><li>Description:This register reflects the current release type of DWC_mipi_i3c.</li><li>Size:32 bits</li><li>Offset:0xe4</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_TYPE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_TYPE_F_31_0">31:0</a></td>
</tr>
<tr><td>I3C_VER_TYPE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_TYPE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: I3C_VER_TYPE</p>
<table summary="Fields for Register: I3C_VER_TYPE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_I3C_VER_TYPE_F_31_0"></a>31:0</p>
</td>
<td>I3C_VER_TYPE</td>
<td>R</td>
<td><p>Current release type</p>
<p class="BLANK"></p>
<p>This field indicates the Synopsys IP DWC_mipi_i3c current release type that is read by an application.</p>
<p class="BLANK"></p>
<p>For example, release type "ga" is represented in ASCII as 0x6761 and "ea" is represented as 0x6561. Lower 16 bits
read from this register can be ignored by the application if release type is "ga". If release type is "ea" the lower
16 bits represents the "ea" release version.</p>
<p class="BLANK"></p>
<p>An application reading this register along with the I3C_VER_ID
register, gathers details of the current release.</p>
<p>Value After Reset:0x6c633030</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY"></a>QUEUE_SIZE_CAPABILITY</p>
<ul><li>Name:Queue Size Capability Register</li><li>Description:This register reflects the configured size of the Data Buffer and Queues in DWC_mipi_i3c.</li><li>Size:32 bits</li><li>Offset:0xe8</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_19_16">19:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_15_12">15:12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_11_8">11:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_7_4">7:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_3_0">3:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>IBI_BUF_SIZE</td>
<td>RESP_BUF_SIZE</td>
<td>CMD_BUF_SIZE</td>
<td>RX_BUF_SIZE</td>
<td>TX_BUF_SIZE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: QUEUE_SIZE_CAPABILITY</p>
<table summary="Fields for Register: QUEUE_SIZE_CAPABILITY" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_31_20"></a>31:20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_19_16"></a>19:16</p>
</td>
<td>IBI_BUF_SIZE</td>
<td>R</td>
<td><p>IBI Queue Size</p>
<p class="BLANK"></p>
<p>This field reflects the configured IBI Queue size (in DWORDS) in Encoded Values.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>Values:</p>
<p class="BLANK"></p>
<p>- 0x0: 2 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x1: 4 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x2: 8 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x3: 16 DWORDS</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (IBI_BUFSIZE_2): 2 DWORDS</li><li>0x1 (IBI_BUFSIZE_4): 4 DWORDS</li><li>0x2 (IBI_BUFSIZE_8): 8 DWORDS</li><li>0x3 (IBI_BUFSIZE_16): 16 DWORDS</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_15_12"></a>15:12</p>
</td>
<td>RESP_BUF_SIZE</td>
<td>R</td>
<td><p>Response Queue Size</p>
<p class="BLANK"></p>
<p>This field reflects the configured Response Queue size (in DWORDS) in Encoded Values.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>Values:</p>
<p class="BLANK"></p>
<p>- 0x0: 2 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x1: 4 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x2: 8 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x3: 16 DWORDS</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESP_BUFSIZE_2): 2 DWORDS</li><li>0x1 (RESP_BUFSIZE_4): 4 DWORDS</li><li>0x2 (RESP_BUFSIZE_8): 8 DWORDS</li><li>0x3 (RESP_BUFSIZE_16): 16 DWORDS</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_11_8"></a>11:8</p>
</td>
<td>CMD_BUF_SIZE</td>
<td>R</td>
<td><p>Command Queue Size</p>
<p class="BLANK"></p>
<p>This field reflects the configured Command Queue size (in DWORDS) in Encoded Values.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>Values:</p>
<p class="BLANK"></p>
<p>- 0x0: 2 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x1: 4 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x2: 8 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x3: 16 DWORDS</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CMD_BUFSIZE_2): 2 DWORDS</li><li>0x1 (CMD_BUFSIZE_4): 4 DWORDS</li><li>0x2 (CMD_BUFSIZE_8): 8 DWORDS</li><li>0x3 (CMD_BUFSIZE_16): 16 DWORDS</li></ul><p></p>
<p>Value After Reset:0x2</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_7_4"></a>7:4</p>
</td>
<td>RX_BUF_SIZE</td>
<td>R</td>
<td><p>Receive Data Buffer Size</p>
<p class="BLANK"></p>
<p>This field reflects the configured Receive Buffer size (in DWORDS) in Encoded Values.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>Values:</p>
<p class="BLANK"></p>
<p>- 0x0: 2 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x1: 4 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x2: 8 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x3: 16 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x4: 32 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x5: 64 DWORDS</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RX_BUFSIZE_2): 2 DWORDS</li><li>0x1 (RX_BUFSIZE_4): 4 DWORDS</li><li>0x2 (RX_BUFSIZE_8): 8 DWORDS</li><li>0x3 (RX_BUFSIZE_16): 16 DWORDS</li><li>0x4 (RX_BUFSIZE_32): 32 DWORDS</li></ul><p></p>
<p>Value After Reset:0x4</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_QUEUE_SIZE_CAPABILITY_F_3_0"></a>3:0</p>
</td>
<td>TX_BUF_SIZE</td>
<td>R</td>
<td><p>Transmit Data Buffer Size</p>
<p class="BLANK"></p>
<p>This field reflects the configured Transmit Buffer size (in DWORDS) in Encoded Values.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>Values:</p>
<p class="BLANK"></p>
<p>- 0x0: 2 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x1: 4 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x2: 8 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x3: 16 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x4: 32 DWORDS</p>
<p class="BLANK"></p>
<p>- 0x5: 64 DWORDS</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TX_BUFSIZE_2): 2 DWORDS</li><li>0x1 (TX_BUFSIZE_4): 4 DWORDS</li><li>0x2 (TX_BUFSIZE_8): 8 DWORDS</li><li>0x3 (TX_BUFSIZE_16): 16 DWORDS</li><li>0x4 (TX_BUFSIZE_32): 32 DWORDS</li><li>0x5 (TX_BUFSIZE_64): 64 DWORDS</li></ul><p></p>
<p>Value After Reset:0x4</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC1"></a>DEV_CHAR_TABLE1_LOC1</p>
<ul><li>Name:DEV_CHAR_TABLE1_LOC1</li><li>Description:Device Characteristic Table Location-1 of Device1
This register is used in master mode of operation.
1</li><li>Size:32 bits</li><li>Offset:0x200</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC1_F_31_0">31:0</a></td>
</tr>
<tr><td>MSB_PROVISIONAL_ID</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC1"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEV_CHAR_TABLE1_LOC1</p>
<table summary="Fields for Register: DEV_CHAR_TABLE1_LOC1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC1_F_31_0"></a>31:0</p>
</td>
<td>MSB_PROVISIONAL_ID</td>
<td>R</td>
<td><p>The MSB 32-bit value of Provisional-ID</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1"></a>SEC_DEV_CHAR_TABLE1</p>
<ul><li>Name:SEC_DEV_CHAR_TABLE1/DEV_CHAR_TABLE1_LOC1</li><li>Description:Secondary Master Device Characteristic Table Location of Device1
1</li><li>Size:32 bits</li><li>Offset:0x200</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_7_0">7:0</a></td>
</tr>
<tr><td>DYNAMIC_ADDR</td>
<td>DCR_TYPE</td>
<td>BCR_TYPE</td>
<td>STATIC_ADDR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: SEC_DEV_CHAR_TABLE1</p>
<table summary="Fields for Register: SEC_DEV_CHAR_TABLE1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_31_24"></a>31:24</p>
</td>
<td>DYNAMIC_ADDR</td>
<td>R</td>
<td><p>The Dynamic Address of Device1</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_23_16"></a>23:16</p>
</td>
<td>DCR_TYPE</td>
<td>R</td>
<td><p>The DCR TYPE of Device1</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_15_8"></a>15:8</p>
</td>
<td>BCR_TYPE</td>
<td>R</td>
<td><p>The BCR TYPE of Device1</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_SEC_DEV_CHAR_TABLE1_F_7_0"></a>7:0</p>
</td>
<td>STATIC_ADDR</td>
<td>R</td>
<td><p>The Static Address of Device1</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2"></a>DEV_CHAR_TABLE1_LOC2</p>
<ul><li>Name:DEV_CHAR_TABLE1_LOC2</li><li>Description:Device Characteristic Table Location-2 of Device1
This register is used in master mode of operation.
1</li><li>Size:32 bits</li><li>Offset:0x204</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>LSB_PROVISIONAL_ID</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEV_CHAR_TABLE1_LOC2</p>
<table summary="Fields for Register: DEV_CHAR_TABLE1_LOC2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC2_F_15_0"></a>15:0</p>
</td>
<td>LSB_PROVISIONAL_ID</td>
<td>R</td>
<td><p>The LSB 16-bit value of Provisional-ID</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3"></a>DEV_CHAR_TABLE1_LOC3</p>
<ul><li>Name:DEV_CHAR_TABLE1_LOC3</li><li>Description:Device Characteristic Table Location-3 of Device1
This register is used in master mode of operation.
1</li><li>Size:32 bits</li><li>Offset:0x208</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>BCR</td>
<td>DCR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEV_CHAR_TABLE1_LOC3</p>
<table summary="Fields for Register: DEV_CHAR_TABLE1_LOC3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3_F_15_8"></a>15:8</p>
</td>
<td>BCR</td>
<td>R</td>
<td><p>Bus Characteristic Value</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC3_F_7_0"></a>7:0</p>
</td>
<td>DCR</td>
<td>R</td>
<td><p>Device Characteristic Value</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4"></a>DEV_CHAR_TABLE1_LOC4</p>
<ul><li>Name:DEV_CHAR_TABLE1_LOC4</li><li>Description:Device Characteristic Table Location-4 of Device1
This register is used in master mode of operation.
1</li><li>Size:32 bits</li><li>Offset:0x20c</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4_F_31_8">31:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DEV_DYNAMIC_ADDR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEV_CHAR_TABLE1_LOC4</p>
<table summary="Fields for Register: DEV_CHAR_TABLE1_LOC4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4_F_31_8"></a>31:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_CHAR_TABLE1_LOC4_F_7_0"></a>7:0</p>
</td>
<td>DEV_DYNAMIC_ADDR</td>
<td>R</td>
<td><p>Device Dynamic Address assigned.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1"></a>DEV_ADDR_TABLE1_LOC1</p>
<ul><li>Name:Device Address Table Location of Device1</li><li>Description:Device Address Table Location of Device1
1</li><li>Size:32 bits</li><li>Offset:0x240</li></ul><a name="fld-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_28_24">28:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_10_7">10:7</a></td>
<td><a class="link" href="#H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_6_0">6:0</a></td>
</tr>
<tr><td>DEVICE</td>
<td>DEV_NACK_RETRY_CNT</td>
<td>Rsvd</td>
<td>DEV_DYNAMIC_ADDR</td>
<td>Rsvd</td>
<td>MR_REJECT</td>
<td>SIR_REJECT</td>
<td>IBI_WITH_DATA</td>
<td>IBI_PEC_EN</td>
<td>Rsvd</td>
<td>STATIC_ADDRESS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: DEV_ADDR_TABLE1_LOC1</p>
<table summary="Fields for Register: DEV_ADDR_TABLE1_LOC1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_31"></a>31</p>
</td>
<td>DEVICE</td>
<td>R/W</td>
<td><p>Type of device</p>
<p class="BLANK"></p>
<p></p>
<ul><li>0: I3C</li><li>1: I2C</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (I3C_DEVICE): This DEV_ADDR_TABLE location contains data related to an I3C Device transfer.</li><li>0x1 (I2C_DEVICE): This DEV_ADDR_TABLE location contains data related to an I2C Device transfer.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_30_29"></a>30:29</p>
</td>
<td>DEV_NACK_RETRY_CNT</td>
<td>R/W</td>
<td><p>This field is used to set the Device NACK Retry count for the particular device.</p>
<p class="BLANK"></p>
<p>If the Device NACK's for the device address, the controller automatically retries the same device until
this count expires. If the Slave does not ACK for the mentioned number of retries, then Controller
generates an error response and move to the Halt state.</p>
<p class="BLANK"></p>
<p>This feature is used for Retry Model for the following features mentioned in the I3C Specification:</p>
<ul><li>Retry Model for Direct GET CCC Commands.</li><li>The incoming SIR-IBI matches with the slave address initiated by the Master.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_28_24"></a>28:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_23_16"></a>23:16</p>
</td>
<td>DEV_DYNAMIC_ADDR</td>
<td>R/W</td>
<td><p>Device Dynamic Address with parity.
This field consists of Dynamic address and Parity Bit.
The LSB bits [22:16] should consist of Dynamic Address field indicates the address to be assigned for the winning I3C device when using ENTDAA command.
The MSB[23] bit is the odd parity of the 7-bit Dynamic address used for ENTDAA address assignment (~XOR(DEV_DYNAMIC_ADDR[22:16])</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_15"></a>15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_14"></a>14</p>
</td>
<td>MR_REJECT</td>
<td>R/W</td>
<td><p>In-Band Master Request Reject field is used to control, per device, whether to accept Master request
from Devices.</p>
<ul><li>0x0 - Accept: ACK the Master Request</li><li>0x1 - Reject: NACK the Master Request and send auto disable CCC.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MR_ACCEPT): Accept: ACK the Master Request</li><li>0x1 (MR_REJECT): Reject: NACK the Master Request and send auto disable CCC.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_13"></a>13</p>
</td>
<td>SIR_REJECT</td>
<td>R/W</td>
<td><p>In-Band Slave Interrupt Request Reject field is used to control, per device, whether to accept Slave Interrupt
request from Devices.</p>
<ul><li>0x0 - Accept: ACK the SIR</li><li>0x1 - Reject: NACK the SIR and send auto disable CCC.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (SIR_ACCEPT): Accept: ACK the SIR</li><li>0x1 (SIR_REJECT): Reject: NACK the SIR and send auto disable CCC.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_12"></a>12</p>
</td>
<td>IBI_WITH_DATA</td>
<td>R/W</td>
<td><p>Mandatory one or more data bytes follow the accepted IBI from the device. Data byte continuation is indicated by T-Bit.</p>
<ul><li>0x0 - IBI Without Mandatory Byte</li><li>0x1 - IBI with one or more Mandatory Bytes.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (IBI_WO_DATA): IBI Without Mandatory Byte</li><li>0x1 (IBI_WITH_DATA): IBI with one or more Mandatory Bytes</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_11"></a>11</p>
</td>
<td>IBI_PEC_EN</td>
<td>R/W</td>
<td><p>Packet Error Check enabled for accepted IBI from the device. PEC byte is appended at the end of IBI data from the device.
This bit controls whether PEC check should be performed for IBI data from device.
This bit also controls whether PEC byte has to be send for auto disable CCC when controller NACKs the IBI.</p>
<ul><li>0x0 - Packet Error Check disabled for IBI</li><li>0x1 - Packet Error Check enabled for IBI</li></ul><p>This field is applicable only if configuration parameter 'IC_HAS_PEC' is set to 1.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (PEC_IBI_DISABLED): Packet Error Check disabled for IBI</li><li>0x1 (PEC_IBI_ENABLED): Packet Error Check enabled for IBI</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_10_7"></a>10:7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mipi_i3c_map_DWC_mipi_i3c_block_DEV_ADDR_TABLE1_LOC1_F_6_0"></a>6:0</p>
</td>
<td>STATIC_ADDRESS</td>
<td>R/W</td>
<td><p>Device Static Address.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table></body></html>

