Verilog Code section of the Senior Project


This is a test code, BECAUSE IT SUCKS AND BLAH LBAH LABHLA