// Mem file initialization records.
//
// Release 2013.2 -  HEAD, build April 01, 2013
// Copyright (c) 1995-2016 Xilinx, Inc.  All rights reserved.
// Created on Sunday January 03, 2016 - 04:31:08 pm, from:
//
//     Map file     - /mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/design_gpio_led.bmm
//     Data file(s) - /mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_gpio_led_i_microblaze_0.design_gpio_led_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
