INFO:sim:172 - Generating IP...
Resolving generics for 'dacs6dcm'...
Applying external generics to 'dacs6dcm'...
Delivering associated files for 'dacs6dcm'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'dacs6dcm'...
Delivered 3 files into directory C:/s6EDPGA-v14/Chapter
3/peripherals/tmp/_cg/dacs6dcm
Delivered 1 file into directory C:/s6EDPGA-v14/Chapter
3/peripherals/tmp/_cg/dacs6dcm
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.3\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dacs6dcm'...
Generating ISE project...
XCO file found: dacs6dcm.xco
XMDF file found: dacs6dcm_xmdf.tcl
Adding C:/s6EDPGA-v14/Chapter
3/peripherals/tmp/_cg/dacs6dcm/example_design/dacs6dcm_exdes.ucf -view all
-origin_type created
Adding C:/s6EDPGA-v14/Chapter
3/peripherals/tmp/_cg/dacs6dcm/example_design/dacs6dcm_exdes.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/s6EDPGA-v14/Chapter
   3/peripherals/tmp/_cg/dacs6dcm/example_design/dacs6dcm_exdes.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/s6EDPGA-v14/Chapter 3/peripherals/tmp/_cg/dacs6dcm.asy -view all
-origin_type imported
Adding C:/s6EDPGA-v14/Chapter 3/peripherals/tmp/_cg/dacs6dcm.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/s6EDPGA-v14/Chapter
   3/peripherals/tmp/_cg/dacs6dcm.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/s6EDPGA-v14/Chapter 3/peripherals/tmp/_cg/dacs6dcm.veo -view all
-origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/dacs6dcm"
   WARNING: Top level has been set to "/dacs6dcm_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dacs6dcm'.
