#ifndef __SOC_NPU_HWTS_INTERFACE_H__
#define __SOC_NPU_HWTS_INTERFACE_H__ 
#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif
#ifndef __SOC_H_FOR_ASM__
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_ADDR(base) ((base) + (0x0000UL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_ADDR(base) ((base) + (0x0004UL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_ADDR(base) ((base) + (0x0008UL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_ADDR(base) ((base) + (0x000cUL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_ADDR(base) ((base) + (0x0010UL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_ADDR(base) ((base) + (0x0014UL))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_ADDR(base) ((base) + (0x0018UL))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_ADDR(base) ((base) + (0x001cUL))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_ADDR(base) ((base) + (0x0020UL))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_ADDR(base) ((base) + (0x0024UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_ADDR(base) ((base) + (0x0028UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_ADDR(base) ((base) + (0x002cUL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING2_ADDR(base) ((base) + (0x0030UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING3_ADDR(base) ((base) + (0x0034UL))
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL0_ADDR(base) ((base) + (0x0040UL))
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL1_ADDR(base) ((base) + (0x0044UL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_ADDR(base) ((base) + (0x0048UL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_ADDR(base) ((base) + (0x004cUL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_ADDR(base) ((base) + (0x0050UL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_ADDR(base) ((base) + (0x0054UL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_ADDR(base) ((base) + (0x0058UL))
#define SOC_NPU_HWTS_HWTS_AWUSER1_SETTING_ADDR(base) ((base) + (0x005cUL))
#define SOC_NPU_HWTS_HWTS_AWUSER2_SETTING_ADDR(base) ((base) + (0x0060UL))
#define SOC_NPU_HWTS_HWTS_AWUSER3_SETTING_ADDR(base) ((base) + (0x0064UL))
#define SOC_NPU_HWTS_HWTS_ARUSER0_SETTING_ADDR(base) ((base) + (0x0068UL))
#define SOC_NPU_HWTS_HWTS_ARUSER1_SETTING_ADDR(base) ((base) + (0x006cUL))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0090UL))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x0094UL))
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00A8UL))
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00ACUL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B0UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00B4UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B8UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00BCUL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0100+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0108+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0110UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0130UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0150UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0170UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0180+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0188+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0190UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_ADDR(base) ((base) + (0x01B0UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_ADDR(base) ((base) + (0x01D0UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_ADDR(base) ((base) + (0x01F0UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0200+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0208+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0210UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0230UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0250UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0270UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0280+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0288+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0290UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_ADDR(base) ((base) + (0x02B0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_ADDR(base) ((base) + (0x02D0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_ADDR(base) ((base) + (0x02F0UL))
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_ADDR(base) ((base) + (0x0300UL))
#define SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_ADDR(base) ((base) + (0x0308UL))
#define SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_ADDR(base) ((base) + (0x0310UL))
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_ADDR(base) ((base) + (0x0318UL))
#define SOC_NPU_HWTS_HWTS_L2_OWNER_ADDR(base) ((base) + (0x0320UL))
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_ADDR(base) ((base) + (0x0340UL))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO0_ADDR(base) ((base) + (0x0348UL))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO1_ADDR(base) ((base) + (0x034CUL))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO2_ADDR(base) ((base) + (0x0350UL))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO3_ADDR(base) ((base) + (0x0354UL))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO0_ADDR(base) ((base) + (0x0358UL))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO1_ADDR(base) ((base) + (0x035CUL))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO2_ADDR(base) ((base) + (0x0360UL))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO3_ADDR(base) ((base) + (0x0332UL))
#define SOC_NPU_HWTS_HWTS_SDMA_REDUNDANT_RSP_ADDR(base) ((base) + (0x0368UL))
#define SOC_NPU_HWTS_HWTS_AICPU_REDUNDANT_RSP_ADDR(base) ((base) + (0x0370UL))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_ADDR(base) ((base) + (0x0380UL))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_ADDR(base) ((base) + (0x0384UL))
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_SEL_ADDR(base) ((base) + (0x0388UL))
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_ADDR(base) ((base) + (0x038cUL))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_ADDR(base) ((base) + (0x0390UL))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_ADDR(base) ((base) + (0x0394UL))
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_SEL_ADDR(base) ((base) + (0x0398UL))
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_ADDR(base) ((base) + (0x039cUL))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_ADDR(base) ((base) + (0x03a0UL))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_ADDR(base) ((base) + (0x03a8UL))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_ADDR(base) ((base) + (0x03b0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_ADDR(base) ((base) + (0x03b8UL))
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_SEL_ADDR(base) ((base) + (0x03C0UL))
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_ADDR(base) ((base) + (0x03C8UL))
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN0_ADDR(base) ((base) + (0x0490UL))
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN1_ADDR(base) ((base) + (0x0498UL))
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN2_ADDR(base) ((base) + (0x04A0UL))
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN0_ADDR(base) ((base) + (0x04A8UL))
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN1_ADDR(base) ((base) + (0x04B0UL))
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN2_ADDR(base) ((base) + (0x04B8UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_ADDR(base) ((base) + (0x04C0UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_ADDR(base) ((base) + (0x04C8UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_ADDR(base) ((base) + (0x04D0UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_ADDR(base) ((base) + (0x04D8UL))
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_ADDR(base) ((base) + (0x04E0UL))
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_ADDR(base) ((base) + (0x04E8UL))
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_ADDR(base) ((base) + (0x04F0UL))
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_ADDR(base) ((base) + (0x04F8UL))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_ADDR(base,p) ((base) + (0x0500 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_ADDR(base) ((base) + (0x0504UL))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_ADDR(base,p) ((base) + (0x0508 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_ADDR(base) ((base) + (0x050cUL))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_ADDR(base,p) ((base) + (0x0510 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_ADDR(base) ((base) + (0x0514UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_ADDR(base) ((base) + (0x0600UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0x0608UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x0610UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_ADDR(base) ((base) + (0x0618UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0658UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_ADDR(base) ((base) + (0x0680UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_ADDR(base) ((base) + (0x0688UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_ADDR(base) ((base) + (0x0690UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_ADDR(base) ((base) + (0x06c0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_ADDR(base) ((base) + (0x06c8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_ADDR(base) ((base) + (0x06d0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_ADDR(base) ((base) + (0x0700UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_ADDR(base) ((base) + (0x0708UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_ADDR(base) ((base) + (0x0710UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_ADDR(base) ((base) + (0x0758UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_ADDR(base) ((base) + (0x0780UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_ADDR(base) ((base) + (0x0788UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_ADDR(base) ((base) + (0x0790UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_ADDR(base) ((base) + (0x07C0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_ADDR(base) ((base) + (0x07C8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_ADDR(base) ((base) + (0x07D0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_ADDR(base) ((base) + (0x0800UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_ADDR(base) ((base) + (0x0808UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_ADDR(base) ((base) + (0x0810UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_ADDR(base) ((base) + (0x0858UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_ADDR(base) ((base) + (0x0880UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_ADDR(base) ((base) + (0x0888UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_ADDR(base) ((base) + (0x0890UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_ADDR(base) ((base) + (0x08D0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_ADDR(base) ((base) + (0x0900UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_ADDR(base) ((base) + (0x0908UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_ADDR(base) ((base) + (0x0910UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_ADDR(base) ((base) + (0x0958UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0a58UL))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x4UL))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x4UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_ADDR(base) ((base) + (0x0c00+0*0x4UL))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x4UL))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x4UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_ADDR(base) ((base) + (0x0d80+0*0x4UL))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x4UL))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x4UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_ADDR(base) ((base) + (0x0f00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0x1080+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0x1100+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_ADDR(base) ((base) + (0x1180+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_ADDR(base,e) ((base) + (0x1300+(e)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_ADDR(base) ((base) + (0x1380+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_ADDR(base) ((base) + (0x1400+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0x1800+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x1c00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_ADDR(base) ((base) + (0x1d00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x1d80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x1e00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0x1e80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0x1f00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0x1f80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_ADDR(base) ((base) + (0x2080+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_ADDR(base) ((base) + (0x2100+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_ADDR(base) ((base) + (0x2180+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_ADDR(base) ((base) + (0x2380+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_ADDR(base) ((base) + (0x2400+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_ADDR(base) ((base) + (0x2800+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_ADDR(base) ((base) + (0x2c00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_ADDR(base) ((base) + (0x2d00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_ADDR(base) ((base) + (0x2d80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_ADDR(base) ((base) + (0x2e00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0x2e80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DFX_TRACE_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0x2f00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0x2f80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_ADDR(base) ((base) + (0x3e80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_ADDR(base) ((base) + (0x3f00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_ADDR(base) ((base) + (0x3f80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0x6e80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0x6f00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0x6f80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0x9e80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0x9f00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0x9f80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc080+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc100+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc180+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc800+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xce00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xce80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xcf00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xcf80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd080+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd100+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd180+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd800+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdc00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xde00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe080+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe100+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe180+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe800+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xec00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed80+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xee00+0*0x4UL))
#define SOC_NPU_HWTS_HWTS_SQ_DB_ADDR(base,n0) ((base) + (0x10008+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG6_ADDR(base,n0) ((base) + (0x1000c+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG4_ADDR(base,n0) ((base) + (0x10010+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_ADDR(base,n0) ((base) + (0x10014+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_ADDR(base,n0) ((base) + (0x10018+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_TASK_CTRL1_ADDR(base,n0) ((base) + (0x1001c+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_COND0_ADDR(base,n0) ((base) + (0x10038+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_COND1_ADDR(base,n0) ((base) + (0x1003c+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_DB_ADDR(base,n0) ((base) + (0x10088+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_CFG2_ADDR(base,n0) ((base) + (0x10090+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_CFG3_ADDR(base,n0) ((base) + (0x10094+(n0)*0x200UL))
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP0_ADDR(base,n0) ((base) + (0x101f0+(n0)*0x200UL))
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP1_ADDR(base,n0) ((base) + (0x101f4+(n0)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR0_ADDR(base,r) ((base) + (0x10000+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_ADDR(base,r) ((base) + (0x10004+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_ADDR(base,r) ((base) + (0x10020+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_ADDR(base,r) ((base) + (0x10024+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG2_ADDR(base,r) ((base) + (0x10028+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG3_ADDR(base,r) ((base) + (0x10030+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_ADDR(base,r) ((base) + (0x10040+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL0_ADDR(base,r) ((base) + (0x10048+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_ADDR(base,r) ((base) + (0x1004C+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR0_ADDR(base,r) ((base) + (0x10080+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_ADDR(base,r) ((base) + (0x10084+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_CFG0_ADDR(base,r) ((base) + (0x10098+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_OWN_STATE_ADDR(base,r) ((base) + (0x10100+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DEBUG_STATE_ADDR(base,r) ((base) + (0x10108+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10110+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_TRAP_STATE_ADDR(base,r) ((base) + (0x10118+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DONE_STATE_ADDR(base,r) ((base) + (0x10120+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_OWN_STATE_ADDR(base,r) ((base) + (0x10140+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DEBUG_STATE_ADDR(base,r) ((base) + (0x10148+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10150+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_TRAP_STATE_ADDR(base,r) ((base) + (0x10158+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DONE_STATE_ADDR(base,r) ((base) + (0x10160+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_OWN_STATE_ADDR(base,r) ((base) + (0x10180+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DEBUG_STATE_ADDR(base,r) ((base) + (0x10188+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10190+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_TRAP_STATE_ADDR(base,r) ((base) + (0x10198+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DONE_STATE_ADDR(base,r) ((base) + (0x101a0+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_ADDR(base,r) ((base) + (0x101c0+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_ADDR(base,r) ((base) + (0x101e0+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_ADDR(base,r) ((base) + (0x101e4+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_ADDR(base,r) ((base) + (0x101e8+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_STATE1_ADDR(base,r) ((base) + (0x101ec+(r)*0x200UL))
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP0_ADDR(base,r) ((base) + (0x101f8+(r)*0x200UL))
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP1_ADDR(base,r) ((base) + (0x101fc+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_ADDR(base,k) ((base) + (0x90000+(k)*0x8UL))
#define SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_ADDR(base,k) ((base) + (0x92000+(k)*0x8UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_ADDR(base,k) ((base) + (0x94000+(k)*0x8UL))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_ADDR(base) ((base) + (0x98000 ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_ADDR(base) ((base) + (0x98004UL))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_ADDR(base) ((base) + (0x98008 ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_ADDR(base) ((base) + (0x9800C ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_ADDR(base) ((base) + (0x98010 ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_ADDR(base) ((base) + (0x98014 ))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_ADDR(base) ((base) + (0x99000UL))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL1_ADDR(base) ((base) + (0x99004UL))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR0_ADDR(base) ((base) + (0x99008UL))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_ADDR(base) ((base) + (0x9900cUL))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_WPTR_INITIAL_ADDR(base) ((base) + (0x99100 ))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_ADDR(base) ((base) + (0x99108 ))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_ADDR(base) ((base) + (0x9a000UL))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_ADDR(base) ((base) + (0x9a004UL))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_ADDR(base) ((base) + (0x9a008UL))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_ADDR(base) ((base) + (0x9a00cUL))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_ADDR(base) ((base) + (0x9a010 ))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_ADDR(base) ((base) + (0x9a014 ))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING0_ADDR(base) ((base) + (0x9B000UL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_ADDR(base) ((base) + (0x9B004UL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_ADDR(base) ((base) + (0x9B008UL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_ADDR(base) ((base) + (0x9B00CUL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING4_ADDR(base) ((base) + (0x9B010UL))
#define SOC_NPU_HWTS_SDMA_SQCQ_DB0_ADDR(base,v) ((base) + (0x9B208+(v)*0x40UL))
#define SOC_NPU_HWTS_SDMA_SQCQ_DB1_ADDR(base,v) ((base) + (0x9B20c+(v)*0x40UL))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_ADDR(base,v) ((base) + (0x9B210+(v)*0x40UL))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_ADDR(base,v) ((base) + (0x9B214+(v)*0x40UL))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS2_ADDR(base,v) ((base) + (0x9B218+(v)*0x40UL))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS3_ADDR(base,v) ((base) + (0x9B21c+(v)*0x40UL))
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_ADDR(base) ((base) + (0x9e000UL))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_ADDR(base,h) ((base) + (0x9e100+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_ADDR(base,h) ((base) + (0x9e104+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_ADDR(base,h) ((base) + (0x9e108+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW0_ADDR(base,h) ((base) + (0x9e110+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW1_ADDR(base,h) ((base) + (0x9e114+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW2_ADDR(base,h) ((base) + (0x9e118+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW3_ADDR(base,h) ((base) + (0x9e11c+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_DFX0_ADDR(base,h) ((base) + (0x9e120+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_DFX1_ADDR(base,h) ((base) + (0x9e124+0x40*(h)))
#define SOC_NPU_HWTS_AICPU_BLK_CFG_NS_ADDR(base,c) ((base) + (0x9f000+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_ADDR(base,c) ((base) + (0x9f008+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_KS_STATUS_NS_ADDR(base) ((base) + (0x9f200UL))
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_NS_ADDR(base) ((base) + (0x9f210UL))
#define SOC_NPU_HWTS_TOF_STATUS_REPORT_ADDR(base) ((base) + (0x9f230UL))
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_ADDR(base) ((base) + (0x0080+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_ADDR(base) ((base) + (0x0084+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0088+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x008c+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0090+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x0094+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0098+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x009C+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00A0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00A4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00A8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00AC+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00B4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00BC+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ADDR(base) ((base) + (0x00C0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_ADDR(base) ((base) + (0x00C4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ADDR(base) ((base) + (0x00D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00D4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00D8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING3_ADDR(base) ((base) + (0x00DC+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_ADDR(base) ((base) + (0x00E0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00E4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00E8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_ADDR(base) ((base) + (0x00EC+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0100+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0108+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_ADDR(base) ((base) + (0x0110+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_ADDR(base) ((base) + (0x0130+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_ADDR(base) ((base) + (0x0150+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_ADDR(base) ((base) + (0x0170+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0180+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0188+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_ADDR(base) ((base) + (0x0190+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_ADDR(base) ((base) + (0x01B0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_ADDR(base) ((base) + (0x01D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_ADDR(base) ((base) + (0x01F0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0200+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0208+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_ADDR(base) ((base) + (0x0210+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_ADDR(base) ((base) + (0x0230+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_ADDR(base) ((base) + (0x0250+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_ADDR(base) ((base) + (0x0270+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0280+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0288+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_ADDR(base) ((base) + (0x0290+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_ADDR(base) ((base) + (0x02B0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_ADDR(base) ((base) + (0x02D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_ADDR(base) ((base) + (0x02F0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SEC_EN_ADDR(base) ((base) + (0x0500+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_ADDR(base) ((base) + (0x0508+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_ADDR(base) ((base) + (0x050C+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_ADDR(base) ((base) + (0x0510+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_ADDR(base) ((base) + (0x0514+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_ADDR(base,m) ((base) + (0x0520 + 0x4*(m)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_ADDR(base) ((base) + (0x0600+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x0608+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x0610+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_ADDR(base) ((base) + (0x0680+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_ADDR(base) ((base) + (0x0688+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_ADDR(base) ((base) + (0x0690+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_ADDR(base) ((base) + (0x06c0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_ADDR(base) ((base) + (0x06c8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_ADDR(base) ((base) + (0x06d0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_ADDR(base) ((base) + (0x0700+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_ADDR(base) ((base) + (0x0708+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_ADDR(base) ((base) + (0x0710+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_ADDR(base) ((base) + (0x0780+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_ADDR(base) ((base) + (0x0788+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_ADDR(base) ((base) + (0x0790+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_ADDR(base) ((base) + (0x07C0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_ADDR(base) ((base) + (0x07C8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_ADDR(base) ((base) + (0x07D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_ADDR(base) ((base) + (0x0800+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_ADDR(base) ((base) + (0x0808+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_ADDR(base) ((base) + (0x0810+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_ADDR(base) ((base) + (0x0880+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_ADDR(base) ((base) + (0x0888+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_ADDR(base) ((base) + (0x0890+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_ADDR(base) ((base) + (0x08C0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_ADDR(base) ((base) + (0x08C8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_ADDR(base) ((base) + (0x08D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_ADDR(base) ((base) + (0x0900+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_ADDR(base) ((base) + (0x0908+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_ADDR(base) ((base) + (0x0910+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10+0xc0000UL))
#define SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_ADDR(base) ((base) + (0x0c00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_ADDR(base) ((base) + (0x0d80+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_ADDR(base) ((base) + (0x0f00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x1080+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x1100+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_ADDR(base) ((base) + (0x1180+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_ADDR(base,e) ((base) + (0x1300+(e)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x1800+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x1c00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_ADDR(base) ((base) + (0x1d00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x1d80+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x1e00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_ADDR(base) ((base) + (0x2080+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_ADDR(base) ((base) + (0x2100+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_ADDR(base) ((base) + (0x2180+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_ADDR(base,m) ((base) + (0x2380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_ADDR(base,m) ((base) + (0x2400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_ADDR(base) ((base) + (0x2800+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_ADDR(base) ((base) + (0x2c00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_ADDR(base) ((base) + (0x2d00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_ADDR(base) ((base) + (0x2d80+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_ADDR(base) ((base) + (0x2e00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc080+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc100+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc180+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc800+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd80+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xce00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd080+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd100+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd180+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd800+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdc00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd80+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xde00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe080+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe100+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe180+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe800+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xec00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed80+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xee00+0*0x4+0xc0000UL))
#define SOC_NPU_HWTS_AICPU_BLK_CFG_S_ADDR(base,c) ((base) + (0xdf000+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_ADDR(base,c) ((base) + (0xdf008+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_KS_STATUS_S_ADDR(base) ((base) + (0xdf200UL))
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_S_ADDR(base) ((base) + (0xdf210UL))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_ADDR(base,p) ((base) + (0xdf500 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_S_ADDR(base) ((base) + (0xdf504UL))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_ADDR(base,p) ((base) + (0xdf508 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_S_ADDR(base) ((base) + (0xdf50cUL))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_ADDR(base,p) ((base) + (0xdf510 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_S_ADDR(base) ((base) + (0xdf514UL))
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR0_ADDR(base,y) ((base) + (0x100000 +(y)*0x8UL))
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_ADDR(base,y) ((base) + (0x100004 +(y)*0x8UL))
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_ADDR(base) ((base) + (0x2000 +0x100000UL))
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_ADDR(base) ((base) + (0x2004 +0x100000UL))
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x2008 +0x100000UL))
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x200C +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_ADDR(base) ((base) + (0x2100 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_ADDR(base) ((base) + (0x2104 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_ADDR(base) ((base) + (0x2108 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_ADDR(base) ((base) + (0x210C +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_ADDR(base) ((base) + (0x2110 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_ADDR(base) ((base) + (0x2114 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_ADDR(base) ((base) + (0x2200 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL1_ADDR(base) ((base) + (0x2204 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR0_ADDR(base) ((base) + (0x2208 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_ADDR(base) ((base) + (0x220c +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_PCT_WPTR_INITIAL_ADDR(base) ((base) + (0x2210 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PCT_PTR_ADDR(base) ((base) + (0x2214 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_ADDR(base) ((base) + (0x2300 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_ADDR(base) ((base) + (0x2304 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_ADDR(base) ((base) + (0x2308 +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_ADDR(base) ((base) + (0x230c +0x100000UL))
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_ADDR(base) ((base) + (0x2310 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_LOG_PTR_ADDR(base) ((base) + (0x2314 +0x100000 ))
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_ADDR(base) ((base) + (0x8200 +0x100000UL))
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_ADDR(base) ((base) + (0x8204 +0x100000UL))
#define SOC_NPU_HWTS_TINY_NS_SETTING0_ADDR(base) ((base) + (0x8220 +0x100000UL))
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_ADDR(base) ((base) + (0x0000 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_ADDR(base) ((base) + (0x0004 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_ADDR(base) ((base) + (0x0008 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_ADDR(base) ((base) + (0x000C +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0020 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0024+0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_ADDR(base) ((base) + (0x0080 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_ADDR(base) ((base) + (0x0084 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_ADDR(base) ((base) + (0x0088 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_ADDR(base) ((base) + (0x008C +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0100 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0104 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0108 +0x109000UL))
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x010C +0x109000UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_ADDR(base,m) ((base) + (0x10a000+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a008+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a010+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_ADDR(base) ((base) + (0x10a018+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_ADDR(base,m) ((base) + (0x10a020+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_ADDR(base,m) ((base) + (0x10a028+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_ADDR(base,m) ((base) + (0x10a030+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_ADDR(base) ((base) + (0x10a100+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_ADDR(base,m) ((base) + (0x10a108+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a200+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_ADDR(base,m) ((base) + (0x10a208+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_ADDR(base) ((base) + (0x10a210+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a218+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a220+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_ADDR(base,m) ((base) + (0x10a300+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_ADDR(base) ((base) + (0x10a308+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_ADDR(base) ((base) + (0x10a310+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_ADDR(base) ((base) + (0x10a318+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_ADDR(base,m) ((base) + (0x10a320+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_ADDR(base,m) ((base) + (0x10a328+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_ADDR(base,m) ((base) + (0x10a330+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_ADDR(base) ((base) + (0x10a400+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_ADDR(base,m) ((base) + (0x10a408+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_ADDR(base) ((base) + (0x10a500+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_ADDR(base,m) ((base) + (0x10a508+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_ADDR(base) ((base) + (0x10a510+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_ADDR(base) ((base) + (0x10a518+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_ADDR(base) ((base) + (0x10a520+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_ADDR(base,m) ((base) + (0x10a600+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a608+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a610+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_ADDR(base,m) ((base) + (0x10a618+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a620+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_ADDR(base,m) ((base) + (0x10a628+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_ADDR(base,m) ((base) + (0x10a630+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_ADDR(base,m) ((base) + (0x10a700+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a708+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_ADDR(base,m) ((base) + (0x10a800+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_ADDR(base,m) ((base) + (0x10a808+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_ADDR(base,m) ((base) + (0x10a810+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_ADDR(base,m) ((base) + (0x10a818+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_ADDR(base,m) ((base) + (0x10a820+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a900+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a908+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a910+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a918+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a920+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a928+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a930+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10aa00+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10aa08+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab00+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10ab08+(m)*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab10+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab18+0*0x4UL))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab20+0*0x4UL))
#else
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_ADDR(base) ((base) + (0x0000))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_ADDR(base) ((base) + (0x0004))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_ADDR(base) ((base) + (0x0008))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_ADDR(base) ((base) + (0x000c))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_ADDR(base) ((base) + (0x0010))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_ADDR(base) ((base) + (0x0014))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_ADDR(base) ((base) + (0x0018))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_ADDR(base) ((base) + (0x001c))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_ADDR(base) ((base) + (0x0020))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_ADDR(base) ((base) + (0x0024))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_ADDR(base) ((base) + (0x0028))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_ADDR(base) ((base) + (0x002c))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING2_ADDR(base) ((base) + (0x0030))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING3_ADDR(base) ((base) + (0x0034))
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL0_ADDR(base) ((base) + (0x0040))
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL1_ADDR(base) ((base) + (0x0044))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_ADDR(base) ((base) + (0x0048))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_ADDR(base) ((base) + (0x004c))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_ADDR(base) ((base) + (0x0050))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_ADDR(base) ((base) + (0x0054))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_ADDR(base) ((base) + (0x0058))
#define SOC_NPU_HWTS_HWTS_AWUSER1_SETTING_ADDR(base) ((base) + (0x005c))
#define SOC_NPU_HWTS_HWTS_AWUSER2_SETTING_ADDR(base) ((base) + (0x0060))
#define SOC_NPU_HWTS_HWTS_AWUSER3_SETTING_ADDR(base) ((base) + (0x0064))
#define SOC_NPU_HWTS_HWTS_ARUSER0_SETTING_ADDR(base) ((base) + (0x0068))
#define SOC_NPU_HWTS_HWTS_ARUSER1_SETTING_ADDR(base) ((base) + (0x006c))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0090))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x0094))
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00A8))
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00AC))
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B0))
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00B4))
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B8))
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00BC))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0100+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0108+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0110))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0130))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0150))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0170))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0180+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0188+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0190))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_ADDR(base) ((base) + (0x01B0))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_ADDR(base) ((base) + (0x01D0))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_ADDR(base) ((base) + (0x01F0))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0200+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0208+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0210))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0230))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0250))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0270))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0280+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0288+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0290))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_ADDR(base) ((base) + (0x02B0))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_ADDR(base) ((base) + (0x02D0))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_ADDR(base) ((base) + (0x02F0))
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_ADDR(base) ((base) + (0x0300))
#define SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_ADDR(base) ((base) + (0x0308))
#define SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_ADDR(base) ((base) + (0x0310))
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_ADDR(base) ((base) + (0x0318))
#define SOC_NPU_HWTS_HWTS_L2_OWNER_ADDR(base) ((base) + (0x0320))
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_ADDR(base) ((base) + (0x0340))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO0_ADDR(base) ((base) + (0x0348))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO1_ADDR(base) ((base) + (0x034C))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO2_ADDR(base) ((base) + (0x0350))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO3_ADDR(base) ((base) + (0x0354))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO0_ADDR(base) ((base) + (0x0358))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO1_ADDR(base) ((base) + (0x035C))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO2_ADDR(base) ((base) + (0x0360))
#define SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO3_ADDR(base) ((base) + (0x0332))
#define SOC_NPU_HWTS_HWTS_SDMA_REDUNDANT_RSP_ADDR(base) ((base) + (0x0368))
#define SOC_NPU_HWTS_HWTS_AICPU_REDUNDANT_RSP_ADDR(base) ((base) + (0x0370))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_ADDR(base) ((base) + (0x0380))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_ADDR(base) ((base) + (0x0384))
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_SEL_ADDR(base) ((base) + (0x0388))
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_ADDR(base) ((base) + (0x038c))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_ADDR(base) ((base) + (0x0390))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_ADDR(base) ((base) + (0x0394))
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_SEL_ADDR(base) ((base) + (0x0398))
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_ADDR(base) ((base) + (0x039c))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_ADDR(base) ((base) + (0x03a0))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_ADDR(base) ((base) + (0x03a8))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_ADDR(base) ((base) + (0x03b0))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_ADDR(base) ((base) + (0x03b8))
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_SEL_ADDR(base) ((base) + (0x03C0))
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_ADDR(base) ((base) + (0x03C8))
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN0_ADDR(base) ((base) + (0x0490))
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN1_ADDR(base) ((base) + (0x0498))
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN2_ADDR(base) ((base) + (0x04A0))
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN0_ADDR(base) ((base) + (0x04A8))
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN1_ADDR(base) ((base) + (0x04B0))
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN2_ADDR(base) ((base) + (0x04B8))
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_ADDR(base) ((base) + (0x04C0))
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_ADDR(base) ((base) + (0x04C8))
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_ADDR(base) ((base) + (0x04D0))
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_ADDR(base) ((base) + (0x04D8))
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_ADDR(base) ((base) + (0x04E0))
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_ADDR(base) ((base) + (0x04E8))
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_ADDR(base) ((base) + (0x04F0))
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_ADDR(base) ((base) + (0x04F8))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_ADDR(base,p) ((base) + (0x0500 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_ADDR(base) ((base) + (0x0504))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_ADDR(base,p) ((base) + (0x0508 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_ADDR(base) ((base) + (0x050c))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_ADDR(base,p) ((base) + (0x0510 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_ADDR(base) ((base) + (0x0514))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_ADDR(base) ((base) + (0x0600))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0x0608))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x0610))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_ADDR(base) ((base) + (0x0618))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0658))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_ADDR(base) ((base) + (0x0680))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_ADDR(base) ((base) + (0x0688))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_ADDR(base) ((base) + (0x0690))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_ADDR(base) ((base) + (0x06c0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_ADDR(base) ((base) + (0x06c8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_ADDR(base) ((base) + (0x06d0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_ADDR(base) ((base) + (0x0700))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_ADDR(base) ((base) + (0x0708))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_ADDR(base) ((base) + (0x0710))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_ADDR(base) ((base) + (0x0758))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_ADDR(base) ((base) + (0x0780))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_ADDR(base) ((base) + (0x0788))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_ADDR(base) ((base) + (0x0790))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_ADDR(base) ((base) + (0x07C0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_ADDR(base) ((base) + (0x07C8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_ADDR(base) ((base) + (0x07D0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_ADDR(base) ((base) + (0x0800))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_ADDR(base) ((base) + (0x0808))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_ADDR(base) ((base) + (0x0810))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_ADDR(base) ((base) + (0x0858))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_ADDR(base) ((base) + (0x0880))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_ADDR(base) ((base) + (0x0888))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_ADDR(base) ((base) + (0x0890))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_ADDR(base) ((base) + (0x08D0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_ADDR(base) ((base) + (0x0900))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_ADDR(base) ((base) + (0x0908))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_ADDR(base) ((base) + (0x0910))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_ADDR(base) ((base) + (0x0958))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0a58))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x4))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x4))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_ADDR(base) ((base) + (0x0c00+0*0x4))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x4))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x4))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_ADDR(base) ((base) + (0x0d80+0*0x4))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x4))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x4))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_ADDR(base) ((base) + (0x0f00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0x1080+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0x1100+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_ADDR(base) ((base) + (0x1180+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_ADDR(base,e) ((base) + (0x1300+(e)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_ADDR(base) ((base) + (0x1380+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_ADDR(base) ((base) + (0x1400+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0x1800+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x1c00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_ADDR(base) ((base) + (0x1d00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x1d80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x1e00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0x1e80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0x1f00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0x1f80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_ADDR(base) ((base) + (0x2080+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_ADDR(base) ((base) + (0x2100+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_ADDR(base) ((base) + (0x2180+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_ADDR(base) ((base) + (0x2380+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_ADDR(base) ((base) + (0x2400+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_ADDR(base) ((base) + (0x2800+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_ADDR(base) ((base) + (0x2c00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_ADDR(base) ((base) + (0x2d00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_ADDR(base) ((base) + (0x2d80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_ADDR(base) ((base) + (0x2e00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0x2e80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DFX_TRACE_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0x2f00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0x2f80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_ADDR(base) ((base) + (0x3e80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_ADDR(base) ((base) + (0x3f00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_ADDR(base) ((base) + (0x3f80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0x6e80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0x6f00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0x6f80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0x9e80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0x9f00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0x9f80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc080+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc100+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc180+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc800+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xce00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xce80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xcf00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xcf80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd080+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd100+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd180+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd800+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdc00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xde00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe080+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe100+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe180+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe800+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xec00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x4))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed00+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed80+0*0x4))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xee00+0*0x4))
#define SOC_NPU_HWTS_HWTS_SQ_DB_ADDR(base,n0) ((base) + (0x10008+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG6_ADDR(base,n0) ((base) + (0x1000c+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG4_ADDR(base,n0) ((base) + (0x10010+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_ADDR(base,n0) ((base) + (0x10014+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_ADDR(base,n0) ((base) + (0x10018+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_TASK_CTRL1_ADDR(base,n0) ((base) + (0x1001c+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_COND0_ADDR(base,n0) ((base) + (0x10038+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_COND1_ADDR(base,n0) ((base) + (0x1003c+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_DB_ADDR(base,n0) ((base) + (0x10088+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_CFG2_ADDR(base,n0) ((base) + (0x10090+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_CFG3_ADDR(base,n0) ((base) + (0x10094+(n0)*0x200))
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP0_ADDR(base,n0) ((base) + (0x101f0+(n0)*0x200))
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP1_ADDR(base,n0) ((base) + (0x101f4+(n0)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR0_ADDR(base,r) ((base) + (0x10000+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_ADDR(base,r) ((base) + (0x10004+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_ADDR(base,r) ((base) + (0x10020+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_ADDR(base,r) ((base) + (0x10024+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG2_ADDR(base,r) ((base) + (0x10028+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG3_ADDR(base,r) ((base) + (0x10030+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_ADDR(base,r) ((base) + (0x10040+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL0_ADDR(base,r) ((base) + (0x10048+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_ADDR(base,r) ((base) + (0x1004C+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR0_ADDR(base,r) ((base) + (0x10080+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_ADDR(base,r) ((base) + (0x10084+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_CFG0_ADDR(base,r) ((base) + (0x10098+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_OWN_STATE_ADDR(base,r) ((base) + (0x10100+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DEBUG_STATE_ADDR(base,r) ((base) + (0x10108+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10110+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_TRAP_STATE_ADDR(base,r) ((base) + (0x10118+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DONE_STATE_ADDR(base,r) ((base) + (0x10120+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_OWN_STATE_ADDR(base,r) ((base) + (0x10140+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DEBUG_STATE_ADDR(base,r) ((base) + (0x10148+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10150+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_TRAP_STATE_ADDR(base,r) ((base) + (0x10158+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DONE_STATE_ADDR(base,r) ((base) + (0x10160+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_OWN_STATE_ADDR(base,r) ((base) + (0x10180+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DEBUG_STATE_ADDR(base,r) ((base) + (0x10188+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10190+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_TRAP_STATE_ADDR(base,r) ((base) + (0x10198+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DONE_STATE_ADDR(base,r) ((base) + (0x101a0+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_ADDR(base,r) ((base) + (0x101c0+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_ADDR(base,r) ((base) + (0x101e0+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_ADDR(base,r) ((base) + (0x101e4+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_ADDR(base,r) ((base) + (0x101e8+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_STATE1_ADDR(base,r) ((base) + (0x101ec+(r)*0x200))
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP0_ADDR(base,r) ((base) + (0x101f8+(r)*0x200))
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP1_ADDR(base,r) ((base) + (0x101fc+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_ADDR(base,k) ((base) + (0x90000+(k)*0x8))
#define SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_ADDR(base,k) ((base) + (0x92000+(k)*0x8))
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_ADDR(base,k) ((base) + (0x94000+(k)*0x8))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_ADDR(base) ((base) + (0x98000 ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_ADDR(base) ((base) + (0x98004))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_ADDR(base) ((base) + (0x98008 ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_ADDR(base) ((base) + (0x9800C ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_ADDR(base) ((base) + (0x98010 ))
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_ADDR(base) ((base) + (0x98014 ))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_ADDR(base) ((base) + (0x99000))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL1_ADDR(base) ((base) + (0x99004))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR0_ADDR(base) ((base) + (0x99008))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_ADDR(base) ((base) + (0x9900c))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_WPTR_INITIAL_ADDR(base) ((base) + (0x99100 ))
#define SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_ADDR(base) ((base) + (0x99108 ))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_ADDR(base) ((base) + (0x9a000))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_ADDR(base) ((base) + (0x9a004))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_ADDR(base) ((base) + (0x9a008))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_ADDR(base) ((base) + (0x9a00c))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_ADDR(base) ((base) + (0x9a010 ))
#define SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_ADDR(base) ((base) + (0x9a014 ))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING0_ADDR(base) ((base) + (0x9B000))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_ADDR(base) ((base) + (0x9B004))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_ADDR(base) ((base) + (0x9B008))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_ADDR(base) ((base) + (0x9B00C))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING4_ADDR(base) ((base) + (0x9B010))
#define SOC_NPU_HWTS_SDMA_SQCQ_DB0_ADDR(base,v) ((base) + (0x9B208+(v)*0x40))
#define SOC_NPU_HWTS_SDMA_SQCQ_DB1_ADDR(base,v) ((base) + (0x9B20c+(v)*0x40))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_ADDR(base,v) ((base) + (0x9B210+(v)*0x40))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_ADDR(base,v) ((base) + (0x9B214+(v)*0x40))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS2_ADDR(base,v) ((base) + (0x9B218+(v)*0x40))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS3_ADDR(base,v) ((base) + (0x9B21c+(v)*0x40))
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_ADDR(base) ((base) + (0x9e000))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_ADDR(base,h) ((base) + (0x9e100+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_ADDR(base,h) ((base) + (0x9e104+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_ADDR(base,h) ((base) + (0x9e108+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW0_ADDR(base,h) ((base) + (0x9e110+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW1_ADDR(base,h) ((base) + (0x9e114+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW2_ADDR(base,h) ((base) + (0x9e118+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW3_ADDR(base,h) ((base) + (0x9e11c+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_DFX0_ADDR(base,h) ((base) + (0x9e120+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_DFX1_ADDR(base,h) ((base) + (0x9e124+0x40*(h)))
#define SOC_NPU_HWTS_AICPU_BLK_CFG_NS_ADDR(base,c) ((base) + (0x9f000+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_ADDR(base,c) ((base) + (0x9f008+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_KS_STATUS_NS_ADDR(base) ((base) + (0x9f200))
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_NS_ADDR(base) ((base) + (0x9f210))
#define SOC_NPU_HWTS_TOF_STATUS_REPORT_ADDR(base) ((base) + (0x9f230))
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_ADDR(base) ((base) + (0x0080+0xc0000))
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_ADDR(base) ((base) + (0x0084+0xc0000))
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0088+0xc0000))
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x008c+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0090+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x0094+0xc0000))
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x0098+0xc0000))
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x009C+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00A0+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00A4+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00A8+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00AC+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B0+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00B4+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x00B8+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x00BC+0xc0000))
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ADDR(base) ((base) + (0x00C0+0xc0000))
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_ADDR(base) ((base) + (0x00C4+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ADDR(base) ((base) + (0x00D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00D4+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00D8+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING3_ADDR(base) ((base) + (0x00DC+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_ADDR(base) ((base) + (0x00E0+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00E4+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00E8+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_ADDR(base) ((base) + (0x00EC+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0100+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0108+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_ADDR(base) ((base) + (0x0110+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_ADDR(base) ((base) + (0x0130+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_ADDR(base) ((base) + (0x0150+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_ADDR(base) ((base) + (0x0170+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0180+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0188+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_ADDR(base) ((base) + (0x0190+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_ADDR(base) ((base) + (0x01B0+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_ADDR(base) ((base) + (0x01D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_ADDR(base) ((base) + (0x01F0+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0200+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0208+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_ADDR(base) ((base) + (0x0210+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_ADDR(base) ((base) + (0x0230+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_ADDR(base) ((base) + (0x0250+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_ADDR(base) ((base) + (0x0270+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0280+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0288+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_ADDR(base) ((base) + (0x0290+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_ADDR(base) ((base) + (0x02B0+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_ADDR(base) ((base) + (0x02D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_ADDR(base) ((base) + (0x02F0+0xc0000))
#define SOC_NPU_HWTS_HWTS_SEC_EN_ADDR(base) ((base) + (0x0500+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_ADDR(base) ((base) + (0x0508+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_ADDR(base) ((base) + (0x050C+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_ADDR(base) ((base) + (0x0510+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_ADDR(base) ((base) + (0x0514+0xc0000))
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_ADDR(base,m) ((base) + (0x0520 + 0x4*(m)+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_ADDR(base) ((base) + (0x0600+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x0608+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x0610+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_ADDR(base) ((base) + (0x0680+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_ADDR(base) ((base) + (0x0688+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_ADDR(base) ((base) + (0x0690+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_ADDR(base) ((base) + (0x06c0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_ADDR(base) ((base) + (0x06c8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_ADDR(base) ((base) + (0x06d0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_ADDR(base) ((base) + (0x0700+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_ADDR(base) ((base) + (0x0708+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_ADDR(base) ((base) + (0x0710+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_ADDR(base) ((base) + (0x0780+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_ADDR(base) ((base) + (0x0788+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_ADDR(base) ((base) + (0x0790+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_ADDR(base) ((base) + (0x07C0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_ADDR(base) ((base) + (0x07C8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_ADDR(base) ((base) + (0x07D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_ADDR(base) ((base) + (0x0800+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_ADDR(base) ((base) + (0x0808+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_ADDR(base) ((base) + (0x0810+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_ADDR(base) ((base) + (0x0880+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_ADDR(base) ((base) + (0x0888+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_ADDR(base) ((base) + (0x0890+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_ADDR(base) ((base) + (0x08C0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_ADDR(base) ((base) + (0x08C8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_ADDR(base) ((base) + (0x08D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_ADDR(base) ((base) + (0x0900+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_ADDR(base) ((base) + (0x0908+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_ADDR(base) ((base) + (0x0910+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10+0xc0000))
#define SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_ADDR(base) ((base) + (0x0c00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_ADDR(base) ((base) + (0x0d80+0*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_ADDR(base) ((base) + (0x0f00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x1080+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x1100+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_ADDR(base) ((base) + (0x1180+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_ADDR(base,e) ((base) + (0x1300+(e)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x1800+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x1c00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_ADDR(base) ((base) + (0x1d00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x1d80+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x1e00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_ADDR(base) ((base) + (0x2080+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_ADDR(base) ((base) + (0x2100+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_ADDR(base) ((base) + (0x2180+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_ADDR(base,m) ((base) + (0x2380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_ADDR(base,m) ((base) + (0x2400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_ADDR(base) ((base) + (0x2800+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_ADDR(base) ((base) + (0x2c00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_ADDR(base) ((base) + (0x2d00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_ADDR(base) ((base) + (0x2d80+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_ADDR(base) ((base) + (0x2e00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc080+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc100+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc180+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc800+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcd80+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xce00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd080+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd100+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd180+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xd800+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdc00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xdd80+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xde00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe080+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe100+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe180+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xe800+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xec00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xed80+0*0x4+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xee00+0*0x4+0xc0000))
#define SOC_NPU_HWTS_AICPU_BLK_CFG_S_ADDR(base,c) ((base) + (0xdf000+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_ADDR(base,c) ((base) + (0xdf008+0x20*(c)))
#define SOC_NPU_HWTS_AICPU_KS_STATUS_S_ADDR(base) ((base) + (0xdf200))
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_S_ADDR(base) ((base) + (0xdf210))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_ADDR(base,p) ((base) + (0xdf500 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_S_ADDR(base) ((base) + (0xdf504))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_ADDR(base,p) ((base) + (0xdf508 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_S_ADDR(base) ((base) + (0xdf50c))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_ADDR(base,p) ((base) + (0xdf510 +0x20*(p)))
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_S_ADDR(base) ((base) + (0xdf514))
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR0_ADDR(base,y) ((base) + (0x100000 +(y)*0x8))
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_ADDR(base,y) ((base) + (0x100004 +(y)*0x8))
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_ADDR(base) ((base) + (0x2000 +0x100000))
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_ADDR(base) ((base) + (0x2004 +0x100000))
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x2008 +0x100000))
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x200C +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_ADDR(base) ((base) + (0x2100 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_ADDR(base) ((base) + (0x2104 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_ADDR(base) ((base) + (0x2108 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_ADDR(base) ((base) + (0x210C +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_ADDR(base) ((base) + (0x2110 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_ADDR(base) ((base) + (0x2114 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_ADDR(base) ((base) + (0x2200 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL1_ADDR(base) ((base) + (0x2204 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR0_ADDR(base) ((base) + (0x2208 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_ADDR(base) ((base) + (0x220c +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_PCT_WPTR_INITIAL_ADDR(base) ((base) + (0x2210 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_PCT_PTR_ADDR(base) ((base) + (0x2214 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_ADDR(base) ((base) + (0x2300 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_ADDR(base) ((base) + (0x2304 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_ADDR(base) ((base) + (0x2308 +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_ADDR(base) ((base) + (0x230c +0x100000))
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_ADDR(base) ((base) + (0x2310 +0x100000 ))
#define SOC_NPU_HWTS_TINY_DFX_LOG_PTR_ADDR(base) ((base) + (0x2314 +0x100000 ))
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_ADDR(base) ((base) + (0x8200 +0x100000))
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_ADDR(base) ((base) + (0x8204 +0x100000))
#define SOC_NPU_HWTS_TINY_NS_SETTING0_ADDR(base) ((base) + (0x8220 +0x100000))
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_ADDR(base) ((base) + (0x0000 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_ADDR(base) ((base) + (0x0004 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_ADDR(base) ((base) + (0x0008 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_ADDR(base) ((base) + (0x000C +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0020 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0024+0x109000))
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_ADDR(base) ((base) + (0x0080 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_ADDR(base) ((base) + (0x0084 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_ADDR(base) ((base) + (0x0088 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_ADDR(base) ((base) + (0x008C +0x109000))
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0100 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0104 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0108 +0x109000))
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x010C +0x109000))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_ADDR(base,m) ((base) + (0x10a000+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a008+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a010+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_ADDR(base) ((base) + (0x10a018+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_ADDR(base,m) ((base) + (0x10a020+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_ADDR(base,m) ((base) + (0x10a028+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_ADDR(base,m) ((base) + (0x10a030+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_ADDR(base) ((base) + (0x10a100+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_ADDR(base,m) ((base) + (0x10a108+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a200+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_ADDR(base,m) ((base) + (0x10a208+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_ADDR(base) ((base) + (0x10a210+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a218+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a220+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_ADDR(base,m) ((base) + (0x10a300+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_ADDR(base) ((base) + (0x10a308+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_ADDR(base) ((base) + (0x10a310+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_ADDR(base) ((base) + (0x10a318+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_ADDR(base,m) ((base) + (0x10a320+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_ADDR(base,m) ((base) + (0x10a328+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_ADDR(base,m) ((base) + (0x10a330+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_ADDR(base) ((base) + (0x10a400+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_ADDR(base,m) ((base) + (0x10a408+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_ADDR(base) ((base) + (0x10a500+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_ADDR(base,m) ((base) + (0x10a508+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_ADDR(base) ((base) + (0x10a510+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_ADDR(base) ((base) + (0x10a518+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_ADDR(base) ((base) + (0x10a520+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_ADDR(base,m) ((base) + (0x10a600+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a608+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a610+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_ADDR(base,m) ((base) + (0x10a618+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a620+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_ADDR(base,m) ((base) + (0x10a628+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_ADDR(base,m) ((base) + (0x10a630+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_ADDR(base,m) ((base) + (0x10a700+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_ADDR(base,m) ((base) + (0x10a708+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_ADDR(base,m) ((base) + (0x10a800+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_ADDR(base,m) ((base) + (0x10a808+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_ADDR(base,m) ((base) + (0x10a810+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_ADDR(base,m) ((base) + (0x10a818+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_ADDR(base,m) ((base) + (0x10a820+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a900+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a908+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a910+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a918+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a920+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a928+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10a930+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10aa00+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10aa08+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab00+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_ADDR(base,m) ((base) + (0x10ab08+(m)*0x4))
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab10+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab18+0*0x4))
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab20+0*0x4))
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwts_bypass : 1;
        unsigned int hwts_fastpath_en : 1;
        unsigned int hwts_force_icache_inv : 1;
        unsigned int hwts_skip_reset : 1;
        unsigned int hwts_skip_warning_check : 1;
        unsigned int hwts_sqe_size : 1;
        unsigned int reserved_0 : 1;
        unsigned int hwts_aicpu_task_bypass : 1;
        unsigned int syscnt_gray : 1;
        unsigned int axi_slv_resp_err : 1;
        unsigned int reserved_1 : 1;
        unsigned int aic_task_timeout_bypass : 1;
        unsigned int aicpu_task_timeout_bypass : 1;
        unsigned int vec_task_timeout_bypass : 1;
        unsigned int bus_err_bypass : 1;
        unsigned int sdma_task_timeout_bypass : 1;
        unsigned int sqe_err_bypass : 1;
        unsigned int wait_task_timeout_bypass : 1;
        unsigned int reserved_2 : 1;
        unsigned int vq6_task_timeout_bypass : 1;
        unsigned int tof_task_timeout_bypass : 1;
        unsigned int reserved_3 : 11;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_bypass_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_bypass_END (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_fastpath_en_START (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_fastpath_en_END (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_force_icache_inv_START (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_force_icache_inv_END (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_reset_START (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_reset_END (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_warning_check_START (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_warning_check_END (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_sqe_size_START (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_sqe_size_END (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_aicpu_task_bypass_START (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_aicpu_task_bypass_END (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_syscnt_gray_START (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_syscnt_gray_END (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_axi_slv_resp_err_START (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_axi_slv_resp_err_END (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aic_task_timeout_bypass_START (11)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aic_task_timeout_bypass_END (11)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aicpu_task_timeout_bypass_START (12)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aicpu_task_timeout_bypass_END (12)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_vec_task_timeout_bypass_START (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_vec_task_timeout_bypass_END (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_bus_err_bypass_START (14)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_bus_err_bypass_END (14)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sdma_task_timeout_bypass_START (15)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sdma_task_timeout_bypass_END (15)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sqe_err_bypass_START (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sqe_err_bypass_END (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_wait_task_timeout_bypass_START (17)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_wait_task_timeout_bypass_END (17)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_vq6_task_timeout_bypass_START (19)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_vq6_task_timeout_bypass_END (19)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_tof_task_timeout_bypass_START (20)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_tof_task_timeout_bypass_END (20)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reset_dly_cnt : 8;
        unsigned int sq_friendly_aic : 1;
        unsigned int sq_friendly_vec : 1;
        unsigned int sq_friendly_aicpu : 1;
        unsigned int sq_friendly_sdma : 1;
        unsigned int sq_friendly_vq6 : 1;
        unsigned int sq_friendly_tof : 1;
        unsigned int reserved_0 : 10;
        unsigned int vec_context_switch_enable : 1;
        unsigned int reserved_1 : 7;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_reset_dly_cnt_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_reset_dly_cnt_END (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aic_START (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aic_END (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_vec_START (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_vec_END (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aicpu_START (10)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aicpu_END (10)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_sdma_START (11)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_sdma_END (11)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_vq6_START (12)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_vq6_END (12)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_tof_START (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_tof_END (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_vec_context_switch_enable_START (24)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_vec_context_switch_enable_END (24)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_batch_mode_timeout_man : 8;
        unsigned int reserved_0 : 8;
        unsigned int vec_batch_mode_timeout_man : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_aic_batch_mode_timeout_man_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_aic_batch_mode_timeout_man_END (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_vec_batch_mode_timeout_man_START (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_vec_batch_mode_timeout_man_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_task_runtime_limit_exp : 6;
        unsigned int reserved_0 : 2;
        unsigned int aicpu_task_runtime_limit_exp : 6;
        unsigned int reserved_1 : 2;
        unsigned int vec_task_runtime_limit_exp : 6;
        unsigned int reserved_2 : 2;
        unsigned int reserved_3 : 6;
        unsigned int reserved_4 : 2;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aic_task_runtime_limit_exp_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aic_task_runtime_limit_exp_END (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aicpu_task_runtime_limit_exp_START (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aicpu_task_runtime_limit_exp_END (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_vec_task_runtime_limit_exp_START (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_vec_task_runtime_limit_exp_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_task_runtime_limit_exp : 6;
        unsigned int reserved_0 : 2;
        unsigned int vq6_task_runtime_limit_exp : 6;
        unsigned int reserved_1 : 2;
        unsigned int tof_task_runtime_limit_exp : 6;
        unsigned int reserved_2 : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_sdma_task_runtime_limit_exp_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_sdma_task_runtime_limit_exp_END (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_vq6_task_runtime_limit_exp_START (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_vq6_task_runtime_limit_exp_END (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_tof_task_runtime_limit_exp_START (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_tof_task_runtime_limit_exp_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwts_exe_cg_mask : 1;
        unsigned int rtsq_cg_mask : 1;
        unsigned int nmanager_cg_mask : 1;
        unsigned int sqcq_cg_mask : 1;
        unsigned int event_tbl_cg_mask : 1;
        unsigned int notify_tbl_cg_mask : 1;
        unsigned int gs_cg_mask : 1;
        unsigned int reserved : 17;
        unsigned int hwts_cg_dly_cnt : 8;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL5_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_exe_cg_mask_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_exe_cg_mask_END (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_rtsq_cg_mask_START (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_rtsq_cg_mask_END (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_nmanager_cg_mask_START (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_nmanager_cg_mask_END (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_sqcq_cg_mask_START (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_sqcq_cg_mask_END (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_event_tbl_cg_mask_START (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_event_tbl_cg_mask_END (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_notify_tbl_cg_mask_START (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_notify_tbl_cg_mask_END (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_gs_cg_mask_START (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_gs_cg_mask_END (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_cg_dly_cnt_START (24)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_cg_dly_cnt_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int lp_mode : 3;
        unsigned int reserved_0: 5;
        unsigned int sp_level : 3;
        unsigned int reserved_1: 5;
        unsigned int reserved_2: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_lp_mode_START (0)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_lp_mode_END (2)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_sp_level_START (8)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_sp_level_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wrr_weight0 : 8;
        unsigned int wrr_weight1 : 8;
        unsigned int wrr_weight2 : 8;
        unsigned int wrr_weight3 : 8;
    } reg;
} SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight0_START (0)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight0_END (7)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight1_START (8)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight1_END (15)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight2_START (16)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight2_END (23)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight3_START (24)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL2_wrr_weight3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wrr_weight4 : 8;
        unsigned int wrr_weight5 : 8;
        unsigned int wrr_weight6 : 8;
        unsigned int wrr_weight7 : 8;
    } reg;
} SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight4_START (0)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight4_END (7)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight5_START (8)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight5_END (15)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight6_START (16)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight6_END (23)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight7_START (24)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL3_wrr_weight7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hp_override_period_cyc_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_hp_override_period_cyc_l_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_hp_override_period_cyc_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hp_override_period_cyc_h : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_hp_override_period_cyc_h_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_hp_override_period_cyc_h_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hp_override_cyc_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING2_hp_override_cyc_l_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING2_hp_override_cyc_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hp_override_cyc_h : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING3_hp_override_cyc_h_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING3_hp_override_cyc_h_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wait_task_runtime_limit_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL0_wait_task_runtime_limit_l_START (0)
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL0_wait_task_runtime_limit_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wait_task_runtime_limit_h : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL1_wait_task_runtime_limit_h_START (0)
#define SOC_NPU_HWTS_HWTS_WAIT_TIMEOUT_CTRL1_wait_task_runtime_limit_h_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int arcache_sq : 4;
        unsigned int arsnoop_sq : 1;
        unsigned int reserved_0 : 3;
        unsigned int awcache_cq : 4;
        unsigned int awsnoop_cq : 1;
        unsigned int reserved_1 : 3;
        unsigned int awcache_log : 4;
        unsigned int awsnoop_log : 1;
        unsigned int reserved_2 : 3;
        unsigned int awcache_pct : 4;
        unsigned int awsnoop_pct : 1;
        unsigned int reserved_3 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arcache_sq_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arcache_sq_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arsnoop_sq_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arsnoop_sq_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_cq_START (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_cq_END (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_cq_START (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_cq_END (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_log_START (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_log_END (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_log_START (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_log_END (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_pct_START (24)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_pct_END (27)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_pct_START (28)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_pct_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awcache_prof : 4;
        unsigned int awsnoop_prof : 1;
        unsigned int reserved_0 : 3;
        unsigned int reserved_1 : 4;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 3;
        unsigned int arcache_swapbuf : 4;
        unsigned int arsnoop_swapbuf : 1;
        unsigned int reserved_4 : 3;
        unsigned int reserved_5 : 4;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awcache_prof_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awcache_prof_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awsnoop_prof_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awsnoop_prof_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arcache_swapbuf_START (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arcache_swapbuf_END (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arsnoop_swapbuf_START (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arsnoop_swapbuf_END (20)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awcache_aic : 4;
        unsigned int awsnoop_aic : 1;
        unsigned int reserved_0 : 3;
        unsigned int arcache_aic : 4;
        unsigned int arsnoop_aic : 1;
        unsigned int reserved_1 : 3;
        unsigned int awcache_aicpu_mb : 4;
        unsigned int awsnoop_aicpu_mb : 1;
        unsigned int reserved_2 : 11;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awcache_aic_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awcache_aic_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awsnoop_aic_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awsnoop_aic_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arcache_aic_START (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arcache_aic_END (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arsnoop_aic_START (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arsnoop_aic_END (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awcache_aicpu_mb_START (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awcache_aicpu_mb_END (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awsnoop_aicpu_mb_START (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awsnoop_aicpu_mb_END (20)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awcache_vec : 4;
        unsigned int awsnoop_vec : 1;
        unsigned int reserved_0 : 3;
        unsigned int arcache_vec : 4;
        unsigned int arsnoop_vec : 1;
        unsigned int reserved_1 : 3;
        unsigned int awcache_sdma_sq : 4;
        unsigned int awsnoop_sdma_sq : 1;
        unsigned int reserved_2 : 3;
        unsigned int awcache_sdma_sqcq_db : 4;
        unsigned int awsnoop_sdma_sqcq_db : 1;
        unsigned int reserved_3 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_vec_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_vec_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_vec_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_vec_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arcache_vec_START (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arcache_vec_END (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arsnoop_vec_START (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arsnoop_vec_END (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_sdma_sq_START (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_sdma_sq_END (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_sdma_sq_START (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_sdma_sq_END (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_sdma_sqcq_db_START (24)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_sdma_sqcq_db_END (27)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_sdma_sqcq_db_START (28)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_sdma_sqcq_db_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awcache_vq6 : 4;
        unsigned int awsnoop_vq6 : 1;
        unsigned int reserved_0 : 3;
        unsigned int arcache_vq6 : 4;
        unsigned int arsnoop_vq6 : 1;
        unsigned int reserved_1 : 3;
        unsigned int awcache_tof_cfg : 4;
        unsigned int awsnoop_tof_cfg : 1;
        unsigned int reserved_2 : 3;
        unsigned int awcache_tof_param_buf : 4;
        unsigned int awsnoop_tof_param_buf : 1;
        unsigned int reserved_3 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_vq6_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_vq6_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_vq6_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_vq6_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arcache_vq6_START (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arcache_vq6_END (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arsnoop_vq6_START (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arsnoop_vq6_END (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_tof_cfg_START (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_tof_cfg_END (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_tof_cfg_START (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_tof_cfg_END (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_tof_param_buf_START (24)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_tof_param_buf_END (27)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_tof_param_buf_START (28)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_tof_param_buf_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AWUSER1_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 4;
        unsigned int reserved_1: 28;
    } reg;
} SOC_NPU_HWTS_HWTS_AWUSER2_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 4;
        unsigned int reserved_1: 28;
    } reg;
} SOC_NPU_HWTS_HWTS_AWUSER3_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_ARUSER0_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_ARUSER1_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_ns_mb_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG0_aicpu_ns_mb_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG0_aicpu_ns_mb_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_ns_mb_base_addr_h : 16;
        unsigned int aicpu_ns_mb_shift : 6;
        unsigned int reserved : 9;
        unsigned int aicpu_ns_mb_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_aicpu_ns_mb_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_aicpu_ns_mb_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_aicpu_ns_mb_shift_START (16)
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_aicpu_ns_mb_shift_END (21)
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_aicpu_ns_mb_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG1_aicpu_ns_mb_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_ns_sq_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG0_sdma_ns_sq_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG0_sdma_ns_sq_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_ns_sq_base_addr_h : 16;
        unsigned int sdma_ns_sq_shift : 6;
        unsigned int reserved : 9;
        unsigned int sdma_ns_sq_base_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_sdma_ns_sq_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_sdma_ns_sq_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_sdma_ns_sq_shift_START (16)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_sdma_ns_sq_shift_END (21)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_sdma_ns_sq_base_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG1_sdma_ns_sq_base_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_swap_buf_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ns_sq_swap_buf_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ns_sq_swap_buf_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_swap_buf_base_addr_h : 16;
        unsigned int ns_sq_swap_buf_shift : 6;
        unsigned int reserved : 9;
        unsigned int ns_sq_swap_buf_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_shift_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_shift_END (21)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_vq6_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG0_ns_sq_vq6_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG0_ns_sq_vq6_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_vq6_base_addr_h : 16;
        unsigned int reserved_0 : 6;
        unsigned int reserved_1 : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG1_ns_sq_vq6_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_VQ6_BASE_ADDR_CFG1_ns_sq_vq6_base_addr_h_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enable_ctrl_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_aic_enable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_aic_enable_ctrl_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_disable_ctrl_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_aic_disable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_aic_disable_ctrl_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status0_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_aic_enabled_status0_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_aic_enabled_status0_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status1_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_aic_enabled_status1_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_aic_enabled_status1_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status2_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_aic_enabled_status2_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_aic_enabled_status2_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status3_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_aic_enabled_status3_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_aic_enabled_status3_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enable_ctrl_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_aicpu_enable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_aicpu_enable_ctrl_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_disable_ctrl_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_aicpu_disable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_aicpu_disable_ctrl_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status0_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_aicpu_enabled_status0_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_aicpu_enabled_status0_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status1_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_aicpu_enabled_status1_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_aicpu_enabled_status1_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status2_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_aicpu_enabled_status2_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_aicpu_enabled_status2_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status3_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_aicpu_enabled_status3_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_aicpu_enabled_status3_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enable_ctrl_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_vec_enable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_vec_enable_ctrl_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_disable_ctrl_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_vec_disable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_vec_disable_ctrl_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status0_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_vec_enabled_status0_ns_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_vec_enabled_status0_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status1_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_vec_enabled_status1_ns_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_vec_enabled_status1_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status2_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_vec_enabled_status2_ns_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_vec_enabled_status2_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status3_ns : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_vec_enabled_status3_ns_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_vec_enabled_status3_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enable_ctrl_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_sdma_enable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_sdma_enable_ctrl_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_disable_ctrl_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_sdma_disable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_sdma_disable_ctrl_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status0_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_sdma_enabled_status0_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_sdma_enabled_status0_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status1_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_sdma_enabled_status1_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_sdma_enabled_status1_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status2_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_sdma_enabled_status2_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_sdma_enabled_status2_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status3_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_sdma_enabled_status3_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_sdma_enabled_status3_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_free_bitmap : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_aic_free_bitmap_START (0)
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_aic_free_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_free_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_aicpu_free_bitmap_START (0)
#define SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_aicpu_free_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_free_bitmap : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_vec_free_bitmap_START (0)
#define SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_vec_free_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_ch_free_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_sdma_ch_free_bitmap_START (0)
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_sdma_ch_free_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 7;
        unsigned int reserved_1: 25;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_OWNER_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int bus_err_type : 3;
        unsigned int reserved_0 : 13;
        unsigned int bus_err_id : 6;
        unsigned int reserved_1 : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_type_START (0)
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_type_END (2)
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_id_START (16)
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_id_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 15;
        unsigned int reserved_2: 11;
        unsigned int reserved_3: 5;
    } reg;
} SOC_NPU_HWTS_HWTS_ECC_ERR_INFO0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 9;
        unsigned int reserved_1: 7;
        unsigned int reserved_2: 10;
        unsigned int reserved_3: 6;
    } reg;
} SOC_NPU_HWTS_HWTS_ECC_ERR_INFO1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 9;
        unsigned int reserved_2: 7;
    } reg;
} SOC_NPU_HWTS_HWTS_ECC_ERR_INFO2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 9;
        unsigned int reserved_1: 7;
        unsigned int reserved_2: 8;
        unsigned int reserved_3: 8;
    } reg;
} SOC_NPU_HWTS_HWTS_ECC_ERR_INFO3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 1;
        unsigned int reserved_2: 14;
        unsigned int reserved_3: 11;
        unsigned int reserved_4: 5;
    } reg;
} SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 9;
        unsigned int reserved_1: 23;
    } reg;
} SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 9;
        unsigned int reserved_2: 7;
    } reg;
} SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 9;
        unsigned int reserved_1: 23;
    } reg;
} SOC_NPU_HWTS_HWTS_1BIT_ECC_INFO3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_redundant_rsp : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_REDUNDANT_RSP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_REDUNDANT_RSP_sdma_redundant_rsp_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_REDUNDANT_RSP_sdma_redundant_rsp_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_redundant_rsp : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_REDUNDANT_RSP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_REDUNDANT_RSP_aicpu_redundant_rsp_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_REDUNDANT_RSP_aicpu_redundant_rsp_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_aic_blk_fsm_sel : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_dfx_aic_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_dfx_aic_blk_fsm_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_aic_blk_fsm_state : 4;
        unsigned int reserved_0 : 4;
        unsigned int dfx_aic_blk_fsm_ost_cnt : 1;
        unsigned int dfx_aic_blk_fsm_blk_log_ost_cnt : 2;
        unsigned int dfx_aic_blk_fsm_trace_ost_cnt : 1;
        unsigned int dfx_aic_blk_fsm_lock : 1;
        unsigned int reserved_1 : 19;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_ost_cnt_END (8)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_blk_log_ost_cnt_START (9)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_blk_log_ost_cnt_END (10)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_trace_ost_cnt_START (11)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_trace_ost_cnt_END (11)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_lock_START (12)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_lock_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_vq6_blk_fsm_sel : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_SEL_dfx_vq6_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_SEL_dfx_vq6_blk_fsm_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_vq6_blk_fsm_state : 4;
        unsigned int reserved_0 : 4;
        unsigned int dfx_vq6_blk_fsm_ost_cnt : 2;
        unsigned int reserved_1 : 2;
        unsigned int dfx_vq6_ipc_error : 1;
        unsigned int reserved_2 : 19;
    } reg;
} SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_dfx_vq6_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_dfx_vq6_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_dfx_vq6_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_dfx_vq6_blk_fsm_ost_cnt_END (9)
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_dfx_vq6_ipc_error_START (12)
#define SOC_NPU_HWTS_HWTS_VQ6_BLK_FSM_STATE_dfx_vq6_ipc_error_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_aicpu_blk_fsm_sel : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_dfx_aicpu_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_dfx_aicpu_blk_fsm_sel_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_aicpu_blk_fsm_state : 5;
        unsigned int reserved_0 : 3;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 2;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 20;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_dfx_aicpu_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_dfx_aicpu_blk_fsm_state_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_tof_blk_fsm_sel : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_SEL_dfx_tof_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_SEL_dfx_tof_blk_fsm_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_tof_blk_fsm_state : 4;
        unsigned int reserved_0 : 4;
        unsigned int dfx_tof_blk_fsm_ost_cnt : 3;
        unsigned int reserved_1 : 21;
    } reg;
} SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_dfx_tof_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_dfx_tof_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_dfx_tof_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_TOF_BLK_FSM_STATE_dfx_tof_blk_fsm_ost_cnt_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_vec_blk_fsm_sel : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_dfx_vec_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_dfx_vec_blk_fsm_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_vec_blk_fsm_state : 4;
        unsigned int reserved_0 : 4;
        unsigned int dfx_vec_blk_fsm_ost_cnt : 1;
        unsigned int dfx_vec_blk_fsm_blk_log_ost_cnt : 2;
        unsigned int dfx_vec_blk_fsm_trace_ost_cnt : 1;
        unsigned int dfx_vec_blk_fsm_lock : 1;
        unsigned int reserved_1 : 19;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_ost_cnt_END (8)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_blk_log_ost_cnt_START (9)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_blk_log_ost_cnt_END (10)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_trace_ost_cnt_START (11)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_trace_ost_cnt_END (11)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_lock_START (12)
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_dfx_vec_blk_fsm_lock_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_sdma_blk_fsm_sel : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_dfx_sdma_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_dfx_sdma_blk_fsm_sel_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_sdma_blk_fsm_state : 4;
        unsigned int reserved_0 : 4;
        unsigned int dfx_sdma_blk_fsm_ost_cnt : 1;
        unsigned int reserved_1 : 2;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 20;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_ost_cnt_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_rtsq_fsm_sel : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_SEL_dfx_rtsq_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_SEL_dfx_rtsq_fsm_sel_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_rtsq_fsm_state : 4;
        unsigned int dfx_rtsq_fwrsp_ost : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_dfx_rtsq_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_dfx_rtsq_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_dfx_rtsq_fwrsp_ost_START (4)
#define SOC_NPU_HWTS_HWTS_RTSQ_FSM_STATE_dfx_rtsq_fwrsp_ost_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 9;
        unsigned int reserved_1: 23;
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_PATTERN2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 9;
        unsigned int reserved_1: 23;
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_PATTERN2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco0_cfg : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_eco0_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_eco0_cfg_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco1_cfg : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_eco1_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_eco1_cfg_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco2_cfg : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_eco2_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_eco2_cfg_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco3_cfg : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_eco3_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_eco3_cfg_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco0_state : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_eco0_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_eco0_state_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco1_state : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_eco1_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_eco1_state_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco2_state : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_eco2_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_eco2_state_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco3_state : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_eco3_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_eco3_state_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int rtsq_swapin_max_aic_ns : 4;
        unsigned int reserved_0 : 4;
        unsigned int rtsq_swapin_max_aiv_ns : 4;
        unsigned int reserved_1 : 4;
        unsigned int rtsq_swapin_max_aicpu_ns : 4;
        unsigned int reserved_2 : 4;
        unsigned int rtsq_swapin_max_sdma_ns : 4;
        unsigned int reserved_3 : 4;
    } reg;
} SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_aic_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_aic_ns_END (3)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_aiv_ns_START (8)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_aiv_ns_END (11)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_aicpu_ns_START (16)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_aicpu_ns_END (19)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_sdma_ns_START (24)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_NS_rtsq_swapin_max_sdma_ns_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int rtsq_swapin_max_vq6 : 4;
        unsigned int reserved_0 : 4;
        unsigned int rtsq_swapin_max_tof : 4;
        unsigned int reserved_1 : 20;
    } reg;
} SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_rtsq_swapin_max_vq6_START (0)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_rtsq_swapin_max_vq6_END (3)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_rtsq_swapin_max_tof_START (8)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_NS_rtsq_swapin_max_tof_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int acsq_strict_max_aic_ns : 4;
        unsigned int reserved_0 : 4;
        unsigned int acsq_strict_max_aiv_ns : 4;
        unsigned int reserved_1 : 4;
        unsigned int acsq_strict_max_aicpu_ns : 4;
        unsigned int reserved_2 : 4;
        unsigned int acsq_strict_max_sdma_ns : 4;
        unsigned int reserved_3 : 4;
    } reg;
} SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_aic_ns_START (0)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_aic_ns_END (3)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_aiv_ns_START (8)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_aiv_ns_END (11)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_aicpu_ns_START (16)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_aicpu_ns_END (19)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_sdma_ns_START (24)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_NS_acsq_strict_max_sdma_ns_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int acsq_strict_max_vq6 : 4;
        unsigned int reserved_0 : 4;
        unsigned int acsq_strict_max_tof : 4;
        unsigned int reserved_1 : 20;
    } reg;
} SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_acsq_strict_max_vq6_START (0)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_acsq_strict_max_vq6_END (3)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_acsq_strict_max_tof_START (8)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_NS_acsq_strict_max_tof_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int acsq_relax_max_aic_ns : 4;
        unsigned int reserved_0 : 4;
        unsigned int acsq_relax_max_aiv_ns : 4;
        unsigned int reserved_1 : 4;
        unsigned int acsq_relax_max_aicpu_ns : 4;
        unsigned int reserved_2 : 4;
        unsigned int acsq_relax_max_sdma_ns : 4;
        unsigned int reserved_3 : 4;
    } reg;
} SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_aic_ns_START (0)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_aic_ns_END (3)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_aiv_ns_START (8)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_aiv_ns_END (11)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_aicpu_ns_START (16)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_aicpu_ns_END (19)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_sdma_ns_START (24)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_NS_acsq_relax_max_sdma_ns_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int acsq_relax_max_vq6 : 4;
        unsigned int reserved_0 : 4;
        unsigned int acsq_relax_max_tof : 4;
        unsigned int reserved_1 : 20;
    } reg;
} SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_acsq_relax_max_vq6_START (0)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_acsq_relax_max_vq6_END (3)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_acsq_relax_max_tof_START (8)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_NS_acsq_relax_max_tof_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_status : 1;
        unsigned int l1_pre_paused_ns_status : 1;
        unsigned int l1_post_paused_ns_status : 1;
        unsigned int l1_cq_full_ns_status : 1;
        unsigned int l1_task_paused_ns_status : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_status : 1;
        unsigned int l1_cqe_written_ns_status : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sqe_done_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sqe_done_ns_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_pre_paused_ns_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_pre_paused_ns_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_post_paused_ns_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_post_paused_ns_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cq_full_ns_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cq_full_ns_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_task_paused_ns_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_task_paused_ns_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sq_done_ns_status_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sq_done_ns_status_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cqe_written_ns_status_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cqe_written_ns_status_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_status : 1;
        unsigned int l1_debug_paused_ns_status : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_task_debug_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_task_debug_ns_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_debug_paused_ns_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_debug_paused_ns_status_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_status : 1;
        unsigned int l1_task_timeout_ns_status : 1;
        unsigned int l1_task_trap_ns_status : 1;
        unsigned int l1_sqe_error_ns_status : 1;
        unsigned int l1_sw_status_error_ns_status : 1;
        unsigned int l1_bus_error_ns_status : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_status : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_error_ns_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_timeout_ns_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_timeout_ns_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_trap_ns_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_trap_ns_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sqe_error_ns_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sqe_error_ns_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sw_status_error_ns_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sw_status_error_ns_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_bus_error_ns_status_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_bus_error_ns_status_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_pool_conflict_ns_status_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_pool_conflict_ns_status_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_profile_almost_full : 1;
        unsigned int l1_trace_almost_full : 1;
        unsigned int l1_log_almost_full : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_profile_almost_full_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_profile_almost_full_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_trace_almost_full_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_trace_almost_full_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_log_almost_full_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_log_almost_full_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 5;
        unsigned int l1_bus_error_ns_force : 1;
        unsigned int reserved_1 : 1;
        unsigned int l1_pool_conflict_ns_force : 1;
        unsigned int reserved_2 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_bus_error_ns_force_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_bus_error_ns_force_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_pool_conflict_ns_force_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_pool_conflict_ns_force_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_profile_almost_full_force : 1;
        unsigned int l1_trace_almost_full_force : 1;
        unsigned int l1_log_almost_full_force : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_profile_almost_full_force_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_profile_almost_full_force_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_trace_almost_full_force_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_trace_almost_full_force_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_log_almost_full_force_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_log_almost_full_force_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask0 : 1;
        unsigned int l1_pre_paused_ns_mask0 : 1;
        unsigned int l1_post_paused_ns_mask0 : 1;
        unsigned int l1_cq_full_ns_mask0 : 1;
        unsigned int l1_task_paused_ns_mask0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask0 : 1;
        unsigned int l1_cqe_written_ns_mask0 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sqe_done_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sqe_done_ns_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_pre_paused_ns_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_pre_paused_ns_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_post_paused_ns_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_post_paused_ns_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cq_full_ns_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cq_full_ns_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_task_paused_ns_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_task_paused_ns_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sq_done_ns_mask0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sq_done_ns_mask0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cqe_written_ns_mask0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cqe_written_ns_mask0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask0 : 1;
        unsigned int l1_debug_paused_ns_mask0 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_task_debug_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_task_debug_ns_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_debug_paused_ns_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_debug_paused_ns_mask0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask0 : 1;
        unsigned int l1_task_timeout_ns_mask0 : 1;
        unsigned int l1_task_trap_ns_mask0 : 1;
        unsigned int l1_sqe_error_ns_mask0 : 1;
        unsigned int l1_sw_status_error_ns_mask0 : 1;
        unsigned int l1_bus_error_ns_mask0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask0 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_error_ns_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_timeout_ns_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_timeout_ns_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_trap_ns_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_trap_ns_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sqe_error_ns_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sqe_error_ns_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sw_status_error_ns_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sw_status_error_ns_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_bus_error_ns_mask0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_bus_error_ns_mask0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_pool_conflict_ns_mask0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_pool_conflict_ns_mask0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask1 : 1;
        unsigned int l1_pre_paused_ns_mask1 : 1;
        unsigned int l1_post_paused_ns_mask1 : 1;
        unsigned int l1_cq_full_ns_mask1 : 1;
        unsigned int l1_task_paused_ns_mask1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask1 : 1;
        unsigned int l1_cqe_written_ns_mask1 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sqe_done_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sqe_done_ns_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_pre_paused_ns_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_pre_paused_ns_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_post_paused_ns_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_post_paused_ns_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cq_full_ns_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cq_full_ns_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_task_paused_ns_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_task_paused_ns_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sq_done_ns_mask1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sq_done_ns_mask1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cqe_written_ns_mask1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cqe_written_ns_mask1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask1 : 1;
        unsigned int l1_debug_paused_ns_mask1 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_task_debug_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_task_debug_ns_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_debug_paused_ns_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_debug_paused_ns_mask1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask1 : 1;
        unsigned int l1_task_timeout_ns_mask1 : 1;
        unsigned int l1_task_trap_ns_mask1 : 1;
        unsigned int l1_sqe_error_ns_mask1 : 1;
        unsigned int l1_sw_status_error_ns_mask1 : 1;
        unsigned int l1_bus_error_ns_mask1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask1 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_error_ns_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_timeout_ns_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_timeout_ns_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_trap_ns_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_trap_ns_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sqe_error_ns_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sqe_error_ns_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sw_status_error_ns_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sw_status_error_ns_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_bus_error_ns_mask1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_bus_error_ns_mask1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_pool_conflict_ns_mask1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_pool_conflict_ns_mask1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask2 : 1;
        unsigned int l1_pre_paused_ns_mask2 : 1;
        unsigned int l1_post_paused_ns_mask2 : 1;
        unsigned int l1_cq_full_ns_mask2 : 1;
        unsigned int l1_task_paused_ns_mask2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask2 : 1;
        unsigned int l1_cqe_written_ns_mask2 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sqe_done_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sqe_done_ns_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_pre_paused_ns_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_pre_paused_ns_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_post_paused_ns_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_post_paused_ns_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cq_full_ns_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cq_full_ns_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_task_paused_ns_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_task_paused_ns_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sq_done_ns_mask2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sq_done_ns_mask2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cqe_written_ns_mask2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cqe_written_ns_mask2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask2 : 1;
        unsigned int l1_debug_paused_ns_mask2 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_task_debug_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_task_debug_ns_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_debug_paused_ns_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_debug_paused_ns_mask2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask2 : 1;
        unsigned int l1_task_timeout_ns_mask2 : 1;
        unsigned int l1_task_trap_ns_mask2 : 1;
        unsigned int l1_sqe_error_ns_mask2 : 1;
        unsigned int l1_sw_status_error_ns_mask2 : 1;
        unsigned int l1_bus_error_ns_mask2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask2 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_error_ns_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_timeout_ns_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_timeout_ns_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_trap_ns_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_trap_ns_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sqe_error_ns_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sqe_error_ns_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sw_status_error_ns_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sw_status_error_ns_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_bus_error_ns_mask2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_bus_error_ns_mask2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_pool_conflict_ns_mask2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_pool_conflict_ns_mask2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_profile_almost_full_mask : 1;
        unsigned int l1_pc_trace_almost_full_mask : 1;
        unsigned int l1_log_almost_full_mask : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_profile_almost_full_mask_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_profile_almost_full_mask_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_pc_trace_almost_full_mask_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_pc_trace_almost_full_mask_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_log_almost_full_mask_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_log_almost_full_mask_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask0_set : 1;
        unsigned int l1_pre_paused_ns_mask0_set : 1;
        unsigned int l1_post_paused_ns_mask0_set : 1;
        unsigned int l1_cq_full_ns_mask0_set : 1;
        unsigned int l1_task_paused_ns_mask0_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask0_set : 1;
        unsigned int l1_cqe_written_ns_mask0_set : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sqe_done_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sqe_done_ns_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_pre_paused_ns_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_pre_paused_ns_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_post_paused_ns_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_post_paused_ns_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cq_full_ns_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cq_full_ns_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_task_paused_ns_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_task_paused_ns_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sq_done_ns_mask0_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sq_done_ns_mask0_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cqe_written_ns_mask0_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cqe_written_ns_mask0_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask0_set : 1;
        unsigned int l1_debug_paused_ns_mask0_set : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_task_debug_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_task_debug_ns_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_debug_paused_ns_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_debug_paused_ns_mask0_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask0_set : 1;
        unsigned int l1_task_timeout_ns_mask0_set : 1;
        unsigned int l1_task_trap_ns_mask0_set : 1;
        unsigned int l1_sqe_error_ns_mask0_set : 1;
        unsigned int l1_sw_status_error_ns_mask0_set : 1;
        unsigned int l1_bus_error_ns_mask0_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask0_set : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_error_ns_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_timeout_ns_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_timeout_ns_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_trap_ns_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_trap_ns_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sqe_error_ns_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sqe_error_ns_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sw_status_error_ns_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sw_status_error_ns_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_bus_error_ns_mask0_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_bus_error_ns_mask0_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_pool_conflict_ns_mask0_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_pool_conflict_ns_mask0_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask1_set : 1;
        unsigned int l1_pre_paused_ns_mask1_set : 1;
        unsigned int l1_post_paused_ns_mask1_set : 1;
        unsigned int l1_cq_full_ns_mask1_set : 1;
        unsigned int l1_task_paused_ns_mask1_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask1_set : 1;
        unsigned int l1_cqe_written_ns_mask1_set : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sqe_done_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sqe_done_ns_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_pre_paused_ns_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_pre_paused_ns_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_post_paused_ns_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_post_paused_ns_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cq_full_ns_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cq_full_ns_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_task_paused_ns_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_task_paused_ns_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sq_done_ns_mask1_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sq_done_ns_mask1_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cqe_written_ns_mask1_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cqe_written_ns_mask1_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask1_set : 1;
        unsigned int l1_debug_paused_ns_mask1_set : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_task_debug_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_task_debug_ns_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_debug_paused_ns_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_debug_paused_ns_mask1_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask1_set : 1;
        unsigned int l1_task_timeout_ns_mask1_set : 1;
        unsigned int l1_task_trap_ns_mask1_set : 1;
        unsigned int l1_sqe_error_ns_mask1_set : 1;
        unsigned int l1_sw_status_error_ns_mask1_set : 1;
        unsigned int l1_bus_error_ns_mask1_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask1_set : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_error_ns_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_timeout_ns_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_timeout_ns_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_trap_ns_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_trap_ns_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sqe_error_ns_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sqe_error_ns_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sw_status_error_ns_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sw_status_error_ns_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_bus_error_ns_mask1_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_bus_error_ns_mask1_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_pool_conflict_ns_mask1_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_pool_conflict_ns_mask1_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask2_set : 1;
        unsigned int l1_pre_paused_ns_mask2_set : 1;
        unsigned int l1_post_paused_ns_mask2_set : 1;
        unsigned int l1_cq_full_ns_mask2_set : 1;
        unsigned int l1_task_paused_ns_mask2_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask2_set : 1;
        unsigned int l1_cqe_written_ns_mask2_set : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sqe_done_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sqe_done_ns_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_pre_paused_ns_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_pre_paused_ns_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_post_paused_ns_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_post_paused_ns_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cq_full_ns_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cq_full_ns_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_task_paused_ns_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_task_paused_ns_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sq_done_ns_mask2_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sq_done_ns_mask2_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cqe_written_ns_mask2_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cqe_written_ns_mask2_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask2_set : 1;
        unsigned int l1_debug_paused_ns_mask2_set : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_task_debug_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_task_debug_ns_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_debug_paused_ns_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_debug_paused_ns_mask2_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask2_set : 1;
        unsigned int l1_task_timeout_ns_mask2_set : 1;
        unsigned int l1_task_trap_ns_mask2_set : 1;
        unsigned int l1_sqe_error_ns_mask2_set : 1;
        unsigned int l1_sw_status_error_ns_mask2_set : 1;
        unsigned int l1_bus_error_ns_mask2_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask2_set : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_error_ns_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_timeout_ns_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_timeout_ns_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_trap_ns_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_trap_ns_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sqe_error_ns_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sqe_error_ns_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sw_status_error_ns_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sw_status_error_ns_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_bus_error_ns_mask2_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_bus_error_ns_mask2_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_pool_conflict_ns_mask2_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_pool_conflict_ns_mask2_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_profile_almost_full_mask_set : 1;
        unsigned int l1_pc_trace_almost_full_mask_set : 1;
        unsigned int l1_log_almost_full_mask_set : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_profile_almost_full_mask_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_profile_almost_full_mask_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_pc_trace_almost_full_mask_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_pc_trace_almost_full_mask_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_log_almost_full_mask_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_log_almost_full_mask_set_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask0_clr : 1;
        unsigned int l1_pre_paused_ns_mask0_clr : 1;
        unsigned int l1_post_paused_ns_mask0_clr : 1;
        unsigned int l1_cq_full_ns_mask0_clr : 1;
        unsigned int l1_task_paused_ns_mask0_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask0_clr : 1;
        unsigned int l1_cqe_written_ns_mask0_clr : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sqe_done_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sqe_done_ns_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_pre_paused_ns_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_pre_paused_ns_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_post_paused_ns_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_post_paused_ns_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cq_full_ns_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cq_full_ns_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_task_paused_ns_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_task_paused_ns_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sq_done_ns_mask0_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sq_done_ns_mask0_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cqe_written_ns_mask0_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cqe_written_ns_mask0_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask0_clr : 1;
        unsigned int l1_debug_paused_ns_mask0_clr : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_task_debug_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_task_debug_ns_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_debug_paused_ns_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_debug_paused_ns_mask0_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask0_clr : 1;
        unsigned int l1_task_timeout_ns_mask0_clr : 1;
        unsigned int l1_task_trap_ns_mask0_clr : 1;
        unsigned int l1_sqe_error_ns_mask0_clr : 1;
        unsigned int l1_sw_status_error_ns_mask0_clr : 1;
        unsigned int l1_bus_error_ns_mask0_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask0_clr : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_error_ns_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_timeout_ns_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_timeout_ns_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_trap_ns_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_trap_ns_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sqe_error_ns_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sqe_error_ns_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sw_status_error_ns_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sw_status_error_ns_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_bus_error_ns_mask0_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_bus_error_ns_mask0_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_pool_conflict_ns_mask0_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_pool_conflict_ns_mask0_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask1_clr : 1;
        unsigned int l1_pre_paused_ns_mask1_clr : 1;
        unsigned int l1_post_paused_ns_mask1_clr : 1;
        unsigned int l1_cq_full_ns_mask1_clr : 1;
        unsigned int l1_task_paused_ns_mask1_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask1_clr : 1;
        unsigned int l1_cqe_written_ns_mask1_clr : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sqe_done_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sqe_done_ns_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_pre_paused_ns_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_pre_paused_ns_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_post_paused_ns_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_post_paused_ns_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cq_full_ns_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cq_full_ns_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_task_paused_ns_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_task_paused_ns_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sq_done_ns_mask1_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sq_done_ns_mask1_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cqe_written_ns_mask1_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cqe_written_ns_mask1_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask1_clr : 1;
        unsigned int l1_debug_paused_ns_mask1_clr : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_task_debug_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_task_debug_ns_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_debug_paused_ns_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_debug_paused_ns_mask1_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask1_clr : 1;
        unsigned int l1_task_timeout_ns_mask1_clr : 1;
        unsigned int l1_task_trap_ns_mask1_clr : 1;
        unsigned int l1_sqe_error_ns_mask1_clr : 1;
        unsigned int l1_sw_status_error_ns_mask1_clr : 1;
        unsigned int l1_bus_error_ns_mask1_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask1_clr : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_error_ns_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_timeout_ns_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_timeout_ns_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_trap_ns_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_trap_ns_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sqe_error_ns_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sqe_error_ns_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sw_status_error_ns_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sw_status_error_ns_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_bus_error_ns_mask1_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_bus_error_ns_mask1_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_pool_conflict_ns_mask1_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_pool_conflict_ns_mask1_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_mask2_clr : 1;
        unsigned int l1_pre_paused_ns_mask2_clr : 1;
        unsigned int l1_post_paused_ns_mask2_clr : 1;
        unsigned int l1_cq_full_ns_mask2_clr : 1;
        unsigned int l1_task_paused_ns_mask2_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_mask2_clr : 1;
        unsigned int l1_cqe_written_ns_mask2_clr : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sqe_done_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sqe_done_ns_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_pre_paused_ns_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_pre_paused_ns_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_post_paused_ns_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_post_paused_ns_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cq_full_ns_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cq_full_ns_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_task_paused_ns_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_task_paused_ns_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sq_done_ns_mask2_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sq_done_ns_mask2_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cqe_written_ns_mask2_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cqe_written_ns_mask2_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_mask2_clr : 1;
        unsigned int l1_debug_paused_ns_mask2_clr : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_task_debug_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_task_debug_ns_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_debug_paused_ns_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_debug_paused_ns_mask2_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_mask2_clr : 1;
        unsigned int l1_task_timeout_ns_mask2_clr : 1;
        unsigned int l1_task_trap_ns_mask2_clr : 1;
        unsigned int l1_sqe_error_ns_mask2_clr : 1;
        unsigned int l1_sw_status_error_ns_mask2_clr : 1;
        unsigned int l1_bus_error_ns_mask2_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_mask2_clr : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_error_ns_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_timeout_ns_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_timeout_ns_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_trap_ns_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_trap_ns_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sqe_error_ns_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sqe_error_ns_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sw_status_error_ns_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sw_status_error_ns_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_bus_error_ns_mask2_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_bus_error_ns_mask2_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_pool_conflict_ns_mask2_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_pool_conflict_ns_mask2_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_profile_almost_full_mask_clr : 1;
        unsigned int l1_pc_trace_almost_full_mask_clr : 1;
        unsigned int l1_log_almost_full_mask_clr : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_profile_almost_full_mask_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_profile_almost_full_mask_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_pc_trace_almost_full_mask_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_pc_trace_almost_full_mask_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_log_almost_full_mask_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_log_almost_full_mask_clr_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_pending0 : 1;
        unsigned int l1_pre_paused_ns_pending0 : 1;
        unsigned int l1_post_paused_ns_pending0 : 1;
        unsigned int l1_cq_full_ns_pending0 : 1;
        unsigned int l1_task_paused_ns_pending0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_pending0 : 1;
        unsigned int l1_cqe_written_ns_pending0 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sqe_done_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sqe_done_ns_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_pre_paused_ns_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_pre_paused_ns_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_post_paused_ns_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_post_paused_ns_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cq_full_ns_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cq_full_ns_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_task_paused_ns_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_task_paused_ns_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sq_done_ns_pending0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sq_done_ns_pending0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cqe_written_ns_pending0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cqe_written_ns_pending0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_pending0 : 1;
        unsigned int l1_debug_paused_ns_pending0 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_task_debug_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_task_debug_ns_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_debug_paused_ns_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_debug_paused_ns_pending0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_pending0 : 1;
        unsigned int l1_task_timeout_ns_pending0 : 1;
        unsigned int l1_task_trap_ns_pending0 : 1;
        unsigned int l1_sqe_error_ns_pending0 : 1;
        unsigned int l1_sw_status_error_ns_pending0 : 1;
        unsigned int l1_bus_error_ns_pending0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_pending0 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_error_ns_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_timeout_ns_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_timeout_ns_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_trap_ns_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_trap_ns_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sqe_error_ns_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sqe_error_ns_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sw_status_error_ns_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sw_status_error_ns_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_bus_error_ns_pending0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_bus_error_ns_pending0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_pool_conflict_ns_pending0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_pool_conflict_ns_pending0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_pending1 : 1;
        unsigned int l1_pre_paused_ns_pending1 : 1;
        unsigned int l1_post_paused_ns_pending1 : 1;
        unsigned int l1_cq_full_ns_pending1 : 1;
        unsigned int l1_task_paused_ns_pending1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_pending1 : 1;
        unsigned int l1_cqe_written_ns_pending1 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sqe_done_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sqe_done_ns_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_pre_paused_ns_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_pre_paused_ns_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_post_paused_ns_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_post_paused_ns_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cq_full_ns_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cq_full_ns_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_task_paused_ns_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_task_paused_ns_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sq_done_ns_pending1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sq_done_ns_pending1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cqe_written_ns_pending1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cqe_written_ns_pending1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_pending1 : 1;
        unsigned int l1_debug_paused_ns_pending1 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_task_debug_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_task_debug_ns_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_debug_paused_ns_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_debug_paused_ns_pending1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_pending1 : 1;
        unsigned int l1_task_timeout_ns_pending1 : 1;
        unsigned int l1_task_trap_ns_pending1 : 1;
        unsigned int l1_sqe_error_ns_pending1 : 1;
        unsigned int l1_sw_status_error_ns_pending1 : 1;
        unsigned int l1_bus_error_ns_pending1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_pending1 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_error_ns_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_timeout_ns_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_timeout_ns_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_trap_ns_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_trap_ns_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sqe_error_ns_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sqe_error_ns_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sw_status_error_ns_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sw_status_error_ns_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_bus_error_ns_pending1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_bus_error_ns_pending1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_pool_conflict_ns_pending1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_pool_conflict_ns_pending1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_ns_pending2 : 1;
        unsigned int l1_pre_paused_ns_pending2 : 1;
        unsigned int l1_post_paused_ns_pending2 : 1;
        unsigned int l1_cq_full_ns_pending2 : 1;
        unsigned int l1_task_paused_ns_pending2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_ns_pending2 : 1;
        unsigned int l1_cqe_written_ns_pending2 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sqe_done_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sqe_done_ns_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_pre_paused_ns_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_pre_paused_ns_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_post_paused_ns_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_post_paused_ns_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cq_full_ns_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cq_full_ns_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_task_paused_ns_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_task_paused_ns_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sq_done_ns_pending2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sq_done_ns_pending2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cqe_written_ns_pending2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cqe_written_ns_pending2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_ns_pending2 : 1;
        unsigned int l1_debug_paused_ns_pending2 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_task_debug_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_task_debug_ns_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_debug_paused_ns_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_debug_paused_ns_pending2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_ns_pending2 : 1;
        unsigned int l1_task_timeout_ns_pending2 : 1;
        unsigned int l1_task_trap_ns_pending2 : 1;
        unsigned int l1_sqe_error_ns_pending2 : 1;
        unsigned int l1_sw_status_error_ns_pending2 : 1;
        unsigned int l1_bus_error_ns_pending2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_ns_pending2 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_error_ns_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_timeout_ns_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_timeout_ns_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_trap_ns_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_trap_ns_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sqe_error_ns_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sqe_error_ns_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sw_status_error_ns_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sw_status_error_ns_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_bus_error_ns_pending2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_bus_error_ns_pending2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_pool_conflict_ns_pending2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_pool_conflict_ns_pending2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_profile_almost_full_pending : 1;
        unsigned int l1_pc_trace_almost_full_pending : 1;
        unsigned int l1_log_almost_full_pending : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_profile_almost_full_pending_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_profile_almost_full_pending_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_pc_trace_almost_full_pending_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_pc_trace_almost_full_pending_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_log_almost_full_pending_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_log_almost_full_pending_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_l2_sqe_done_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_l2_sqe_done_ns_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_l2_pre_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_l2_pre_paused_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_l2_post_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_l2_post_paused_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_l2_cq_full_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_l2_cq_full_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_l2_task_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_l2_task_paused_ns_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_l2_sq_done_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_l2_sq_done_ns_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_l2_cqe_written_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_l2_cqe_written_ns_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_l2_task_debug_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_l2_task_debug_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_l2_debug_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_l2_debug_paused_ns_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_l2_task_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_l2_task_error_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_l2_task_timeout_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_l2_task_timeout_ns_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_l2_task_trap_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_l2_task_trap_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_l2_sqe_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_l2_sqe_error_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_l2_sw_status_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_l2_sw_status_error_ns_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_l2_sqe_done_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_l2_sqe_done_ns_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_l2_pre_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_l2_pre_paused_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_l2_post_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_l2_post_paused_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_l2_cq_full_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_l2_cq_full_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_l2_task_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_l2_task_paused_ns_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_l2_sq_done_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_l2_sq_done_ns_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_l2_cqe_written_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_l2_cqe_written_ns_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_l2_task_debug_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_l2_task_debug_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_l2_debug_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_l2_debug_paused_ns_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_l2_task_error_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_l2_task_error_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_l2_task_timeout_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_l2_task_timeout_ns_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_l2_task_trap_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_l2_task_trap_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_l2_sqe_error_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_l2_sqe_error_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_l2_sw_status_error_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_l2_sw_status_error_ns_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DFX_TRACE_ALMOST_FULL_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_l2_sqe_done_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_l2_sqe_done_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_l2_pre_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_l2_pre_paused_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_l2_post_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_l2_post_paused_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_l2_cq_full_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_l2_cq_full_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_l2_task_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_l2_task_paused_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_l2_sq_done_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_l2_sq_done_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_l2_cqe_written_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_l2_cqe_written_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_l2_task_debug_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_l2_task_debug_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_l2_debug_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_l2_debug_paused_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_l2_task_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_l2_task_error_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_l2_task_timeout_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_l2_task_timeout_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_l2_task_trap_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_l2_task_trap_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_l2_sqe_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_l2_sqe_error_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_l2_sw_status_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_l2_sw_status_error_ns_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_l2_sqe_done_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_l2_sqe_done_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_l2_pre_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_l2_pre_paused_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_l2_post_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_l2_post_paused_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_l2_cq_full_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_l2_cq_full_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_l2_task_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_l2_task_paused_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_l2_sq_done_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_l2_sq_done_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_l2_cqe_written_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_l2_cqe_written_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_l2_task_debug_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_l2_task_debug_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_l2_debug_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_l2_debug_paused_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_l2_task_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_l2_task_error_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_l2_task_timeout_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_l2_task_timeout_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_l2_task_trap_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_l2_task_trap_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_l2_sqe_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_l2_sqe_error_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_l2_sw_status_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_l2_sw_status_error_ns_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_l2_sqe_done_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_l2_sqe_done_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_l2_pre_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_l2_pre_paused_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_l2_post_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_l2_post_paused_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_l2_cq_full_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_l2_cq_full_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_l2_task_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_l2_task_paused_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_l2_sq_done_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_l2_sq_done_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_l2_cqe_written_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_l2_cqe_written_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_l2_task_debug_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_l2_task_debug_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_l2_debug_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_l2_debug_paused_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_l2_task_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_l2_task_error_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_l2_task_timeout_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_l2_task_timeout_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_l2_task_trap_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_l2_task_trap_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_l2_sqe_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_l2_sqe_error_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_l2_sw_status_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_l2_sw_status_error_ns_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_l2_sqe_done_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_l2_sqe_done_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_l2_pre_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_l2_pre_paused_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_l2_post_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_l2_post_paused_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_l2_cq_full_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_l2_cq_full_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_l2_task_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_l2_task_paused_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_l2_sq_done_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_l2_sq_done_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_l2_cqe_written_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_l2_cqe_written_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_l2_task_debug_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_l2_task_debug_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_l2_debug_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_l2_debug_paused_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_l2_task_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_l2_task_error_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_l2_task_timeout_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_l2_task_timeout_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_l2_task_trap_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_l2_task_trap_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_l2_sqe_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_l2_sqe_error_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_l2_sw_status_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_l2_sw_status_error_ns_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_l2_sqe_done_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_l2_sqe_done_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_l2_pre_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_l2_pre_paused_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_l2_post_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_l2_post_paused_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_l2_cq_full_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_l2_cq_full_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_l2_task_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_l2_task_paused_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_l2_sq_done_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_l2_sq_done_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_l2_cqe_written_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_l2_cqe_written_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_l2_task_debug_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_l2_task_debug_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_l2_debug_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_l2_debug_paused_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_l2_task_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_l2_task_error_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_l2_task_timeout_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_l2_task_timeout_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_l2_task_trap_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_l2_task_trap_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_l2_sqe_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_l2_sqe_error_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_l2_sw_status_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_l2_sw_status_error_ns_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_l2_sqe_done_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_l2_sqe_done_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_l2_pre_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_l2_pre_paused_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_l2_post_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_l2_post_paused_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_l2_cq_full_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_l2_cq_full_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_l2_task_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_l2_task_paused_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_l2_sq_done_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_l2_sq_done_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_l2_cqe_written_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_l2_cqe_written_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_l2_task_debug_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_l2_task_debug_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_l2_debug_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_l2_debug_paused_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_l2_task_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_l2_task_error_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_l2_task_timeout_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_l2_task_timeout_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_l2_task_trap_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_l2_task_trap_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_l2_sqe_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_l2_sqe_error_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_l2_sw_status_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_l2_sw_status_error_ns_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_l2_sqe_done_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_l2_sqe_done_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_l2_pre_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_l2_pre_paused_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_l2_post_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_l2_post_paused_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_l2_cq_full_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_l2_cq_full_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_l2_task_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_l2_task_paused_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_l2_sq_done_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_l2_sq_done_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_l2_cqe_written_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_l2_cqe_written_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_l2_task_debug_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_l2_task_debug_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_l2_debug_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_l2_debug_paused_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_l2_task_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_l2_task_error_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_l2_task_timeout_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_l2_task_timeout_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_l2_task_trap_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_l2_task_trap_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_l2_sqe_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_l2_sqe_error_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_l2_sw_status_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_l2_sw_status_error_ns_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_MASK_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_l2_sqe_done_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_l2_sqe_done_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_l2_pre_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_l2_pre_paused_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_l2_post_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_l2_post_paused_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_l2_cq_full_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_l2_cq_full_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_l2_task_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_l2_task_paused_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_l2_sq_done_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_l2_sq_done_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_l2_cqe_written_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_l2_cqe_written_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_l2_task_debug_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_l2_task_debug_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_l2_debug_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_l2_debug_paused_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_l2_task_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_l2_task_error_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_l2_task_timeout_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_l2_task_timeout_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_l2_task_trap_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_l2_task_trap_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_l2_sqe_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_l2_sqe_error_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_l2_sw_status_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_l2_sw_status_error_ns_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_l2_sqe_done_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_l2_sqe_done_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_l2_pre_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_l2_pre_paused_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_l2_post_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_l2_post_paused_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_l2_cq_full_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_l2_cq_full_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_l2_task_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_l2_task_paused_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_l2_sq_done_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_l2_sq_done_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_l2_cqe_written_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_l2_cqe_written_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_l2_task_debug_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_l2_task_debug_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_l2_debug_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_l2_debug_paused_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_l2_task_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_l2_task_error_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_l2_task_timeout_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_l2_task_timeout_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_l2_task_trap_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_l2_task_trap_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_l2_sqe_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_l2_sqe_error_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_l2_sw_status_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_l2_sw_status_error_ns_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_l2_sqe_done_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_l2_sqe_done_ns_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_l2_pre_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_l2_pre_paused_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_l2_post_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_l2_post_paused_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_l2_cq_full_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_l2_cq_full_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_l2_task_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_l2_task_paused_ns_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_l2_sq_done_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_l2_sq_done_ns_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_l2_cqe_written_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_l2_cqe_written_ns_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_l2_task_debug_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_l2_task_debug_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_l2_debug_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_l2_debug_paused_ns_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_l2_task_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_l2_task_error_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_l2_task_timeout_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_l2_task_timeout_ns_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_l2_task_trap_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_l2_task_trap_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_l2_sqe_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_l2_sqe_error_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_l2_sw_status_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_l2_sw_status_error_ns_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TRACE_ALMOST_FULL_INTERRUPT_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 16;
        unsigned int reserved_1: 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_l2_sqe_done_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_l2_sqe_done_ns_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_l2_pre_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_l2_pre_paused_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_l2_post_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_l2_post_paused_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_l2_cq_full_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_l2_cq_full_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_l2_task_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_l2_task_paused_ns_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_l2_sq_done_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_l2_sq_done_ns_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_l2_cqe_written_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_l2_cqe_written_ns_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_l2_task_debug_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_l2_task_debug_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_l2_debug_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_l2_debug_paused_ns_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_l2_task_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_l2_task_error_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_l2_task_timeout_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_l2_task_timeout_ns_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_l2_task_trap_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_l2_task_trap_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_l2_sqe_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_l2_sqe_error_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_l2_sw_status_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_l2_sw_status_error_ns_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_ns_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_l2_sqe_done_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_l2_sqe_done_ns_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_l2_pre_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_l2_pre_paused_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_l2_post_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_l2_post_paused_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_l2_cq_full_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_l2_cq_full_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_ns_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_l2_task_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_l2_task_paused_ns_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_ns_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_l2_sq_done_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_l2_sq_done_ns_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_ns_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_l2_cqe_written_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_l2_cqe_written_ns_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_l2_task_debug_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_l2_task_debug_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_ns_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_l2_debug_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_l2_debug_paused_ns_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_l2_task_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_l2_task_error_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_ns_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_l2_task_timeout_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_l2_task_timeout_ns_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_l2_task_trap_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_l2_task_trap_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_l2_sqe_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_l2_sqe_error_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_ns_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_l2_sw_status_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_l2_sw_status_error_ns_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_tail : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_DB_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_DB_sq_tail_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_DB_sq_tail_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_host_id : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG6_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG6_sq_host_id_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG6_sq_host_id_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_head : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG4_sq_head_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG4_sq_head_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_en : 1;
        unsigned int reserved_0 : 5;
        unsigned int reserved_1 : 2;
        unsigned int reserved_2 : 2;
        unsigned int sq_model_id : 6;
        unsigned int reserved_3 : 12;
        unsigned int sq_priority : 3;
        unsigned int reserved_4 : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG5_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_sq_en_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_sq_en_END (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_sq_model_id_START (10)
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_sq_model_id_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_sq_priority_START (28)
#define SOC_NPU_HWTS_HWTS_SQ_CFG5_sq_priority_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int debug_pause : 1;
        unsigned int task_pause : 1;
        unsigned int task_kill : 1;
        unsigned int reserved_0 : 13;
        unsigned int debug_resume : 1;
        unsigned int task_resume : 1;
        unsigned int exception_handled : 1;
        unsigned int task_terminate : 1;
        unsigned int reserved_1 : 12;
    } reg;
} SOC_NPU_HWTS_HWTS_TASK_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_debug_pause_START (0)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_debug_pause_END (0)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_pause_START (1)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_pause_END (1)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_kill_START (2)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_kill_END (2)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_debug_resume_START (16)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_debug_resume_END (16)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_resume_START (17)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_resume_END (17)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_exception_handled_START (18)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_exception_handled_END (18)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_terminate_START (19)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL0_task_terminate_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int prefetch_clear : 1;
        unsigned int reserved_1 : 14;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 14;
    } reg;
} SOC_NPU_HWTS_HWTS_TASK_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TASK_CTRL1_prefetch_clear_START (1)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL1_prefetch_clear_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_cond0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_COND0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_COND0_sq_cond0_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_COND0_sq_cond0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_cond1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_COND1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_COND1_sq_cond1_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_COND1_sq_cond1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cq_head : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_DB_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_DB_cq_head_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_DB_cq_head_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cq_tail : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_CFG2_cq_tail_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_CFG2_cq_tail_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cq_phase_bit : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_CFG3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_CFG3_cq_phase_bit_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_CFG3_cq_phase_bit_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mapped_in_active_sqid : 4;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP0_UNION;
#endif
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP0_mapped_in_active_sqid_START (0)
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP0_mapped_in_active_sqid_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mapped_in_active_set : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP1_UNION;
#endif
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP1_mapped_in_active_set_START (0)
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP1_mapped_in_active_set_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR0_sq_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR0_sq_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_base_addr_h : 16;
        unsigned int reserved : 15;
        unsigned int sq_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_sq_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_sq_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_sq_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR1_sq_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_smmu_substream_id : 16;
        unsigned int sq_smmu_two_stage_stream_id : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_smmu_substream_id_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_smmu_substream_id_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_smmu_two_stage_stream_id_START (16)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_smmu_two_stage_stream_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_smmu_two_stage_en : 1;
        unsigned int reserved_0 : 3;
        unsigned int sq_ban_wr_cqe : 1;
        unsigned int sq_profile_en : 1;
        unsigned int sq_pct_en : 1;
        unsigned int sq_log_en : 1;
        unsigned int sq_aic_poolid : 2;
        unsigned int sq_aicpu_poolid : 2;
        unsigned int sq_vec_poolid : 2;
        unsigned int sq_sdma_poolid : 2;
        unsigned int sq_cqid : 6;
        unsigned int reserved_1 : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_two_stage_en_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_two_stage_en_END (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_ban_wr_cqe_START (4)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_ban_wr_cqe_END (4)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_profile_en_START (5)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_profile_en_END (5)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_pct_en_START (6)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_pct_en_END (6)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_log_en_START (7)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_log_en_END (7)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_aic_poolid_START (8)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_aic_poolid_END (9)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_aicpu_poolid_START (10)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_aicpu_poolid_END (11)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_vec_poolid_START (12)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_vec_poolid_END (13)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_sdma_poolid_START (14)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_sdma_poolid_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_cqid_START (16)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_cqid_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pid : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG2_pid_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG2_pid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_length : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG3_sq_length_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG3_sq_length_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_sw_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_sq_sw_status_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_sq_sw_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_context_switch_buf_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL0_sq_context_switch_buf_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL0_sq_context_switch_buf_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sq_context_switch_buf_base_addr_h : 16;
        unsigned int sq_context_switch_buf_shift : 6;
        unsigned int reserved : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_sq_context_switch_buf_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_sq_context_switch_buf_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_sq_context_switch_buf_shift_START (16)
#define SOC_NPU_HWTS_HWTS_SQ_CONTEXT_SWITCH_BUF_CTRL1_sq_context_switch_buf_shift_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cq_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR0_cq_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR0_cq_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cq_base_addr_h : 16;
        unsigned int reserved : 15;
        unsigned int cq_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_cq_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_cq_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_cq_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR1_cq_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cq_length : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_CFG0_cq_length_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_CFG0_cq_length_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ip_own_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_IP_OWN_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_IP_OWN_STATE_ip_own_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_IP_OWN_STATE_ip_own_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ip_debug_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_IP_DEBUG_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DEBUG_STATE_ip_debug_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DEBUG_STATE_ip_debug_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ip_exception_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_IP_EXCEPTION_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_IP_EXCEPTION_STATE_ip_exception_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_IP_EXCEPTION_STATE_ip_exception_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ip_trap_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_IP_TRAP_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_IP_TRAP_STATE_ip_trap_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_IP_TRAP_STATE_ip_trap_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ip_done_bitmap : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_IP_DONE_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DONE_STATE_ip_done_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_IP_DONE_STATE_ip_done_bitmap_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_OWN_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_DEBUG_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_EXCEPTION_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_TRAP_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_DONE_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_OWN_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_DEBUG_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_EXCEPTION_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_TRAP_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_DONE_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 8;
        unsigned int reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sqe_type : 6;
        unsigned int reserved : 10;
        unsigned int blk_id : 16;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_sqe_type_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_sqe_type_END (5)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_blk_id_START (16)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE0_blk_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int blk_dim : 16;
        unsigned int reserved_0 : 2;
        unsigned int reserved_1 : 6;
        unsigned int kernel_credit : 8;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_blk_dim_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_blk_dim_END (15)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_kernel_credit_START (24)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE1_kernel_credit_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_sqcq_fsm_state : 5;
        unsigned int reserved_0 : 3;
        unsigned int dfx_sqcq_fsm_task_log_ost_cnt : 2;
        unsigned int dfx_sqcq_fsm_profile_ost_cnt : 1;
        unsigned int dfx_sqcq_fsm_write_value_ost_cnt : 1;
        unsigned int dfx_sqcq_fsm_cq_write_ost_cnt : 1;
        unsigned int reserved_1 : 19;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_STATE0_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_state_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_state_END (4)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_task_log_ost_cnt_START (8)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_task_log_ost_cnt_END (9)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_profile_ost_cnt_START (10)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_profile_ost_cnt_END (10)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_write_value_ost_cnt_START (11)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_write_value_ost_cnt_END (11)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_cq_write_ost_cnt_START (12)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE0_dfx_sqcq_fsm_cq_write_ost_cnt_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int sq_prefetch_busy : 1;
        unsigned int reserved_1 : 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_STATE1_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_STATE1_sq_prefetch_busy_START (1)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE1_sq_prefetch_busy_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int active_to_sqid_map : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP0_UNION;
#endif
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP0_active_to_sqid_map_START (0)
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP0_active_to_sqid_map_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sqid_valid : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP1_UNION;
#endif
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP1_sqid_valid_START (0)
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP1_sqid_valid_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int event_table_flag : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_EVENT_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_event_table_flag_START (0)
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_event_table_flag_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 1;
        unsigned int reserved_2: 30;
    } reg;
} SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int notify_table_flag : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_notify_table_flag_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_notify_table_flag_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int profile_en : 1;
        unsigned int reserved : 15;
        unsigned int profile_buf_length : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_profile_en_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_profile_en_END (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_profile_buf_length_START (16)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_profile_buf_length_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int profile_af_threshold : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_profile_af_threshold_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_profile_af_threshold_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int profile_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_profile_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_profile_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int profile_base_addr_h : 16;
        unsigned int reserved_0 : 6;
        unsigned int reserved_1 : 9;
        unsigned int profile_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int profile_wptr_initial : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_profile_wptr_initial_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_profile_wptr_initial_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int profile_wptr : 16;
        unsigned int profile_rptr : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_profile_wptr_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_profile_wptr_END (15)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_profile_rptr_START (16)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_PTR_profile_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_en : 1;
        unsigned int reserved : 15;
        unsigned int pct_buf_length : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_pct_en_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_pct_en_END (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_pct_buf_length_START (16)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL0_pct_buf_length_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_af_threshold : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL1_pct_af_threshold_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_CTRL1_pct_af_threshold_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR0_pct_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR0_pct_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_base_addr_h : 16;
        unsigned int reserved_0 : 6;
        unsigned int reserved_1 : 9;
        unsigned int pct_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_pct_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_pct_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_pct_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_BASE_ADDR1_pct_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_wptr_initial : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PCT_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PCT_WPTR_INITIAL_pct_wptr_initial_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_WPTR_INITIAL_pct_wptr_initial_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_wptr : 16;
        unsigned int pct_rptr : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_pct_wptr_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_pct_wptr_END (15)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_pct_rptr_START (16)
#define SOC_NPU_HWTS_HWTS_DFX_PCT_PTR_pct_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int task_log_en : 1;
        unsigned int block_log_en : 1;
        unsigned int pmu_log_en : 1;
        unsigned int reserved : 13;
        unsigned int log_buf_length : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_task_log_en_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_task_log_en_END (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_block_log_en_START (1)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_block_log_en_END (1)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_pmu_log_en_START (2)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_pmu_log_en_END (2)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_log_buf_length_START (16)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_log_buf_length_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int log_af_threshold : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_log_af_threshold_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_log_af_threshold_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int log_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_log_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_log_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int log_base_addr_h : 16;
        unsigned int reserved_0 : 6;
        unsigned int reserved_1 : 9;
        unsigned int log_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int log_wptr_initial : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_log_wptr_initial_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_log_wptr_initial_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int log_wptr : 16;
        unsigned int log_rptr : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_log_wptr_START (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_log_wptr_END (15)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_log_rptr_START (16)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_PTR_log_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cfg_addr_base_l : 32;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_GLB_SETTING0_sdma_cfg_addr_base_l_START (0)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING0_sdma_cfg_addr_base_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cfg_addr_base_h : 16;
        unsigned int reserved_0 : 8;
        unsigned int sdma_ch_addr_shift : 5;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_cfg_addr_base_h_START (0)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_cfg_addr_base_h_END (15)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_ch_addr_shift_START (24)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_ch_addr_shift_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_sq_tdb_offset : 16;
        unsigned int sdma_sq_len : 16;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_tdb_offset_START (0)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_tdb_offset_END (15)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_len_START (16)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_len_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cq_hdb_offset : 16;
        unsigned int sdma_cq_len : 9;
        unsigned int reserved : 7;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_sdma_cq_hdb_offset_START (0)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_sdma_cq_hdb_offset_END (15)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_sdma_cq_len_START (16)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_sdma_cq_len_END (24)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 6;
        unsigned int reserved_1: 26;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING4_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 16;
        unsigned int sdma_sq_tdb : 16;
    } reg;
} SOC_NPU_HWTS_SDMA_SQCQ_DB0_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_SQCQ_DB0_sdma_sq_tdb_START (16)
#define SOC_NPU_HWTS_SDMA_SQCQ_DB0_sdma_sq_tdb_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cq_hdb : 9;
        unsigned int reserved : 23;
    } reg;
} SOC_NPU_HWTS_SDMA_SQCQ_DB1_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_SQCQ_DB1_sdma_cq_hdb_START (0)
#define SOC_NPU_HWTS_SDMA_SQCQ_DB1_sdma_cq_hdb_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cqe_status0 : 32;
    } reg;
} SOC_NPU_HWTS_SDMA_CQE_STATUS0_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_sdma_cqe_status0_START (0)
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_sdma_cqe_status0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cqe_status1 : 32;
    } reg;
} SOC_NPU_HWTS_SDMA_CQE_STATUS1_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_sdma_cqe_status1_START (0)
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_sdma_cqe_status1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cqe_status2 : 32;
    } reg;
} SOC_NPU_HWTS_SDMA_CQE_STATUS2_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_CQE_STATUS2_sdma_cqe_status2_START (0)
#define SOC_NPU_HWTS_SDMA_CQE_STATUS2_sdma_cqe_status2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_cqe_status3 : 32;
    } reg;
} SOC_NPU_HWTS_SDMA_CQE_STATUS3_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_CQE_STATUS3_sdma_cqe_status3_START (0)
#define SOC_NPU_HWTS_SDMA_CQE_STATUS3_sdma_cqe_status3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 31;
    } reg;
} SOC_NPU_HWTS_HW_HS_GLB_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwhs_ch_en : 1;
        unsigned int reserved_0 : 15;
        unsigned int hwhs_associated_sqid : 6;
        unsigned int reserved_1 : 10;
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_ch_en_START (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_ch_en_END (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_associated_sqid_START (16)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_associated_sqid_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 16;
        unsigned int hwhs_pulse_width : 8;
        unsigned int hwhs_sq_ptr_wind_disable : 1;
        unsigned int reserved_1 : 7;
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_pulse_width_START (16)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_pulse_width_END (23)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_sq_ptr_wind_disable_START (24)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_sq_ptr_wind_disable_END (24)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwhs_sqe_step : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_hwhs_sqe_step_START (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_hwhs_sqe_step_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_hs_sq_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_l_START (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_hs_sq_base_addr_h : 16;
        unsigned int reserved : 15;
        unsigned int hw_hs_sq_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_h_START (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_h_END (15)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_hs_sq_len : 16;
        unsigned int hw_hs_sqe_step : 16;
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW2_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sq_len_START (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sq_len_END (15)
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sqe_step_START (16)
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sqe_step_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_hs_shadow_push : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW3_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW3_hw_hs_shadow_push_START (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW3_hw_hs_shadow_push_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int isp_wr_end_ost_cnt : 16;
        unsigned int hwhs_sqe_done_cnt : 16;
    } reg;
} SOC_NPU_HWTS_HW_HS_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_DFX0_isp_wr_end_ost_cnt_START (0)
#define SOC_NPU_HWTS_HW_HS_DFX0_isp_wr_end_ost_cnt_END (15)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_sqe_done_cnt_START (16)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_sqe_done_cnt_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vsync_error : 1;
        unsigned int shadow_overflow : 1;
        unsigned int reserved_0 : 6;
        unsigned int shadow_fifo_wptr : 3;
        unsigned int reserved_1 : 1;
        unsigned int shadow_fifo_rptr : 3;
        unsigned int reserved_2 : 17;
    } reg;
} SOC_NPU_HWTS_HW_HS_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_DFX1_vsync_error_START (0)
#define SOC_NPU_HWTS_HW_HS_DFX1_vsync_error_END (0)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_overflow_START (1)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_overflow_END (1)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_wptr_START (8)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_wptr_END (10)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_rptr_START (12)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_rptr_END (14)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_blk_cfg_ns : 17;
        unsigned int reserved : 15;
    } reg;
} SOC_NPU_HWTS_AICPU_BLK_CFG_NS_UNION;
#endif
#define SOC_NPU_HWTS_AICPU_BLK_CFG_NS_aicpu_blk_cfg_ns_START (0)
#define SOC_NPU_HWTS_AICPU_BLK_CFG_NS_aicpu_blk_cfg_ns_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_status_done_ns : 1;
        unsigned int aicpu_status_debug_ns : 1;
        unsigned int aicpu_status_exception_ns : 1;
        unsigned int aicpu_status_trap_ns : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_UNION;
#endif
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_done_ns_START (0)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_done_ns_END (0)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_debug_ns_START (1)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_debug_ns_END (1)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_exception_ns_START (2)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_exception_ns_END (2)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_trap_ns_START (3)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_NS_aicpu_status_trap_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_ks_status_ns : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_AICPU_KS_STATUS_NS_UNION;
#endif
#define SOC_NPU_HWTS_AICPU_KS_STATUS_NS_aicpu_ks_status_ns_START (0)
#define SOC_NPU_HWTS_AICPU_KS_STATUS_NS_aicpu_ks_status_ns_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vq6_status_report_ns : 32;
    } reg;
} SOC_NPU_HWTS_VQ6_STATUS_REPORT_NS_UNION;
#endif
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_NS_vq6_status_report_ns_START (0)
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_NS_vq6_status_report_ns_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tof_status_report : 32;
    } reg;
} SOC_NPU_HWTS_TOF_STATUS_REPORT_UNION;
#endif
#define SOC_NPU_HWTS_TOF_STATUS_REPORT_tof_status_report_START (0)
#define SOC_NPU_HWTS_TOF_STATUS_REPORT_tof_status_report_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwts_tscpu_mid : 8;
        unsigned int hwts_acpu_mid : 8;
        unsigned int hwts_isp_mid : 8;
        unsigned int hwts_sensorhub_mid : 8;
    } reg;
} SOC_NPU_HWTS_HWTS_HOST_MID_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_tscpu_mid_START (0)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_tscpu_mid_END (7)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_acpu_mid_START (8)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_acpu_mid_END (15)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_isp_mid_START (16)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_isp_mid_END (23)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_sensorhub_mid_START (24)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_sensorhub_mid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwts_mid_enable : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_hwts_mid_enable_START (0)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_hwts_mid_enable_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_aic_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_aic_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_base_addr_h : 16;
        unsigned int aic_core_shift : 6;
        unsigned int reserved : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_core_shift_START (16)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_core_shift_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_s_mb_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG0_aicpu_s_mb_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG0_aicpu_s_mb_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_s_mb_base_addr_h : 16;
        unsigned int aicpu_s_mb_shift : 6;
        unsigned int reserved : 9;
        unsigned int aicpu_s_mb_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_aicpu_s_mb_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_aicpu_s_mb_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_aicpu_s_mb_shift_START (16)
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_aicpu_s_mb_shift_END (21)
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_aicpu_s_mb_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG1_aicpu_s_mb_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tof_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG0_tof_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG0_tof_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tof_base_addr_h : 16;
        unsigned int reserved_0 : 6;
        unsigned int reserved_1 : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG1_tof_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_TOF_BASE_ADDR_CFG1_tof_base_addr_h_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG0_vec_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG0_vec_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_base_addr_h : 16;
        unsigned int vec_core_shift : 6;
        unsigned int reserved : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_vec_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_vec_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_vec_core_shift_START (16)
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG1_vec_core_shift_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_s_sq_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG0_sdma_s_sq_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG0_sdma_s_sq_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_s_sq_base_addr_h : 16;
        unsigned int sdma_s_sq_shift : 6;
        unsigned int reserved : 9;
        unsigned int sdma_s_sq_base_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_sdma_s_sq_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_sdma_s_sq_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_sdma_s_sq_shift_START (16)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_sdma_s_sq_shift_END (21)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_sdma_s_sq_base_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG1_sdma_s_sq_base_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_swap_buf_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_s_sq_swap_buf_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_s_sq_swap_buf_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_swap_buf_base_addr_h : 16;
        unsigned int s_sq_swap_buf_shift : 6;
        unsigned int reserved : 9;
        unsigned int s_sq_swap_buf_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_base_addr_h_END (15)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_shift_START (16)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_shift_END (21)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_is_virtual_START (31)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_vq6_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG0_s_sq_vq6_base_addr_l_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG0_s_sq_vq6_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_vq6_base_addr_h : 16;
        unsigned int reserved_0 : 6;
        unsigned int reserved_1 : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG1_s_sq_vq6_base_addr_h_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_VQ6_BASE_ADDR_CFG1_s_sq_vq6_base_addr_h_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 16;
        unsigned int awprot_log : 3;
        unsigned int reserved_1 : 5;
        unsigned int awprot_pct : 3;
        unsigned int reserved_2 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_awprot_log_START (16)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_awprot_log_END (18)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_awprot_pct_START (24)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_awprot_pct_END (26)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awprot_prof : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_awprot_prof_START (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_awprot_prof_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_awprot_aic : 3;
        unsigned int reserved_0 : 5;
        unsigned int ns_sq_arprot_aic : 3;
        unsigned int reserved_1 : 1;
        unsigned int ns_sq_awprot_tof_cfg : 3;
        unsigned int reserved_2 : 1;
        unsigned int ns_sq_awprot_aicpu_mb : 3;
        unsigned int reserved_3 : 1;
        unsigned int ns_sq_awprot_tof_param_buf : 3;
        unsigned int reserved_4 : 1;
        unsigned int ns_sq_awprot_vq6 : 3;
        unsigned int reserved_5 : 1;
        unsigned int ns_sq_arprot_vq6 : 3;
        unsigned int reserved_6 : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_aic_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_aic_END (2)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_arprot_aic_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_arprot_aic_END (10)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_tof_cfg_START (12)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_tof_cfg_END (14)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_aicpu_mb_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_aicpu_mb_END (18)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_tof_param_buf_START (20)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_tof_param_buf_END (22)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_vq6_START (24)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_awprot_vq6_END (26)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_arprot_vq6_START (28)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING0_ns_sq_arprot_vq6_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_awprot_vec : 3;
        unsigned int reserved_0 : 5;
        unsigned int ns_sq_arprot_vec : 3;
        unsigned int reserved_1 : 5;
        unsigned int ns_sq_awprot_sdma_sq : 3;
        unsigned int reserved_2 : 5;
        unsigned int ns_sq_awprot_sdma_sqcq_db : 3;
        unsigned int reserved_3 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_vec_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_vec_END (2)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_arprot_vec_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_arprot_vec_END (10)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sq_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sq_END (18)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sqcq_db_START (24)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sqcq_db_END (26)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ns_sq_arprot_sq : 3;
        unsigned int reserved_0 : 5;
        unsigned int ns_sq_awprot_cq : 3;
        unsigned int reserved_1 : 21;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_arprot_sq_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_arprot_sq_END (2)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_awprot_cq_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_awprot_cq_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 9;
        unsigned int reserved_1 : 7;
        unsigned int ns_sq_arprot_swapbuf : 3;
        unsigned int reserved_2 : 5;
        unsigned int reserved_3 : 3;
        unsigned int reserved_4 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING3_ns_sq_arprot_swapbuf_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING3_ns_sq_arprot_swapbuf_END (18)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_awprot_aic : 3;
        unsigned int reserved_0 : 5;
        unsigned int s_sq_arprot_aic : 3;
        unsigned int reserved_1 : 1;
        unsigned int s_sq_awprot_tof_cfg : 3;
        unsigned int reserved_2 : 1;
        unsigned int s_sq_awprot_aicpu_mb : 3;
        unsigned int reserved_3 : 1;
        unsigned int s_sq_awprot_tof_param_buf : 3;
        unsigned int reserved_4 : 1;
        unsigned int s_sq_awprot_vq6 : 3;
        unsigned int reserved_5 : 1;
        unsigned int s_sq_arprot_vq6 : 3;
        unsigned int reserved_6 : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_aic_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_aic_END (2)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_arprot_aic_START (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_arprot_aic_END (10)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_tof_cfg_START (12)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_tof_cfg_END (14)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_aicpu_mb_START (16)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_aicpu_mb_END (18)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_tof_param_buf_START (20)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_tof_param_buf_END (22)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_vq6_START (24)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_awprot_vq6_END (26)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_arprot_vq6_START (28)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING0_s_sq_arprot_vq6_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_awprot_vec : 3;
        unsigned int reserved_0 : 5;
        unsigned int s_sq_arprot_vec : 3;
        unsigned int reserved_1 : 5;
        unsigned int s_sq_awprot_sdma_sq : 3;
        unsigned int reserved_2 : 5;
        unsigned int s_sq_awprot_sdma_sqcq_db : 3;
        unsigned int reserved_3 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_vec_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_vec_END (2)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_arprot_vec_START (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_arprot_vec_END (10)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sq_START (16)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sq_END (18)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sqcq_db_START (24)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sqcq_db_END (26)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int s_sq_arprot_sq : 3;
        unsigned int reserved_0 : 5;
        unsigned int s_sq_awprot_cq : 3;
        unsigned int reserved_1 : 21;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_arprot_sq_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_arprot_sq_END (2)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_awprot_cq_START (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_awprot_cq_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 8;
        unsigned int s_sq_awprot_write_value : 1;
        unsigned int reserved_1 : 7;
        unsigned int s_sq_arprot_swapbuf : 3;
        unsigned int reserved_2 : 5;
        unsigned int reserved_3 : 3;
        unsigned int reserved_4 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_s_sq_awprot_write_value_START (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_s_sq_awprot_write_value_END (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_s_sq_arprot_swapbuf_START (16)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING3_s_sq_arprot_swapbuf_END (18)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enable_ctrl_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_aic_enable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_aic_enable_ctrl_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_disable_ctrl_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_aic_disable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_aic_disable_ctrl_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status0_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_aic_enabled_status0_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_aic_enabled_status0_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status1_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_aic_enabled_status1_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_aic_enabled_status1_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status2_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_aic_enabled_status2_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_aic_enabled_status2_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_enabled_status3_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_aic_enabled_status3_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_aic_enabled_status3_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enable_ctrl_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_aicpu_enable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_aicpu_enable_ctrl_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_disable_ctrl_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_aicpu_disable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_aicpu_disable_ctrl_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status0_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_aicpu_enabled_status0_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_aicpu_enabled_status0_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status1_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_aicpu_enabled_status1_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_aicpu_enabled_status1_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status2_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_aicpu_enabled_status2_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_aicpu_enabled_status2_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_enabled_status3_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_aicpu_enabled_status3_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_aicpu_enabled_status3_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enable_ctrl_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_vec_enable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_vec_enable_ctrl_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_disable_ctrl_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_vec_disable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_vec_disable_ctrl_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status0_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_vec_enabled_status0_s_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_vec_enabled_status0_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status1_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_vec_enabled_status1_s_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_vec_enabled_status1_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status2_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_vec_enabled_status2_s_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_vec_enabled_status2_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_enabled_status3_s : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_vec_enabled_status3_s_START (0)
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_vec_enabled_status3_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enable_ctrl_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_sdma_enable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_sdma_enable_ctrl_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_disable_ctrl_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_sdma_disable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_sdma_disable_ctrl_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status0_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_sdma_enabled_status0_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_sdma_enabled_status0_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status1_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_sdma_enabled_status1_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_sdma_enabled_status1_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status2_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_sdma_enabled_status2_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_sdma_enabled_status2_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sdma_enabled_status3_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_sdma_enabled_status3_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_sdma_enabled_status3_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwts_sec_en : 1;
        unsigned int hwts_cqe_buf_sec_en : 1;
        unsigned int write_value_bypass : 1;
        unsigned int ns_sq_to_use_sec_pool : 1;
        unsigned int sq_extra_ram_clear_en : 1;
        unsigned int host_extra_ram_clear_en : 1;
        unsigned int hwts_tof_param_sec_en : 1;
        unsigned int hwts_tof_cqe_sec_en : 1;
        unsigned int reserved_0 : 3;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 3;
        unsigned int reserved_3 : 17;
    } reg;
} SOC_NPU_HWTS_HWTS_SEC_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_sec_en_START (0)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_sec_en_END (0)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_cqe_buf_sec_en_START (1)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_cqe_buf_sec_en_END (1)
#define SOC_NPU_HWTS_HWTS_SEC_EN_write_value_bypass_START (2)
#define SOC_NPU_HWTS_HWTS_SEC_EN_write_value_bypass_END (2)
#define SOC_NPU_HWTS_HWTS_SEC_EN_ns_sq_to_use_sec_pool_START (3)
#define SOC_NPU_HWTS_HWTS_SEC_EN_ns_sq_to_use_sec_pool_END (3)
#define SOC_NPU_HWTS_HWTS_SEC_EN_sq_extra_ram_clear_en_START (4)
#define SOC_NPU_HWTS_HWTS_SEC_EN_sq_extra_ram_clear_en_END (4)
#define SOC_NPU_HWTS_HWTS_SEC_EN_host_extra_ram_clear_en_START (5)
#define SOC_NPU_HWTS_HWTS_SEC_EN_host_extra_ram_clear_en_END (5)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_tof_param_sec_en_START (6)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_tof_param_sec_en_END (6)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_tof_cqe_sec_en_START (7)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_tof_cqe_sec_en_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int arns_sq : 1;
        unsigned int reserved_0: 7;
        unsigned int awns_cq : 1;
        unsigned int reserved_1: 7;
        unsigned int awns_log : 1;
        unsigned int reserved_2: 7;
        unsigned int awns_pct : 1;
        unsigned int reserved_3: 7;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_arns_sq_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_arns_sq_END (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_awns_cq_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_awns_cq_END (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_awns_log_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_awns_log_END (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_awns_pct_START (24)
#define SOC_NPU_HWTS_HWTS_NS_SETTING0_awns_pct_END (24)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awns_prof : 1;
        unsigned int reserved_0 : 7;
        unsigned int awns_write_value : 1;
        unsigned int reserved_1 : 7;
        unsigned int arns_swapbuf : 1;
        unsigned int reserved_2 : 7;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 7;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_awns_prof_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_awns_prof_END (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_awns_write_value_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_awns_write_value_END (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_arns_swapbuf_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_arns_swapbuf_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awns_aic : 1;
        unsigned int reserved_0 : 7;
        unsigned int arns_aic : 1;
        unsigned int reserved_1 : 7;
        unsigned int awns_aicpu_mb : 1;
        unsigned int reserved_2 : 15;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_awns_aic_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_awns_aic_END (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_arns_aic_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_arns_aic_END (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_awns_aicpu_mb_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_awns_aicpu_mb_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int awns_vec : 1;
        unsigned int reserved_0 : 7;
        unsigned int arns_vec : 1;
        unsigned int reserved_1 : 7;
        unsigned int awns_sdma_sq : 1;
        unsigned int reserved_2 : 7;
        unsigned int awns_sdma_sqcq_db : 1;
        unsigned int awns_vq6 : 1;
        unsigned int arns_vq6 : 1;
        unsigned int awns_tof_cfg : 1;
        unsigned int awns_tof_param_buf : 1;
        unsigned int reserved_3 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_vec_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_vec_END (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_arns_vec_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_arns_vec_END (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_sdma_sq_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_sdma_sq_END (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_sdma_sqcq_db_START (24)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_sdma_sqcq_db_END (24)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_vq6_START (25)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_vq6_END (25)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_arns_vq6_START (26)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_arns_vq6_END (26)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_tof_cfg_START (27)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_tof_cfg_END (27)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_tof_param_buf_START (28)
#define SOC_NPU_HWTS_HWTS_NS_SETTING3_awns_tof_param_buf_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hwts_sq_sec_en : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_SEC_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_hwts_sq_sec_en_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_hwts_sq_sec_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_status : 1;
        unsigned int l1_pre_paused_s_status : 1;
        unsigned int l1_post_paused_s_status : 1;
        unsigned int l1_cq_full_s_status : 1;
        unsigned int l1_task_paused_s_status : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_status : 1;
        unsigned int l1_cqe_written_s_status : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sqe_done_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sqe_done_s_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_pre_paused_s_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_pre_paused_s_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_post_paused_s_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_post_paused_s_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cq_full_s_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cq_full_s_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_task_paused_s_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_task_paused_s_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sq_done_s_status_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sq_done_s_status_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cqe_written_s_status_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cqe_written_s_status_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_status : 1;
        unsigned int l1_debug_paused_s_status : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_task_debug_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_task_debug_s_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_debug_paused_s_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_debug_paused_s_status_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_status : 1;
        unsigned int l1_task_timeout_s_status : 1;
        unsigned int l1_task_trap_s_status : 1;
        unsigned int l1_sqe_error_s_status : 1;
        unsigned int l1_sw_status_error_s_status : 1;
        unsigned int l1_bus_error_s_status : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_status : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_error_s_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_timeout_s_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_timeout_s_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_trap_s_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_trap_s_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sqe_error_s_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sqe_error_s_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sw_status_error_s_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sw_status_error_s_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_bus_error_s_status_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_bus_error_s_status_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_pool_conflict_s_status_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_pool_conflict_s_status_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 5;
        unsigned int l1_bus_error_s_force : 1;
        unsigned int reserved_1 : 1;
        unsigned int l1_pool_conflict_s_force : 1;
        unsigned int reserved_2 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_bus_error_s_force_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_bus_error_s_force_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_pool_conflict_s_force_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_pool_conflict_s_force_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask0 : 1;
        unsigned int l1_pre_paused_s_mask0 : 1;
        unsigned int l1_post_paused_s_mask0 : 1;
        unsigned int l1_cq_full_s_mask0 : 1;
        unsigned int l1_task_paused_s_mask0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask0 : 1;
        unsigned int l1_cqe_written_s_mask0 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sqe_done_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sqe_done_s_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_pre_paused_s_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_pre_paused_s_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_post_paused_s_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_post_paused_s_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cq_full_s_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cq_full_s_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_task_paused_s_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_task_paused_s_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sq_done_s_mask0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sq_done_s_mask0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cqe_written_s_mask0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cqe_written_s_mask0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask0 : 1;
        unsigned int l1_debug_paused_s_mask0 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_task_debug_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_task_debug_s_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_debug_paused_s_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_debug_paused_s_mask0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask0 : 1;
        unsigned int l1_task_timeout_s_mask0 : 1;
        unsigned int l1_task_trap_s_mask0 : 1;
        unsigned int l1_sqe_error_s_mask0 : 1;
        unsigned int l1_sw_status_error_s_mask0 : 1;
        unsigned int l1_bus_error_s_mask0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask0 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_error_s_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_timeout_s_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_timeout_s_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_trap_s_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_trap_s_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sqe_error_s_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sqe_error_s_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sw_status_error_s_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sw_status_error_s_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_bus_error_s_mask0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_bus_error_s_mask0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_pool_conflict_s_mask0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_pool_conflict_s_mask0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask1 : 1;
        unsigned int l1_pre_paused_s_mask1 : 1;
        unsigned int l1_post_paused_s_mask1 : 1;
        unsigned int l1_cq_full_s_mask1 : 1;
        unsigned int l1_task_paused_s_mask1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask1 : 1;
        unsigned int l1_cqe_written_s_mask1 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sqe_done_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sqe_done_s_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_pre_paused_s_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_pre_paused_s_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_post_paused_s_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_post_paused_s_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cq_full_s_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cq_full_s_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_task_paused_s_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_task_paused_s_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sq_done_s_mask1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sq_done_s_mask1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cqe_written_s_mask1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cqe_written_s_mask1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask1 : 1;
        unsigned int l1_debug_paused_s_mask1 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_task_debug_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_task_debug_s_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_debug_paused_s_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_debug_paused_s_mask1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask1 : 1;
        unsigned int l1_task_timeout_s_mask1 : 1;
        unsigned int l1_task_trap_s_mask1 : 1;
        unsigned int l1_sqe_error_s_mask1 : 1;
        unsigned int l1_sw_status_error_s_mask1 : 1;
        unsigned int l1_bus_error_s_mask1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask1 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_error_s_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_timeout_s_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_timeout_s_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_trap_s_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_trap_s_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sqe_error_s_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sqe_error_s_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sw_status_error_s_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sw_status_error_s_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_bus_error_s_mask1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_bus_error_s_mask1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_pool_conflict_s_mask1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_pool_conflict_s_mask1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask2 : 1;
        unsigned int l1_pre_paused_s_mask2 : 1;
        unsigned int l1_post_paused_s_mask2 : 1;
        unsigned int l1_cq_full_s_mask2 : 1;
        unsigned int l1_task_paused_s_mask2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask2 : 1;
        unsigned int l1_cqe_written_s_mask2 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sqe_done_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sqe_done_s_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_pre_paused_s_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_pre_paused_s_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_post_paused_s_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_post_paused_s_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cq_full_s_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cq_full_s_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_task_paused_s_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_task_paused_s_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sq_done_s_mask2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sq_done_s_mask2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cqe_written_s_mask2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cqe_written_s_mask2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask2 : 1;
        unsigned int l1_debug_paused_s_mask2 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_task_debug_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_task_debug_s_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_debug_paused_s_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_debug_paused_s_mask2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask2 : 1;
        unsigned int l1_task_timeout_s_mask2 : 1;
        unsigned int l1_task_trap_s_mask2 : 1;
        unsigned int l1_sqe_error_s_mask2 : 1;
        unsigned int l1_sw_status_error_s_mask2 : 1;
        unsigned int l1_bus_error_s_mask2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask2 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_error_s_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_timeout_s_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_timeout_s_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_trap_s_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_trap_s_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sqe_error_s_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sqe_error_s_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sw_status_error_s_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sw_status_error_s_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_bus_error_s_mask2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_bus_error_s_mask2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_pool_conflict_s_mask2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_pool_conflict_s_mask2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask0_set : 1;
        unsigned int l1_pre_paused_s_mask0_set : 1;
        unsigned int l1_post_paused_s_mask0_set : 1;
        unsigned int l1_cq_full_s_mask0_set : 1;
        unsigned int l1_task_paused_s_mask0_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask0_set : 1;
        unsigned int l1_cqe_written_s_mask0_set : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sqe_done_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sqe_done_s_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_pre_paused_s_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_pre_paused_s_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_post_paused_s_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_post_paused_s_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cq_full_s_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cq_full_s_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_task_paused_s_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_task_paused_s_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sq_done_s_mask0_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sq_done_s_mask0_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cqe_written_s_mask0_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cqe_written_s_mask0_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask0_set : 1;
        unsigned int l1_debug_paused_s_mask0_set : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_task_debug_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_task_debug_s_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_debug_paused_s_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_debug_paused_s_mask0_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask0_set : 1;
        unsigned int l1_task_timeout_s_mask0_set : 1;
        unsigned int l1_task_trap_s_mask0_set : 1;
        unsigned int l1_sqe_error_s_mask0_set : 1;
        unsigned int l1_sw_status_error_s_mask0_set : 1;
        unsigned int l1_bus_error_s_mask0_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask0_set : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_error_s_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_timeout_s_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_timeout_s_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_trap_s_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_trap_s_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sqe_error_s_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sqe_error_s_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sw_status_error_s_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sw_status_error_s_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_bus_error_s_mask0_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_bus_error_s_mask0_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_pool_conflict_s_mask0_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_pool_conflict_s_mask0_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask1_set : 1;
        unsigned int l1_pre_paused_s_mask1_set : 1;
        unsigned int l1_post_paused_s_mask1_set : 1;
        unsigned int l1_cq_full_s_mask1_set : 1;
        unsigned int l1_task_paused_s_mask1_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask1_set : 1;
        unsigned int l1_cqe_written_s_mask1_set : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sqe_done_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sqe_done_s_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_pre_paused_s_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_pre_paused_s_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_post_paused_s_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_post_paused_s_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cq_full_s_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cq_full_s_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_task_paused_s_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_task_paused_s_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sq_done_s_mask1_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sq_done_s_mask1_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cqe_written_s_mask1_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cqe_written_s_mask1_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask1_set : 1;
        unsigned int l1_debug_paused_s_mask1_set : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_task_debug_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_task_debug_s_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_debug_paused_s_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_debug_paused_s_mask1_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask1_set : 1;
        unsigned int l1_task_timeout_s_mask1_set : 1;
        unsigned int l1_task_trap_s_mask1_set : 1;
        unsigned int l1_sqe_error_s_mask1_set : 1;
        unsigned int l1_sw_status_error_s_mask1_set : 1;
        unsigned int l1_bus_error_s_mask1_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask1_set : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_error_s_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_timeout_s_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_timeout_s_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_trap_s_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_trap_s_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sqe_error_s_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sqe_error_s_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sw_status_error_s_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sw_status_error_s_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_bus_error_s_mask1_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_bus_error_s_mask1_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_pool_conflict_s_mask1_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_pool_conflict_s_mask1_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask2_set : 1;
        unsigned int l1_pre_paused_s_mask2_set : 1;
        unsigned int l1_post_paused_s_mask2_set : 1;
        unsigned int l1_cq_full_s_mask2_set : 1;
        unsigned int l1_task_paused_s_mask2_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask2_set : 1;
        unsigned int l1_cqe_written_s_mask2_set : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sqe_done_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sqe_done_s_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_pre_paused_s_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_pre_paused_s_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_post_paused_s_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_post_paused_s_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cq_full_s_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cq_full_s_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_task_paused_s_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_task_paused_s_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sq_done_s_mask2_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sq_done_s_mask2_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cqe_written_s_mask2_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cqe_written_s_mask2_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask2_set : 1;
        unsigned int l1_debug_paused_s_mask2_set : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_task_debug_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_task_debug_s_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_debug_paused_s_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_debug_paused_s_mask2_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask2_set : 1;
        unsigned int l1_task_timeout_s_mask2_set : 1;
        unsigned int l1_task_trap_s_mask2_set : 1;
        unsigned int l1_sqe_error_s_mask2_set : 1;
        unsigned int l1_sw_status_error_s_mask2_set : 1;
        unsigned int l1_bus_error_s_mask2_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask2_set : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_error_s_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_timeout_s_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_timeout_s_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_trap_s_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_trap_s_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sqe_error_s_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sqe_error_s_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sw_status_error_s_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sw_status_error_s_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_bus_error_s_mask2_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_bus_error_s_mask2_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_pool_conflict_s_mask2_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_pool_conflict_s_mask2_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask0_clr : 1;
        unsigned int l1_pre_paused_s_mask0_clr : 1;
        unsigned int l1_post_paused_s_mask0_clr : 1;
        unsigned int l1_cq_full_s_mask0_clr : 1;
        unsigned int l1_task_paused_s_mask0_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask0_clr : 1;
        unsigned int l1_cqe_written_s_mask0_clr : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sqe_done_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sqe_done_s_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_pre_paused_s_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_pre_paused_s_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_post_paused_s_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_post_paused_s_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cq_full_s_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cq_full_s_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_task_paused_s_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_task_paused_s_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sq_done_s_mask0_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sq_done_s_mask0_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cqe_written_s_mask0_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cqe_written_s_mask0_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask0_clr : 1;
        unsigned int l1_debug_paused_s_mask0_clr : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_task_debug_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_task_debug_s_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_debug_paused_s_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_debug_paused_s_mask0_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask0_clr : 1;
        unsigned int l1_task_timeout_s_mask0_clr : 1;
        unsigned int l1_task_trap_s_mask0_clr : 1;
        unsigned int l1_sqe_error_s_mask0_clr : 1;
        unsigned int l1_sw_status_error_s_mask0_clr : 1;
        unsigned int l1_bus_error_s_mask0_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask0_clr : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_error_s_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_timeout_s_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_timeout_s_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_trap_s_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_trap_s_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sqe_error_s_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sqe_error_s_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sw_status_error_s_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sw_status_error_s_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_bus_error_s_mask0_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_bus_error_s_mask0_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_pool_conflict_s_mask0_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_pool_conflict_s_mask0_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask1_clr : 1;
        unsigned int l1_pre_paused_s_mask1_clr : 1;
        unsigned int l1_post_paused_s_mask1_clr : 1;
        unsigned int l1_cq_full_s_mask1_clr : 1;
        unsigned int l1_task_paused_s_mask1_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask1_clr : 1;
        unsigned int l1_cqe_written_s_mask1_clr : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sqe_done_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sqe_done_s_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_pre_paused_s_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_pre_paused_s_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_post_paused_s_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_post_paused_s_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cq_full_s_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cq_full_s_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_task_paused_s_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_task_paused_s_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sq_done_s_mask1_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sq_done_s_mask1_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cqe_written_s_mask1_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cqe_written_s_mask1_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask1_clr : 1;
        unsigned int l1_debug_paused_s_mask1_clr : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_task_debug_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_task_debug_s_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_debug_paused_s_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_debug_paused_s_mask1_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask1_clr : 1;
        unsigned int l1_task_timeout_s_mask1_clr : 1;
        unsigned int l1_task_trap_s_mask1_clr : 1;
        unsigned int l1_sqe_error_s_mask1_clr : 1;
        unsigned int l1_sw_status_error_s_mask1_clr : 1;
        unsigned int l1_bus_error_s_mask1_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask1_clr : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_error_s_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_timeout_s_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_timeout_s_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_trap_s_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_trap_s_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sqe_error_s_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sqe_error_s_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sw_status_error_s_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sw_status_error_s_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_bus_error_s_mask1_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_bus_error_s_mask1_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_pool_conflict_s_mask1_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_pool_conflict_s_mask1_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_mask2_clr : 1;
        unsigned int l1_pre_paused_s_mask2_clr : 1;
        unsigned int l1_post_paused_s_mask2_clr : 1;
        unsigned int l1_cq_full_s_mask2_clr : 1;
        unsigned int l1_task_paused_s_mask2_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_mask2_clr : 1;
        unsigned int l1_cqe_written_s_mask2_clr : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sqe_done_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sqe_done_s_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_pre_paused_s_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_pre_paused_s_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_post_paused_s_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_post_paused_s_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cq_full_s_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cq_full_s_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_task_paused_s_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_task_paused_s_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sq_done_s_mask2_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sq_done_s_mask2_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cqe_written_s_mask2_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cqe_written_s_mask2_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_mask2_clr : 1;
        unsigned int l1_debug_paused_s_mask2_clr : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_task_debug_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_task_debug_s_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_debug_paused_s_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_debug_paused_s_mask2_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_mask2_clr : 1;
        unsigned int l1_task_timeout_s_mask2_clr : 1;
        unsigned int l1_task_trap_s_mask2_clr : 1;
        unsigned int l1_sqe_error_s_mask2_clr : 1;
        unsigned int l1_sw_status_error_s_mask2_clr : 1;
        unsigned int l1_bus_error_s_mask2_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_mask2_clr : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_error_s_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_timeout_s_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_timeout_s_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_trap_s_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_trap_s_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sqe_error_s_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sqe_error_s_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sw_status_error_s_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sw_status_error_s_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_bus_error_s_mask2_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_bus_error_s_mask2_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_pool_conflict_s_mask2_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_pool_conflict_s_mask2_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_pending0 : 1;
        unsigned int l1_pre_paused_s_pending0 : 1;
        unsigned int l1_post_paused_s_pending0 : 1;
        unsigned int l1_cq_full_s_pending0 : 1;
        unsigned int l1_task_paused_s_pending0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_pending0 : 1;
        unsigned int l1_cqe_written_s_pending0 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sqe_done_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sqe_done_s_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_pre_paused_s_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_pre_paused_s_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_post_paused_s_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_post_paused_s_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cq_full_s_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cq_full_s_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_task_paused_s_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_task_paused_s_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sq_done_s_pending0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sq_done_s_pending0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cqe_written_s_pending0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cqe_written_s_pending0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_pending0 : 1;
        unsigned int l1_debug_paused_s_pending0 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_task_debug_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_task_debug_s_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_debug_paused_s_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_debug_paused_s_pending0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_pending0 : 1;
        unsigned int l1_task_timeout_s_pending0 : 1;
        unsigned int l1_task_trap_s_pending0 : 1;
        unsigned int l1_sqe_error_s_pending0 : 1;
        unsigned int l1_sw_status_error_s_pending0 : 1;
        unsigned int l1_bus_error_s_pending0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_pending0 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_error_s_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_timeout_s_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_timeout_s_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_trap_s_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_trap_s_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sqe_error_s_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sqe_error_s_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sw_status_error_s_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sw_status_error_s_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_bus_error_s_pending0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_bus_error_s_pending0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_pool_conflict_s_pending0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_pool_conflict_s_pending0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_pending1 : 1;
        unsigned int l1_pre_paused_s_pending1 : 1;
        unsigned int l1_post_paused_s_pending1 : 1;
        unsigned int l1_cq_full_s_pending1 : 1;
        unsigned int l1_task_paused_s_pending1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_pending1 : 1;
        unsigned int l1_cqe_written_s_pending1 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sqe_done_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sqe_done_s_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_pre_paused_s_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_pre_paused_s_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_post_paused_s_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_post_paused_s_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cq_full_s_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cq_full_s_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_task_paused_s_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_task_paused_s_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sq_done_s_pending1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sq_done_s_pending1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cqe_written_s_pending1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cqe_written_s_pending1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_pending1 : 1;
        unsigned int l1_debug_paused_s_pending1 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_task_debug_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_task_debug_s_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_debug_paused_s_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_debug_paused_s_pending1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_pending1 : 1;
        unsigned int l1_task_timeout_s_pending1 : 1;
        unsigned int l1_task_trap_s_pending1 : 1;
        unsigned int l1_sqe_error_s_pending1 : 1;
        unsigned int l1_sw_status_error_s_pending1 : 1;
        unsigned int l1_bus_error_s_pending1 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_pending1 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_error_s_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_timeout_s_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_timeout_s_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_trap_s_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_trap_s_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sqe_error_s_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sqe_error_s_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sw_status_error_s_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sw_status_error_s_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_bus_error_s_pending1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_bus_error_s_pending1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_pool_conflict_s_pending1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_pool_conflict_s_pending1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_sqe_done_s_pending2 : 1;
        unsigned int l1_pre_paused_s_pending2 : 1;
        unsigned int l1_post_paused_s_pending2 : 1;
        unsigned int l1_cq_full_s_pending2 : 1;
        unsigned int l1_task_paused_s_pending2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int l1_sq_done_s_pending2 : 1;
        unsigned int l1_cqe_written_s_pending2 : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sqe_done_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sqe_done_s_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_pre_paused_s_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_pre_paused_s_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_post_paused_s_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_post_paused_s_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cq_full_s_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cq_full_s_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_task_paused_s_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_task_paused_s_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sq_done_s_pending2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sq_done_s_pending2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cqe_written_s_pending2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cqe_written_s_pending2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_debug_s_pending2 : 1;
        unsigned int l1_debug_paused_s_pending2 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_task_debug_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_task_debug_s_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_debug_paused_s_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_debug_paused_s_pending2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_task_error_s_pending2 : 1;
        unsigned int l1_task_timeout_s_pending2 : 1;
        unsigned int l1_task_trap_s_pending2 : 1;
        unsigned int l1_sqe_error_s_pending2 : 1;
        unsigned int l1_sw_status_error_s_pending2 : 1;
        unsigned int l1_bus_error_s_pending2 : 1;
        unsigned int reserved_0 : 1;
        unsigned int l1_pool_conflict_s_pending2 : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_error_s_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_timeout_s_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_timeout_s_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_trap_s_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_trap_s_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sqe_error_s_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sqe_error_s_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sw_status_error_s_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sw_status_error_s_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_bus_error_s_pending2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_bus_error_s_pending2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_pool_conflict_s_pending2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_pool_conflict_s_pending2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_l2_sqe_done_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_l2_sqe_done_s_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_l2_pre_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_l2_pre_paused_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_l2_post_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_l2_post_paused_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_l2_cq_full_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_l2_cq_full_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_l2_task_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_l2_task_paused_s_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_l2_sq_done_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_l2_sq_done_s_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_l2_cqe_written_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_l2_cqe_written_s_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_l2_task_debug_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_l2_task_debug_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_l2_debug_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_l2_debug_paused_s_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_l2_task_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_l2_task_error_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_status : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_l2_task_timeout_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_l2_task_timeout_s_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_l2_task_trap_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_l2_task_trap_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_l2_sqe_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_l2_sqe_error_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_l2_sw_status_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_l2_sw_status_error_s_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_l2_sqe_done_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_l2_sqe_done_s_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_l2_pre_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_l2_pre_paused_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_l2_post_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_l2_post_paused_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_l2_cq_full_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_l2_cq_full_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_l2_task_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_l2_task_paused_s_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_l2_sq_done_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_l2_sq_done_s_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_l2_cqe_written_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_l2_cqe_written_s_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_l2_task_debug_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_l2_task_debug_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_l2_debug_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_l2_debug_paused_s_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_l2_task_error_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_l2_task_error_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_force : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_l2_task_timeout_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_l2_task_timeout_s_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_l2_task_trap_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_l2_task_trap_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_l2_sqe_error_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_l2_sqe_error_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_l2_sw_status_error_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_l2_sw_status_error_s_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_l2_sqe_done_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_l2_sqe_done_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_l2_pre_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_l2_pre_paused_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_l2_post_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_l2_post_paused_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_l2_cq_full_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_l2_cq_full_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_l2_task_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_l2_task_paused_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_l2_sq_done_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_l2_sq_done_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_l2_cqe_written_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_l2_cqe_written_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_l2_task_debug_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_l2_task_debug_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_l2_debug_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_l2_debug_paused_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_l2_task_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_l2_task_error_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_l2_task_timeout_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_l2_task_timeout_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_l2_task_trap_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_l2_task_trap_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_l2_sqe_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_l2_sqe_error_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_l2_sw_status_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_l2_sw_status_error_s_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_l2_sqe_done_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_l2_sqe_done_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_l2_pre_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_l2_pre_paused_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_l2_post_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_l2_post_paused_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_l2_cq_full_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_l2_cq_full_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_l2_task_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_l2_task_paused_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_l2_sq_done_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_l2_sq_done_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_l2_cqe_written_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_l2_cqe_written_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_l2_task_debug_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_l2_task_debug_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_l2_debug_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_l2_debug_paused_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_l2_task_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_l2_task_error_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_l2_task_timeout_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_l2_task_timeout_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_l2_task_trap_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_l2_task_trap_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_l2_sqe_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_l2_sqe_error_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_l2_sw_status_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_l2_sw_status_error_s_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_l2_sqe_done_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_l2_sqe_done_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_l2_pre_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_l2_pre_paused_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_l2_post_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_l2_post_paused_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_l2_cq_full_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_l2_cq_full_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_l2_task_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_l2_task_paused_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_l2_sq_done_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_l2_sq_done_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_l2_cqe_written_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_l2_cqe_written_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_l2_task_debug_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_l2_task_debug_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_l2_debug_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_l2_debug_paused_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_l2_task_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_l2_task_error_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_l2_task_timeout_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_l2_task_timeout_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_l2_task_trap_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_l2_task_trap_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_l2_sqe_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_l2_sqe_error_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_l2_sw_status_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_l2_sw_status_error_s_mask2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_l2_sqe_done_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_l2_sqe_done_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_l2_pre_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_l2_pre_paused_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_l2_post_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_l2_post_paused_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_l2_cq_full_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_l2_cq_full_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_l2_task_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_l2_task_paused_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_l2_sq_done_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_l2_sq_done_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_l2_cqe_written_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_l2_cqe_written_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_l2_task_debug_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_l2_task_debug_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_l2_debug_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_l2_debug_paused_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_l2_task_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_l2_task_error_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_l2_task_timeout_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_l2_task_timeout_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_l2_task_trap_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_l2_task_trap_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_l2_sqe_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_l2_sqe_error_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask0_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_l2_sw_status_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_l2_sw_status_error_s_mask0_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_l2_sqe_done_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_l2_sqe_done_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_l2_pre_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_l2_pre_paused_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_l2_post_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_l2_post_paused_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_l2_cq_full_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_l2_cq_full_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_l2_task_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_l2_task_paused_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_l2_sq_done_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_l2_sq_done_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_l2_cqe_written_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_l2_cqe_written_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_l2_task_debug_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_l2_task_debug_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_l2_debug_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_l2_debug_paused_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_l2_task_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_l2_task_error_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_l2_task_timeout_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_l2_task_timeout_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_l2_task_trap_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_l2_task_trap_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_l2_sqe_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_l2_sqe_error_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask1_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_l2_sw_status_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_l2_sw_status_error_s_mask1_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_l2_sqe_done_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_l2_sqe_done_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_l2_pre_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_l2_pre_paused_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_l2_post_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_l2_post_paused_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_l2_cq_full_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_l2_cq_full_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_l2_task_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_l2_task_paused_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_l2_sq_done_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_l2_sq_done_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_l2_cqe_written_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_l2_cqe_written_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_l2_task_debug_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_l2_task_debug_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_l2_debug_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_l2_debug_paused_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_l2_task_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_l2_task_error_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_l2_task_timeout_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_l2_task_timeout_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_l2_task_trap_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_l2_task_trap_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_l2_sqe_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_l2_sqe_error_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask2_set : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_l2_sw_status_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_l2_sw_status_error_s_mask2_set_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_l2_sqe_done_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_l2_sqe_done_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_l2_pre_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_l2_pre_paused_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_l2_post_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_l2_post_paused_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_l2_cq_full_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_l2_cq_full_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_l2_task_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_l2_task_paused_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_l2_sq_done_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_l2_sq_done_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_l2_cqe_written_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_l2_cqe_written_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_l2_task_debug_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_l2_task_debug_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_l2_debug_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_l2_debug_paused_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_l2_task_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_l2_task_error_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_l2_task_timeout_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_l2_task_timeout_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_l2_task_trap_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_l2_task_trap_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_l2_sqe_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_l2_sqe_error_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask0_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_l2_sw_status_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_l2_sw_status_error_s_mask0_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_l2_sqe_done_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_l2_sqe_done_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_l2_pre_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_l2_pre_paused_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_l2_post_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_l2_post_paused_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_l2_cq_full_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_l2_cq_full_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_l2_task_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_l2_task_paused_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_l2_sq_done_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_l2_sq_done_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_l2_cqe_written_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_l2_cqe_written_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_l2_task_debug_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_l2_task_debug_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_l2_debug_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_l2_debug_paused_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_l2_task_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_l2_task_error_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_l2_task_timeout_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_l2_task_timeout_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_l2_task_trap_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_l2_task_trap_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_l2_sqe_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_l2_sqe_error_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask1_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_l2_sw_status_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_l2_sw_status_error_s_mask1_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_l2_sqe_done_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_l2_sqe_done_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_l2_pre_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_l2_pre_paused_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_l2_post_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_l2_post_paused_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_l2_cq_full_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_l2_cq_full_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_l2_task_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_l2_task_paused_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_l2_sq_done_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_l2_sq_done_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_l2_cqe_written_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_l2_cqe_written_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_l2_task_debug_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_l2_task_debug_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_l2_debug_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_l2_debug_paused_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_l2_task_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_l2_task_error_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_l2_task_timeout_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_l2_task_timeout_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_l2_task_trap_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_l2_task_trap_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_l2_sqe_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_l2_sqe_error_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_mask2_clr : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_l2_sw_status_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_l2_sw_status_error_s_mask2_clr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_l2_sqe_done_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_l2_sqe_done_s_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_l2_pre_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_l2_pre_paused_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_l2_post_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_l2_post_paused_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_l2_cq_full_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_l2_cq_full_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_l2_task_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_l2_task_paused_s_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_l2_sq_done_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_l2_sq_done_s_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_l2_cqe_written_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_l2_cqe_written_s_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_l2_task_debug_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_l2_task_debug_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_l2_debug_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_l2_debug_paused_s_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_l2_task_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_l2_task_error_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_pending0 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_l2_task_timeout_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_l2_task_timeout_s_pending0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_l2_task_trap_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_l2_task_trap_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_l2_sqe_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_l2_sqe_error_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_pending0 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_l2_sw_status_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_l2_sw_status_error_s_pending0_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_l2_sqe_done_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_l2_sqe_done_s_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_l2_pre_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_l2_pre_paused_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_l2_post_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_l2_post_paused_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_l2_cq_full_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_l2_cq_full_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_l2_task_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_l2_task_paused_s_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_l2_sq_done_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_l2_sq_done_s_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_l2_cqe_written_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_l2_cqe_written_s_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_l2_task_debug_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_l2_task_debug_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_l2_debug_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_l2_debug_paused_s_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_l2_task_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_l2_task_error_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_pending1 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_l2_task_timeout_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_l2_task_timeout_s_pending1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_l2_task_trap_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_l2_task_trap_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_l2_sqe_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_l2_sqe_error_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_pending1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_l2_sw_status_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_l2_sw_status_error_s_pending1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_done_s_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_l2_sqe_done_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_l2_sqe_done_s_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_pre_paused_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_l2_pre_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_l2_pre_paused_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_post_paused_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_l2_post_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_l2_post_paused_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cq_full_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_l2_cq_full_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_l2_cq_full_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_paused_s_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_l2_task_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_l2_task_paused_s_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sq_done_s_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_l2_sq_done_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_l2_sq_done_s_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_cqe_written_s_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_l2_cqe_written_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_l2_cqe_written_s_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_debug_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_l2_task_debug_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_l2_task_debug_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_debug_paused_s_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_l2_debug_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_l2_debug_paused_s_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_error_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_l2_task_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_l2_task_error_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_timeout_s_pending2 : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_l2_task_timeout_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_l2_task_timeout_s_pending2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_task_trap_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_l2_task_trap_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_l2_task_trap_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sqe_error_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_l2_sqe_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_l2_sqe_error_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_sw_status_error_s_pending2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_l2_sw_status_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_l2_sw_status_error_s_pending2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_blk_cfg_s : 17;
        unsigned int reserved : 15;
    } reg;
} SOC_NPU_HWTS_AICPU_BLK_CFG_S_UNION;
#endif
#define SOC_NPU_HWTS_AICPU_BLK_CFG_S_aicpu_blk_cfg_s_START (0)
#define SOC_NPU_HWTS_AICPU_BLK_CFG_S_aicpu_blk_cfg_s_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_status_done_s : 1;
        unsigned int aicpu_status_debug_s : 1;
        unsigned int aicpu_status_exception_s : 1;
        unsigned int aicpu_status_trap_s : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_UNION;
#endif
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_done_s_START (0)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_done_s_END (0)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_debug_s_START (1)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_debug_s_END (1)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_exception_s_START (2)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_exception_s_END (2)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_trap_s_START (3)
#define SOC_NPU_HWTS_AICPU_STATUS_REPORT_S_aicpu_status_trap_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aicpu_ks_status_s : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_HWTS_AICPU_KS_STATUS_S_UNION;
#endif
#define SOC_NPU_HWTS_AICPU_KS_STATUS_S_aicpu_ks_status_s_START (0)
#define SOC_NPU_HWTS_AICPU_KS_STATUS_S_aicpu_ks_status_s_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vq6_status_report_s : 32;
    } reg;
} SOC_NPU_HWTS_VQ6_STATUS_REPORT_S_UNION;
#endif
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_S_vq6_status_report_s_START (0)
#define SOC_NPU_HWTS_VQ6_STATUS_REPORT_S_vq6_status_report_s_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int rtsq_swapin_max_aic_s : 4;
        unsigned int reserved_0 : 4;
        unsigned int rtsq_swapin_max_aiv_s : 4;
        unsigned int reserved_1 : 4;
        unsigned int rtsq_swapin_max_aicpu_s : 4;
        unsigned int reserved_2 : 4;
        unsigned int rtsq_swapin_max_sdma_s : 4;
        unsigned int reserved_3 : 4;
    } reg;
} SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_aic_s_START (0)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_aic_s_END (3)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_aiv_s_START (8)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_aiv_s_END (11)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_aicpu_s_START (16)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_aicpu_s_END (19)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_sdma_s_START (24)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_S_rtsq_swapin_max_sdma_s_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 4;
        unsigned int reserved_1: 4;
        unsigned int reserved_2: 4;
        unsigned int reserved_3: 20;
    } reg;
} SOC_NPU_HWTS_HWTS_SWAPIN_CTRL1_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int acsq_strict_max_aic_s : 4;
        unsigned int reserved_0 : 4;
        unsigned int acsq_strict_max_aiv_s : 4;
        unsigned int reserved_1 : 4;
        unsigned int acsq_strict_max_aicpu_s : 4;
        unsigned int reserved_2 : 4;
        unsigned int acsq_strict_max_sdma_s : 4;
        unsigned int reserved_3 : 4;
    } reg;
} SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_aic_s_START (0)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_aic_s_END (3)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_aiv_s_START (8)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_aiv_s_END (11)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_aicpu_s_START (16)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_aicpu_s_END (19)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_sdma_s_START (24)
#define SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL0_S_acsq_strict_max_sdma_s_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 4;
        unsigned int reserved_1: 4;
        unsigned int reserved_2: 4;
        unsigned int reserved_3: 20;
    } reg;
} SOC_NPU_HWTS_HWTS_STRICT_SWAPOUT_CTRL1_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int acsq_relax_max_aic_s : 4;
        unsigned int reserved_0 : 4;
        unsigned int acsq_relax_max_aiv_s : 4;
        unsigned int reserved_1 : 4;
        unsigned int acsq_relax_max_aicpu_s : 4;
        unsigned int reserved_2 : 4;
        unsigned int acsq_relax_max_sdma_s : 4;
        unsigned int reserved_3 : 4;
    } reg;
} SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_aic_s_START (0)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_aic_s_END (3)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_aiv_s_START (8)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_aiv_s_END (11)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_aicpu_s_START (16)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_aicpu_s_END (19)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_sdma_s_START (24)
#define SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL0_S_acsq_relax_max_sdma_s_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 4;
        unsigned int reserved_1: 4;
        unsigned int reserved_2: 4;
        unsigned int reserved_3: 20;
    } reg;
} SOC_NPU_HWTS_HWTS_RELAX_SWAPOUT_CTRL1_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tof_calc_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_TOF_CALC_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR0_tof_calc_base_addr_l_START (0)
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR0_tof_calc_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tof_calc_base_addr_h : 16;
        unsigned int tof_calc_offset_addr : 16;
    } reg;
} SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_tof_calc_base_addr_h_START (0)
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_tof_calc_base_addr_h_END (15)
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_tof_calc_offset_addr_START (16)
#define SOC_NPU_HWTS_TOF_CALC_BASE_ADDR1_tof_calc_offset_addr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_arcache_sq : 4;
        unsigned int tiny_arsnoop_sq : 1;
        unsigned int reserved_0 : 3;
        unsigned int tiny_awcache_cq : 4;
        unsigned int tiny_awsnoop_cq : 1;
        unsigned int reserved_1 : 3;
        unsigned int tiny_arcache_swapbuf : 4;
        unsigned int tiny_arsnoop_swapbuf : 1;
        unsigned int reserved_2 : 3;
        unsigned int tiny_awcache_log : 4;
        unsigned int tiny_awsnoop_log : 1;
        unsigned int reserved_3 : 3;
    } reg;
} SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_sq_START (0)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_sq_END (3)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_sq_START (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_sq_END (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_cq_START (8)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_cq_END (11)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_cq_START (12)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_cq_END (12)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_swapbuf_START (16)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_swapbuf_END (19)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_swapbuf_START (20)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_swapbuf_END (20)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_log_START (24)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_log_END (27)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_log_START (28)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_log_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_awcache_pct : 4;
        unsigned int tiny_awsnoop_pct : 1;
        unsigned int reserved_0 : 3;
        unsigned int tiny_awcache_prof : 4;
        unsigned int tiny_awsnoop_prof : 1;
        unsigned int reserved_1 : 19;
    } reg;
} SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_pct_START (0)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_pct_END (3)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_pct_START (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_pct_END (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_prof_START (8)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_prof_END (11)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_prof_START (12)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_prof_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_sq_swap_buf_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_tiny_sq_swap_buf_base_addr_l_START (0)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_tiny_sq_swap_buf_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_sq_swap_buf_base_addr_h : 16;
        unsigned int tiny_sq_swap_buf_shift : 6;
        unsigned int reserved : 9;
        unsigned int tiny_sq_swap_buf_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_base_addr_h_START (0)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_base_addr_h_END (15)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_shift_START (16)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_shift_END (21)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_is_virtual_START (31)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_profile_en : 1;
        unsigned int reserved : 15;
        unsigned int tiny_profile_buf_length : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_tiny_profile_en_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_tiny_profile_en_END (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_tiny_profile_buf_length_START (16)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_tiny_profile_buf_length_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_profile_af_threshold : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_tiny_profile_af_threshold_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_tiny_profile_af_threshold_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_profile_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_tiny_profile_base_addr_l_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_tiny_profile_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_profile_base_addr_h : 16;
        unsigned int reserved : 15;
        unsigned int tiny_profile_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_h_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_h_END (15)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_profile_wptr_initial : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_tiny_profile_wptr_initial_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_tiny_profile_wptr_initial_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_profile_wptr : 16;
        unsigned int tiny_profile_rptr : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_tiny_profile_wptr_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_tiny_profile_wptr_END (15)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_tiny_profile_rptr_START (16)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_PTR_tiny_profile_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_pct_en : 1;
        unsigned int reserved : 15;
        unsigned int tiny_pct_buf_length : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_tiny_pct_en_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_tiny_pct_en_END (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_tiny_pct_buf_length_START (16)
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL0_tiny_pct_buf_length_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_pct_af_threshold : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PCT_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL1_tiny_pct_af_threshold_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_CTRL1_tiny_pct_af_threshold_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_pct_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR0_tiny_pct_base_addr_l_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR0_tiny_pct_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_pct_base_addr_h : 16;
        unsigned int reserved : 15;
        unsigned int tiny_pct_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_tiny_pct_base_addr_h_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_tiny_pct_base_addr_h_END (15)
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_tiny_pct_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_TINY_DFX_PCT_BASE_ADDR1_tiny_pct_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_pct_wptr_initial : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PCT_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PCT_WPTR_INITIAL_tiny_pct_wptr_initial_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_WPTR_INITIAL_tiny_pct_wptr_initial_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_pct_wptr : 16;
        unsigned int tiny_pct_rptr : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PCT_PTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PCT_PTR_tiny_pct_wptr_START (0)
#define SOC_NPU_HWTS_TINY_DFX_PCT_PTR_tiny_pct_wptr_END (15)
#define SOC_NPU_HWTS_TINY_DFX_PCT_PTR_tiny_pct_rptr_START (16)
#define SOC_NPU_HWTS_TINY_DFX_PCT_PTR_tiny_pct_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_task_log_en : 1;
        unsigned int tiny_block_log_en : 1;
        unsigned int tiny_pmu_log_en : 1;
        unsigned int reserved : 13;
        unsigned int tiny_log_buf_length : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_task_log_en_START (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_task_log_en_END (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_block_log_en_START (1)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_block_log_en_END (1)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_pmu_log_en_START (2)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_pmu_log_en_END (2)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_log_buf_length_START (16)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_log_buf_length_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_log_af_threshold : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_tiny_log_af_threshold_START (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_tiny_log_af_threshold_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_log_base_addr_l : 32;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_tiny_log_base_addr_l_START (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_tiny_log_base_addr_l_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_log_base_addr_h : 16;
        unsigned int reserved : 15;
        unsigned int tiny_log_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_h_START (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_h_END (15)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_is_virtual_START (31)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_is_virtual_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_log_wptr_initial : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_tiny_log_wptr_initial_START (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_tiny_log_wptr_initial_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_log_wptr : 16;
        unsigned int tiny_log_rptr : 16;
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_PTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_PTR_tiny_log_wptr_START (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_PTR_tiny_log_wptr_END (15)
#define SOC_NPU_HWTS_TINY_DFX_LOG_PTR_tiny_log_rptr_START (16)
#define SOC_NPU_HWTS_TINY_DFX_LOG_PTR_tiny_log_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_arprot_sq : 3;
        unsigned int reserved_0 : 1;
        unsigned int tiny_awprot_cq : 3;
        unsigned int reserved_1 : 1;
        unsigned int tiny_arprot_swapbuf : 3;
        unsigned int reserved_2 : 1;
        unsigned int tiny_awprot_log : 3;
        unsigned int reserved_3 : 1;
        unsigned int tiny_awprot_pct : 3;
        unsigned int reserved_4 : 1;
        unsigned int tiny_awprot_prof : 3;
        unsigned int reserved_5 : 9;
    } reg;
} SOC_NPU_HWTS_TINY_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_sq_START (0)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_sq_END (2)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_cq_START (4)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_cq_END (6)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_swapbuf_START (8)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_swapbuf_END (10)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_log_START (12)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_log_END (14)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_pct_START (16)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_pct_END (18)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_prof_START (20)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_prof_END (22)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_awprot_aic : 3;
        unsigned int reserved_0 : 1;
        unsigned int tiny_arprot_aic : 3;
        unsigned int reserved_1 : 1;
        unsigned int tiny_awprot_vec : 3;
        unsigned int reserved_2 : 1;
        unsigned int tiny_arprot_vec : 3;
        unsigned int reserved_3 : 1;
        unsigned int tiny_awprot_write_value : 1;
        unsigned int reserved_4 : 15;
    } reg;
} SOC_NPU_HWTS_TINY_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_aic_START (0)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_aic_END (2)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_aic_START (4)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_aic_END (6)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_vec_START (8)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_vec_END (10)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_vec_START (12)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_vec_END (14)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_write_value_START (16)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_write_value_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_arns_sq : 1;
        unsigned int tiny_awns_cq : 1;
        unsigned int tiny_arns_swapbuf : 1;
        unsigned int tiny_awns_log : 1;
        unsigned int tiny_awns_pct : 1;
        unsigned int tiny_awns_prof : 1;
        unsigned int tiny_awns_aic : 1;
        unsigned int tiny_arns_aic : 1;
        unsigned int tiny_awns_vec : 1;
        unsigned int tiny_arns_vec : 1;
        unsigned int tiny_awns_write_value : 1;
        unsigned int reserved : 21;
    } reg;
} SOC_NPU_HWTS_TINY_NS_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_sq_START (0)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_sq_END (0)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_cq_START (1)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_cq_END (1)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_swapbuf_START (2)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_swapbuf_END (2)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_log_START (3)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_log_END (3)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_pct_START (4)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_pct_END (4)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_prof_START (5)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_prof_END (5)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_aic_START (6)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_aic_END (6)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_aic_START (7)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_aic_END (7)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_vec_START (8)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_vec_END (8)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_vec_START (9)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_arns_vec_END (9)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_write_value_START (10)
#define SOC_NPU_HWTS_TINY_NS_SETTING0_tiny_awns_write_value_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_sqe_done_status : 1;
        unsigned int tiny_l1_pre_paused_status : 1;
        unsigned int tiny_l1_post_paused_status : 1;
        unsigned int tiny_l1_cq_full_status : 1;
        unsigned int tiny_l1_task_paused_status : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int tiny_l1_sq_done_status : 1;
        unsigned int tiny_l1_cqe_written_status : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sqe_done_status_START (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sqe_done_status_END (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_pre_paused_status_START (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_pre_paused_status_END (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_post_paused_status_START (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_post_paused_status_END (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cq_full_status_START (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cq_full_status_END (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_task_paused_status_START (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_task_paused_status_END (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sq_done_status_START (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sq_done_status_END (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cqe_written_status_START (9)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cqe_written_status_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_task_debug_status : 1;
        unsigned int tiny_l1_debug_paused_status : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_task_debug_status_START (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_task_debug_status_END (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_debug_paused_status_START (1)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_debug_paused_status_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_task_error_status : 1;
        unsigned int tiny_l1_task_timeout_status : 1;
        unsigned int tiny_l1_task_trap_status : 1;
        unsigned int tiny_l1_sqe_error_status : 1;
        unsigned int tiny_l1_sw_status_error_status : 1;
        unsigned int tiny_l1_bus_error_status : 1;
        unsigned int reserved_0 : 1;
        unsigned int tiny_l1_pool_conflict_status : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_error_status_START (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_error_status_END (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_timeout_status_START (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_timeout_status_END (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_trap_status_START (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_trap_status_END (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sqe_error_status_START (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sqe_error_status_END (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sw_status_error_status_START (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sw_status_error_status_END (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_bus_error_status_START (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_bus_error_status_END (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_pool_conflict_status_START (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_pool_conflict_status_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_profile_almost_full : 1;
        unsigned int tiny_l1_trace_almost_full : 1;
        unsigned int tiny_l1_log_almost_full : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_profile_almost_full_START (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_profile_almost_full_END (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_trace_almost_full_START (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_trace_almost_full_END (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_log_almost_full_START (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_log_almost_full_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_profile_almost_full_force : 1;
        unsigned int tiny_l1_trace_almost_full_force : 1;
        unsigned int tiny_l1_log_almost_full_force : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_profile_almost_full_force_START (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_profile_almost_full_force_END (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_trace_almost_full_force_START (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_trace_almost_full_force_END (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_log_almost_full_force_START (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_log_almost_full_force_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 5;
        unsigned int tiny_l1_bus_error_force : 1;
        unsigned int reserved_1 : 1;
        unsigned int tiny_l1_pool_conflict_force : 1;
        unsigned int reserved_2 : 24;
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_bus_error_force_START (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_bus_error_force_END (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_pool_conflict_force_START (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_pool_conflict_force_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_sqe_done_mask : 1;
        unsigned int tiny_l1_pre_paused_mask : 1;
        unsigned int tiny_l1_post_paused_mask : 1;
        unsigned int tiny_l1_cq_full_mask : 1;
        unsigned int tiny_l1_task_paused_mask : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int tiny_l1_sq_done_mask : 1;
        unsigned int tiny_l1_cqe_written_mask : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sqe_done_mask_START (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sqe_done_mask_END (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_pre_paused_mask_START (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_pre_paused_mask_END (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_post_paused_mask_START (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_post_paused_mask_END (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cq_full_mask_START (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cq_full_mask_END (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_task_paused_mask_START (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_task_paused_mask_END (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sq_done_mask_START (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sq_done_mask_END (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cqe_written_mask_START (9)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cqe_written_mask_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_task_debug_mask : 1;
        unsigned int tiny_l1_debug_paused_mask : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_task_debug_mask_START (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_task_debug_mask_END (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_debug_paused_mask_START (1)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_debug_paused_mask_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_task_error_mask : 1;
        unsigned int tiny_l1_task_timeout_mask : 1;
        unsigned int tiny_l1_task_trap_mask : 1;
        unsigned int tiny_l1_sqe_error_mask : 1;
        unsigned int tiny_l1_sw_status_error_mask : 1;
        unsigned int tiny_l1_bus_error_mask : 1;
        unsigned int reserved_0 : 1;
        unsigned int tiny_l1_pool_conflict_mask : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_error_mask_START (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_error_mask_END (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_timeout_mask_START (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_timeout_mask_END (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_trap_mask_START (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_trap_mask_END (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sqe_error_mask_START (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sqe_error_mask_END (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sw_status_error_mask_START (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sw_status_error_mask_END (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_bus_error_mask_START (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_bus_error_mask_END (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_pool_conflict_mask_START (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_pool_conflict_mask_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_profile_almost_full_mask : 1;
        unsigned int tiny_l1_pc_trace_almost_full_mask : 1;
        unsigned int tiny_l1_log_almost_full_mask : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_profile_almost_full_mask_START (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_profile_almost_full_mask_END (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_pc_trace_almost_full_mask_START (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_pc_trace_almost_full_mask_END (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_log_almost_full_mask_START (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_log_almost_full_mask_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_sqe_done_pending : 1;
        unsigned int tiny_l1_pre_paused_pending : 1;
        unsigned int tiny_l1_post_paused_pending : 1;
        unsigned int tiny_l1_cq_full_pending : 1;
        unsigned int tiny_l1_task_paused_pending : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int tiny_l1_sq_done_pending : 1;
        unsigned int tiny_l1_cqe_written_pending : 1;
        unsigned int reserved_3 : 22;
    } reg;
} SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sqe_done_pending_START (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sqe_done_pending_END (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_pre_paused_pending_START (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_pre_paused_pending_END (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_post_paused_pending_START (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_post_paused_pending_END (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cq_full_pending_START (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cq_full_pending_END (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_task_paused_pending_START (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_task_paused_pending_END (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sq_done_pending_START (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sq_done_pending_END (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cqe_written_pending_START (9)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cqe_written_pending_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_task_debug_pending : 1;
        unsigned int tiny_l1_debug_paused_pending : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_task_debug_pending_START (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_task_debug_pending_END (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_debug_paused_pending_START (1)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_debug_paused_pending_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_task_error_pending : 1;
        unsigned int tiny_l1_task_timeout_pending : 1;
        unsigned int tiny_l1_task_trap_pending : 1;
        unsigned int tiny_l1_sqe_error_pending : 1;
        unsigned int tiny_l1_sw_status_error_pending : 1;
        unsigned int tiny_l1_bus_error_pending : 1;
        unsigned int reserved_0 : 1;
        unsigned int tiny_l1_pool_conflict_pending : 1;
        unsigned int reserved_1 : 24;
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_error_pending_START (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_error_pending_END (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_timeout_pending_START (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_timeout_pending_END (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_trap_pending_START (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_trap_pending_END (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sqe_error_pending_START (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sqe_error_pending_END (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sw_status_error_pending_START (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sw_status_error_pending_END (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_bus_error_pending_START (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_bus_error_pending_END (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_pool_conflict_pending_START (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_pool_conflict_pending_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l1_profile_almost_full_pending : 1;
        unsigned int tiny_l1_pc_trace_almost_full_pending : 1;
        unsigned int tiny_l1_log_almost_full_pending : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_profile_almost_full_pending_START (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_profile_almost_full_pending_END (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_pc_trace_almost_full_pending_START (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_pc_trace_almost_full_pending_END (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_log_almost_full_pending_START (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_log_almost_full_pending_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_done_status : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_tiny_l2_sqe_done_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_tiny_l2_sqe_done_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_pre_paused_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_tiny_l2_pre_paused_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_tiny_l2_pre_paused_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_post_paused_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_tiny_l2_post_paused_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_tiny_l2_post_paused_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cq_full_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_tiny_l2_cq_full_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_tiny_l2_cq_full_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_paused_status : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_tiny_l2_task_paused_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_tiny_l2_task_paused_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sq_done_status : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_tiny_l2_sq_done_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_tiny_l2_sq_done_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cqe_written_status : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_tiny_l2_cqe_written_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_tiny_l2_cqe_written_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_debug_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_tiny_l2_task_debug_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_tiny_l2_task_debug_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_debug_paused_status : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_tiny_l2_debug_paused_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_tiny_l2_debug_paused_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_error_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_tiny_l2_task_error_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_tiny_l2_task_error_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_timeout_status : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_tiny_l2_task_timeout_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_tiny_l2_task_timeout_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_trap_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_tiny_l2_task_trap_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_tiny_l2_task_trap_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_error_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_tiny_l2_sqe_error_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_tiny_l2_sqe_error_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sw_status_error_status : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_tiny_l2_sw_status_error_status_START (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_tiny_l2_sw_status_error_status_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_done_force : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_tiny_l2_sqe_done_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_tiny_l2_sqe_done_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_pre_paused_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_tiny_l2_pre_paused_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_tiny_l2_pre_paused_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_post_paused_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_tiny_l2_post_paused_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_tiny_l2_post_paused_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cq_full_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_tiny_l2_cq_full_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_tiny_l2_cq_full_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_paused_force : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_tiny_l2_task_paused_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_tiny_l2_task_paused_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sq_done_force : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_tiny_l2_sq_done_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_tiny_l2_sq_done_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cqe_written_force : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_tiny_l2_cqe_written_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_tiny_l2_cqe_written_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_debug_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_tiny_l2_task_debug_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_tiny_l2_task_debug_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_debug_paused_force : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_tiny_l2_debug_paused_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_tiny_l2_debug_paused_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_error_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_tiny_l2_task_error_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_tiny_l2_task_error_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_timeout_force : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_tiny_l2_task_timeout_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_tiny_l2_task_timeout_force_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_trap_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_tiny_l2_task_trap_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_tiny_l2_task_trap_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_error_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_tiny_l2_sqe_error_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_tiny_l2_sqe_error_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sw_status_error_force : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_tiny_l2_sw_status_error_force_START (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_tiny_l2_sw_status_error_force_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_done_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_tiny_l2_sqe_done_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_tiny_l2_sqe_done_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_pre_paused_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_tiny_l2_pre_paused_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_tiny_l2_pre_paused_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_post_paused_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_tiny_l2_post_paused_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_tiny_l2_post_paused_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cq_full_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_tiny_l2_cq_full_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_tiny_l2_cq_full_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_paused_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_tiny_l2_task_paused_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_tiny_l2_task_paused_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sq_done_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_tiny_l2_sq_done_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_tiny_l2_sq_done_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cqe_written_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_tiny_l2_cqe_written_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_tiny_l2_cqe_written_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_debug_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_tiny_l2_task_debug_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_tiny_l2_task_debug_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_debug_paused_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_tiny_l2_debug_paused_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_tiny_l2_debug_paused_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_error_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_tiny_l2_task_error_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_tiny_l2_task_error_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_timeout_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_tiny_l2_task_timeout_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_tiny_l2_task_timeout_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_trap_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_tiny_l2_task_trap_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_tiny_l2_task_trap_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_error_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_tiny_l2_sqe_error_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_tiny_l2_sqe_error_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sw_status_mask : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_tiny_l2_sw_status_mask_START (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_tiny_l2_sw_status_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_done_pending : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_tiny_l2_sqe_done_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_tiny_l2_sqe_done_pending_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_pre_paused_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_tiny_l2_pre_paused_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_tiny_l2_pre_paused_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_post_paused_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_tiny_l2_post_paused_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_tiny_l2_post_paused_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cq_full_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_tiny_l2_cq_full_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_tiny_l2_cq_full_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_paused_pending : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_tiny_l2_task_paused_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_tiny_l2_task_paused_pending_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sq_done_pending : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_tiny_l2_sq_done_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_tiny_l2_sq_done_pending_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_cqe_written_pending : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_tiny_l2_cqe_written_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_tiny_l2_cqe_written_pending_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_debug_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_tiny_l2_task_debug_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_tiny_l2_task_debug_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_debug_paused_pending : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_tiny_l2_debug_paused_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_tiny_l2_debug_paused_pending_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_error_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_tiny_l2_task_error_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_tiny_l2_task_error_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_timeout_pending : 32;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_tiny_l2_task_timeout_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_tiny_l2_task_timeout_pending_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_task_trap_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_tiny_l2_task_trap_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_tiny_l2_task_trap_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sqe_error_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_tiny_l2_sqe_error_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_tiny_l2_sqe_error_pending_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_l2_sw_status_error_pending : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_tiny_l2_sw_status_error_pending_START (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_tiny_l2_sw_status_error_pending_END (15)
#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif
#endif
