# Component constraints for D:\POK_project\PsoC\LABs_BLE\Lab_3_2_UART_Led.cydsn\TopDesign\TopDesign.cysch
# Project: D:\POK_project\PsoC\LABs_BLE\Lab_3_2_UART_Led.cydsn\Lab_3_2_UART_Led.cyprj
# Date: Sun, 04 Dec 2022 00:06:06 GMT
