`timescale 1ns / 1ps

module s1_mod_2 (
    input  wire cs_s1_mint_in_1,
    output reg cs_s1_f_int_out_1
);

endmodule
