# do ShiftDerecha.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:45:30 on Oct 09,2016
# vlog -work work ShiftDerecha.vo 
# -- Compiling module ShiftDerecha
# 
# Top level modules:
# 	ShiftDerecha
# End time: 18:45:30 on Oct 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:45:30 on Oct 09,2016
# vlog -work work Prueba.vwf.vt 
# -- Compiling module ShiftDerecha_vlg_vec_tst
# 
# Top level modules:
# 	ShiftDerecha_vlg_vec_tst
# End time: 18:45:30 on Oct 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ShiftDerecha_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 18:45:30 on Oct 09,2016
# Loading work.ShiftDerecha_vlg_vec_tst
# Loading work.ShiftDerecha
# ** Note: $finish    : Prueba.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /ShiftDerecha_vlg_vec_tst
# End time: 18:45:30 on Oct 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
