
echo_locate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000204c  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080021e4  080021e4  000031e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800224c  0800224c  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800224c  0800224c  00004004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800224c  0800224c  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800224c  0800224c  0000324c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002250  08002250  00003250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002254  00004000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b18  20000004  08002258  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005b1c  08002258  00004b1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004cda  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000111d  00000000  00000000  00008d0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00002deb  00000000  00000000  00009e2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000300  00000000  00000000  0000cc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003fd  00000000  00000000  0000cf18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002573e  00000000  00000000  0000d315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000073e4  00000000  00000000  00032a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008452d  00000000  00000000  00039e37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000be364  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000898  00000000  00000000  000be3a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  000bec40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080021cc 	.word	0x080021cc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080021cc 	.word	0x080021cc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <sysclock_config>:
}

void sysclock_config(void)
{
	// 16 MHz HSI oscillator is default on reset, but select anyways
	RCC->CR |= RCC_CR_HSION;
 8000b24:	4a1b      	ldr	r2, [pc, #108]	@ (8000b94 <sysclock_config+0x70>)
 8000b26:	6813      	ldr	r3, [r2, #0]
 8000b28:	f043 0301 	orr.w	r3, r3, #1
{
 8000b2c:	b410      	push	{r4}
	RCC->CR |= RCC_CR_HSION;
 8000b2e:	6013      	str	r3, [r2, #0]
	// wait for HSI to be ready
	while (!((RCC->CR) & RCC_CR_HSIRDY));
 8000b30:	6813      	ldr	r3, [r2, #0]
 8000b32:	0799      	lsls	r1, r3, #30
 8000b34:	d5fc      	bpl.n	8000b30 <sysclock_config+0xc>

	// enable power interface clock for APB1
	RCC->APB1ENR = RCC_APB1ENR_PWREN;

	// configure VCO to scale 2 per CubeMX
	PWR->CR |= PWR_CR_VOS_1;
 8000b36:	4b18      	ldr	r3, [pc, #96]	@ (8000b98 <sysclock_config+0x74>)
	// configure FLASH
	// instruction cache, prefetch enable, and data cache enabled
	uint32_t flash;
	flash = FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN;
	flash |= 2;		// 2 wait states for flash
	FLASH->ACR = flash;
 8000b38:	4818      	ldr	r0, [pc, #96]	@ (8000b9c <sysclock_config+0x78>)
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8000b3a:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8000b3e:	6411      	str	r1, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_VOS_1;
 8000b40:	6819      	ldr	r1, [r3, #0]
 8000b42:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8000b46:	6019      	str	r1, [r3, #0]
	PWR->CR &= ~PWR_CR_VOS_0;
 8000b48:	6819      	ldr	r1, [r3, #0]
 8000b4a:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8000b4e:	6019      	str	r1, [r3, #0]
	FLASH->ACR = flash;
 8000b50:	f240 7402 	movw	r4, #1794	@ 0x702
	// configure bus prescalers
	uint32_t cfgr = 0;
	cfgr &= ~RCC_CFGR_PPRE2_2;		// APB2 prescaler of 1 (84MHz)
	cfgr |= RCC_CFGR_PPRE1_2;		// APB1 prescaler of 2 (42MHZ)
	cfgr &= ~RCC_CFGR_HPRE;			// AHB prescaler of 1 (84MHz)
	RCC->CFGR = cfgr;
 8000b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
	FLASH->ACR = flash;
 8000b58:	6004      	str	r4, [r0, #0]
	RCC->CFGR = cfgr;
 8000b5a:	6093      	str	r3, [r2, #8]

	// configure main PLL
	uint32_t pll_cfg = RCC->PLLCFGR;
 8000b5c:	6851      	ldr	r1, [r2, #4]
	pll_cfg &= ~RCC_PLLCFGR_PLLP;	// main PLL division factor of 2

	pll_cfg &= ~RCC_PLLCFGR_PLLN;
	pll_cfg |= 168UL << 6;	// pll multiplication factor for VCO (x168)

	pll_cfg &= ~RCC_PLLCFGR_PLLM;
 8000b5e:	4810      	ldr	r0, [pc, #64]	@ (8000ba0 <sysclock_config+0x7c>)
	pll_cfg |= 16UL << 0;	// pll division factor for main PLL and audio PLL (/16)
 8000b60:	4b10      	ldr	r3, [pc, #64]	@ (8000ba4 <sysclock_config+0x80>)
 8000b62:	4001      	ands	r1, r0
 8000b64:	430b      	orrs	r3, r1

	RCC->PLLCFGR = pll_cfg;
 8000b66:	6053      	str	r3, [r2, #4]

	// enable PLL and wait for ready
	RCC->CR |= RCC_CR_PLLON;
 8000b68:	6813      	ldr	r3, [r2, #0]
	while (!((RCC->CR) & RCC_CR_PLLRDY));
 8000b6a:	490a      	ldr	r1, [pc, #40]	@ (8000b94 <sysclock_config+0x70>)
	RCC->CR |= RCC_CR_PLLON;
 8000b6c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b70:	6013      	str	r3, [r2, #0]
	while (!((RCC->CR) & RCC_CR_PLLRDY));
 8000b72:	680b      	ldr	r3, [r1, #0]
 8000b74:	019a      	lsls	r2, r3, #6
 8000b76:	d5fc      	bpl.n	8000b72 <sysclock_config+0x4e>

	// select clock source
	cfgr = RCC->CFGR;
 8000b78:	688b      	ldr	r3, [r1, #8]
	cfgr |= RCC_CFGR_SW_1;		// select PLL as system clock
	cfgr &= ~RCC_CFGR_SW_0;
	RCC->CFGR = cfgr;

	// wait for PLL clock source to become active
	while (!((RCC->CFGR) & RCC_CFGR_SWS_1));
 8000b7a:	4a06      	ldr	r2, [pc, #24]	@ (8000b94 <sysclock_config+0x70>)
 8000b7c:	f023 0301 	bic.w	r3, r3, #1
	cfgr &= ~RCC_CFGR_SW_0;
 8000b80:	f043 0302 	orr.w	r3, r3, #2
	RCC->CFGR = cfgr;
 8000b84:	608b      	str	r3, [r1, #8]
	while (!((RCC->CFGR) & RCC_CFGR_SWS_1));
 8000b86:	6893      	ldr	r3, [r2, #8]
 8000b88:	071b      	lsls	r3, r3, #28
 8000b8a:	d5fc      	bpl.n	8000b86 <sysclock_config+0x62>
}
 8000b8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40007000 	.word	0x40007000
 8000b9c:	40023c00 	.word	0x40023c00
 8000ba0:	f0fc8000 	.word	0xf0fc8000
 8000ba4:	04002a10 	.word	0x04002a10

08000ba8 <adc1_dma_config>:

void adc1_dma_config(void)
{
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;				// enable ADC1 clock
 8000ba8:	4964      	ldr	r1, [pc, #400]	@ (8000d3c <adc1_dma_config+0x194>)
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;			// enable GPIOA clock

	// PA0 as analog input
	GPIOA->MODER |= GPIO_MODER_MODER0_0 | GPIO_MODER_MODER0_1;
 8000baa:	4b65      	ldr	r3, [pc, #404]	@ (8000d40 <adc1_dma_config+0x198>)
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;				// enable ADC1 clock
 8000bac:	6c48      	ldr	r0, [r1, #68]	@ 0x44
	// PA1 as analog input
	GPIOA->MODER |= GPIO_MODER_MODER1_0 | GPIO_MODER_MODER1_1;
	// PA4 as analog input
	GPIOA->MODER |= GPIO_MODER_MODER4_0 | GPIO_MODER_MODER4_1;

	ADC1->CR2 &= ~ADC_CR2_ADON;						// turn off ADC to configure
 8000bae:	4a65      	ldr	r2, [pc, #404]	@ (8000d44 <adc1_dma_config+0x19c>)
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;				// enable ADC1 clock
 8000bb0:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
{
 8000bb4:	b410      	push	{r4}
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;				// enable ADC1 clock
 8000bb6:	6448      	str	r0, [r1, #68]	@ 0x44
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;			// enable GPIOA clock
 8000bb8:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8000bba:	f040 0001 	orr.w	r0, r0, #1
 8000bbe:	6308      	str	r0, [r1, #48]	@ 0x30
	GPIOA->MODER |= GPIO_MODER_MODER0_0 | GPIO_MODER_MODER0_1;
 8000bc0:	6818      	ldr	r0, [r3, #0]
 8000bc2:	f040 0003 	orr.w	r0, r0, #3
 8000bc6:	6018      	str	r0, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER1_0 | GPIO_MODER_MODER1_1;
 8000bc8:	6818      	ldr	r0, [r3, #0]
 8000bca:	f040 000c 	orr.w	r0, r0, #12
 8000bce:	6018      	str	r0, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER4_0 | GPIO_MODER_MODER4_1;
 8000bd0:	6818      	ldr	r0, [r3, #0]
 8000bd2:	f440 7040 	orr.w	r0, r0, #768	@ 0x300
 8000bd6:	6018      	str	r0, [r3, #0]
	ADC1->CR2 &= ~ADC_CR2_ADON;						// turn off ADC to configure
 8000bd8:	6893      	ldr	r3, [r2, #8]

	// APB2 clock (84 MHz) / 4 = 21 MHz
	// MAX ADC clock freq is 36 MHz (pg 106 datasheet)
	ADC->CCR &= ~ADC_CCR_ADCPRE;
 8000bda:	485b      	ldr	r0, [pc, #364]	@ (8000d48 <adc1_dma_config+0x1a0>)
	ADC1->CR2 &= ~ADC_CR2_ADON;						// turn off ADC to configure
 8000bdc:	f023 0301 	bic.w	r3, r3, #1
 8000be0:	6093      	str	r3, [r2, #8]
	ADC->CCR &= ~ADC_CCR_ADCPRE;
 8000be2:	6844      	ldr	r4, [r0, #4]


	/* DMA2 Channel 0, Stream 0 --> ADC1 */
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;		// enable DMA2 clock

	DMA2_Stream0->CR &= ~DMA_SxCR_EN;		// disable stream
 8000be4:	4b59      	ldr	r3, [pc, #356]	@ (8000d4c <adc1_dma_config+0x1a4>)
	ADC->CCR &= ~ADC_CCR_ADCPRE;
 8000be6:	f424 3440 	bic.w	r4, r4, #196608	@ 0x30000
 8000bea:	6044      	str	r4, [r0, #4]
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 8000bec:	6844      	ldr	r4, [r0, #4]
 8000bee:	f444 3480 	orr.w	r4, r4, #65536	@ 0x10000
 8000bf2:	6044      	str	r4, [r0, #4]
	ADC1->CR2 |= ADC_CR2_EXTEN_0;
 8000bf4:	6890      	ldr	r0, [r2, #8]
 8000bf6:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8000bfa:	6090      	str	r0, [r2, #8]
	ADC1->CR2 &= ~ADC_CR2_EXTEN_1;
 8000bfc:	6890      	ldr	r0, [r2, #8]
 8000bfe:	f020 5000 	bic.w	r0, r0, #536870912	@ 0x20000000
 8000c02:	6090      	str	r0, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;
 8000c04:	6890      	ldr	r0, [r2, #8]
 8000c06:	f040 60c0 	orr.w	r0, r0, #100663296	@ 0x6000000
 8000c0a:	6090      	str	r0, [r2, #8]
	ADC1->CR2 &= ~(ADC_CR2_EXTSEL_0 | ADC_CR2_EXTSEL_3);
 8000c0c:	6890      	ldr	r0, [r2, #8]
 8000c0e:	f020 6010 	bic.w	r0, r0, #150994944	@ 0x9000000
 8000c12:	6090      	str	r0, [r2, #8]
	ADC1->CR1 |= ADC_CR1_SCAN;
 8000c14:	6850      	ldr	r0, [r2, #4]
 8000c16:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8000c1a:	6050      	str	r0, [r2, #4]
	ADC1->CR2 &= ~ADC_CR2_EOCS;
 8000c1c:	6890      	ldr	r0, [r2, #8]
 8000c1e:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
 8000c22:	6090      	str	r0, [r2, #8]
	ADC1->SMPR2 &= ~(ADC_SMPR2_SMP0 | ADC_SMPR2_SMP1 | ADC_SMPR2_SMP2);
 8000c24:	6910      	ldr	r0, [r2, #16]
 8000c26:	f36f 0008 	bfc	r0, #0, #9
 8000c2a:	6110      	str	r0, [r2, #16]
	ADC1->SQR1 &= ~ADC_SQR1_L;
 8000c2c:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8000c2e:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
 8000c32:	62d0      	str	r0, [r2, #44]	@ 0x2c
	ADC1->SQR1 |= ADC_SQR1_L_1;
 8000c34:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8000c36:	f440 1000 	orr.w	r0, r0, #2097152	@ 0x200000
 8000c3a:	62d0      	str	r0, [r2, #44]	@ 0x2c
	ADC1->SQR3 &= ~ADC_SQR3_SQ1;
 8000c3c:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8000c3e:	f020 001f 	bic.w	r0, r0, #31
 8000c42:	6350      	str	r0, [r2, #52]	@ 0x34
	ADC1->SQR3 &= ~ADC_SQR3_SQ2;
 8000c44:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8000c46:	f420 7078 	bic.w	r0, r0, #992	@ 0x3e0
 8000c4a:	6350      	str	r0, [r2, #52]	@ 0x34
	ADC1->SQR3 |= ADC_SQR3_SQ2_0;
 8000c4c:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8000c4e:	f040 0020 	orr.w	r0, r0, #32
 8000c52:	6350      	str	r0, [r2, #52]	@ 0x34
	ADC1->SQR3 &= ~ADC_SQR3_SQ3;
 8000c54:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8000c56:	f420 40f8 	bic.w	r0, r0, #31744	@ 0x7c00
 8000c5a:	6350      	str	r0, [r2, #52]	@ 0x34
	ADC1->SQR3 |= ADC_SQR3_SQ3_2;
 8000c5c:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8000c5e:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 8000c62:	6350      	str	r0, [r2, #52]	@ 0x34
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;		// enable DMA2 clock
 8000c64:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000c66:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000c6a:	630a      	str	r2, [r1, #48]	@ 0x30
	DMA2_Stream0->CR &= ~DMA_SxCR_EN;		// disable stream
 8000c6c:	691a      	ldr	r2, [r3, #16]
 8000c6e:	f022 0201 	bic.w	r2, r2, #1
 8000c72:	611a      	str	r2, [r3, #16]
	while (DMA2_Stream0->CR & DMA_SxCR_EN);	// wait for stream to disable
 8000c74:	691a      	ldr	r2, [r3, #16]
 8000c76:	07d2      	lsls	r2, r2, #31
 8000c78:	d4fc      	bmi.n	8000c74 <adc1_dma_config+0xcc>

	DMA2_Stream0->PAR = (uint32_t)&(ADC1->DR);// peripheral address
 8000c7a:	4c35      	ldr	r4, [pc, #212]	@ (8000d50 <adc1_dma_config+0x1a8>)
	DMA2_Stream0->M0AR = (uint32_t)stream0;	// destination memory address (CT = 0)
	DMA2_Stream0->M1AR = (uint32_t)stream1;	// destination memory address (CT = 1)
 8000c7c:	4935      	ldr	r1, [pc, #212]	@ (8000d54 <adc1_dma_config+0x1ac>)
	DMA2_Stream0->M0AR = (uint32_t)stream0;	// destination memory address (CT = 0)
 8000c7e:	4836      	ldr	r0, [pc, #216]	@ (8000d58 <adc1_dma_config+0x1b0>)
	DMA2_Stream0->PAR = (uint32_t)&(ADC1->DR);// peripheral address
 8000c80:	619c      	str	r4, [r3, #24]
	DMA2_Stream0->NDTR = BLOCK_SIZE;		// number of units to be transmitted
 8000c82:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
	DMA2_Stream0->M0AR = (uint32_t)stream0;	// destination memory address (CT = 0)
 8000c86:	61d8      	str	r0, [r3, #28]
	DMA2_Stream0->M1AR = (uint32_t)stream1;	// destination memory address (CT = 1)
 8000c88:	6219      	str	r1, [r3, #32]
	DMA2_Stream0->NDTR = BLOCK_SIZE;		// number of units to be transmitted
 8000c8a:	615a      	str	r2, [r3, #20]

	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;	// channel 0 selected
 8000c8c:	6919      	ldr	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_CT;


	DMA2_Stream0->CR |= DMA_SxCR_EN;		// enable DMA stream

	ADC1->CR2 |= ADC_CR2_DMA;				// enable DMA
 8000c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8000d44 <adc1_dma_config+0x19c>)
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;	// channel 0 selected
 8000c90:	f021 6160 	bic.w	r1, r1, #234881024	@ 0xe000000
 8000c94:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_PFCTRL;	// DMA is the flow controller
 8000c96:	6919      	ldr	r1, [r3, #16]
 8000c98:	f021 0120 	bic.w	r1, r1, #32
 8000c9c:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR |= DMA_SxCR_PL_0;
 8000c9e:	6919      	ldr	r1, [r3, #16]
 8000ca0:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8000ca4:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_PL_1;
 8000ca6:	6919      	ldr	r1, [r3, #16]
 8000ca8:	f421 3100 	bic.w	r1, r1, #131072	@ 0x20000
 8000cac:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->FCR |= DMA_SxFCR_DMDIS;
 8000cae:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000cb0:	f041 0104 	orr.w	r1, r1, #4
 8000cb4:	6259      	str	r1, [r3, #36]	@ 0x24
	DMA2_Stream0->FCR |= DMA_SxFCR_FTH_0;
 8000cb6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000cb8:	f041 0101 	orr.w	r1, r1, #1
 8000cbc:	6259      	str	r1, [r3, #36]	@ 0x24
	DMA2_Stream0->FCR &= ~DMA_SxFCR_FTH_1;
 8000cbe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000cc0:	f021 0102 	bic.w	r1, r1, #2
 8000cc4:	6259      	str	r1, [r3, #36]	@ 0x24
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;
 8000cc6:	6919      	ldr	r1, [r3, #16]
 8000cc8:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
 8000ccc:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE_1;
 8000cce:	6919      	ldr	r1, [r3, #16]
 8000cd0:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8000cd4:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;
 8000cd6:	6919      	ldr	r1, [r3, #16]
 8000cd8:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8000cdc:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE_1;
 8000cde:	6919      	ldr	r1, [r3, #16]
 8000ce0:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8000ce4:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR |= DMA_SxCR_MINC;
 8000ce6:	6919      	ldr	r1, [r3, #16]
 8000ce8:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8000cec:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC;
 8000cee:	6919      	ldr	r1, [r3, #16]
 8000cf0:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8000cf4:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;
 8000cf6:	6919      	ldr	r1, [r3, #16]
 8000cf8:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8000cfc:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;
 8000cfe:	6919      	ldr	r1, [r3, #16]
	ADC1->CR2 |= ADC_CR2_DDS;				// DMA requests issued as long as DMA=1
	ADC1->CR2 |= ADC_CR2_ADON;				// turn on ADC
}
 8000d00:	f85d 4b04 	ldr.w	r4, [sp], #4
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;
 8000d04:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8000d08:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR |= DMA_SxCR_DBM;
 8000d0a:	6919      	ldr	r1, [r3, #16]
 8000d0c:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 8000d10:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR &= ~DMA_SxCR_CT;
 8000d12:	6919      	ldr	r1, [r3, #16]
 8000d14:	f421 2100 	bic.w	r1, r1, #524288	@ 0x80000
 8000d18:	6119      	str	r1, [r3, #16]
	DMA2_Stream0->CR |= DMA_SxCR_EN;		// enable DMA stream
 8000d1a:	6919      	ldr	r1, [r3, #16]
 8000d1c:	f041 0101 	orr.w	r1, r1, #1
 8000d20:	6119      	str	r1, [r3, #16]
	ADC1->CR2 |= ADC_CR2_DMA;				// enable DMA
 8000d22:	6893      	ldr	r3, [r2, #8]
 8000d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d28:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS;				// DMA requests issued as long as DMA=1
 8000d2a:	6893      	ldr	r3, [r2, #8]
 8000d2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d30:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_ADON;				// turn on ADC
 8000d32:	6893      	ldr	r3, [r2, #8]
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	6093      	str	r3, [r2, #8]
}
 8000d3a:	4770      	bx	lr
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40020000 	.word	0x40020000
 8000d44:	40012000 	.word	0x40012000
 8000d48:	40012300 	.word	0x40012300
 8000d4c:	40026400 	.word	0x40026400
 8000d50:	4001204c 	.word	0x4001204c
 8000d54:	20004470 	.word	0x20004470
 8000d58:	20004fb0 	.word	0x20004fb0

08000d5c <tim2_trig_config>:

void tim2_trig_config(void)
{
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// enable TIM2 clock
 8000d5c:	4910      	ldr	r1, [pc, #64]	@ (8000da0 <tim2_trig_config+0x44>)
 8000d5e:	6c0a      	ldr	r2, [r1, #64]	@ 0x40

	TIM2->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8000d60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// enable TIM2 clock
 8000d64:	f042 0201 	orr.w	r2, r2, #1
 8000d68:	640a      	str	r2, [r1, #64]	@ 0x40
	TIM2->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8000d6a:	681a      	ldr	r2, [r3, #0]
	TIM2->PSC = 0;						// /1 prescaler
 8000d6c:	2000      	movs	r0, #0
	TIM2->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8000d6e:	f022 0210 	bic.w	r2, r2, #16
	TIM2->ARR = 2099;					// 40kHz frequency
 8000d72:	f640 0133 	movw	r1, #2099	@ 0x833
	TIM2->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8000d76:	601a      	str	r2, [r3, #0]
	TIM2->PSC = 0;						// /1 prescaler
 8000d78:	6298      	str	r0, [r3, #40]	@ 0x28
	TIM2->ARR = 2099;					// 40kHz frequency
 8000d7a:	62d9      	str	r1, [r3, #44]	@ 0x2c

	TIM2->CR2 |= TIM_CR2_MMS_1;
 8000d7c:	685a      	ldr	r2, [r3, #4]
 8000d7e:	f042 0220 	orr.w	r2, r2, #32
 8000d82:	605a      	str	r2, [r3, #4]
	TIM2->CR2 &= ~(TIM_CR2_MMS_0 | TIM_CR2_MMS_2);		// update event as TRGO
 8000d84:	685a      	ldr	r2, [r3, #4]
 8000d86:	f022 0250 	bic.w	r2, r2, #80	@ 0x50
 8000d8a:	605a      	str	r2, [r3, #4]

	TIM2->EGR |= TIM_EGR_UG;			// generate update event
 8000d8c:	695a      	ldr	r2, [r3, #20]
 8000d8e:	f042 0201 	orr.w	r2, r2, #1
 8000d92:	615a      	str	r2, [r3, #20]

	TIM2->CR1 |= TIM_CR1_CEN;			// enable counter
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	f042 0201 	orr.w	r2, r2, #1
 8000d9a:	601a      	str	r2, [r3, #0]
}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	40023800 	.word	0x40023800

08000da4 <stream_splice>:

	TIM5->CR1 |= TIM_CR1_CEN;			// enable counter
}

void stream_splice(void)
{
 8000da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	{
		uint32_t ind = i / 3;

		// DMA is targeting M1AR ---> read from M0AR memory
		// TO DO: check ranges of mic0
		if (dma_tgt)
 8000da8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e58 <stream_splice+0xb4>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	bb43      	cbnz	r3, 8000e00 <stream_splice+0x5c>
 8000dae:	4f2b      	ldr	r7, [pc, #172]	@ (8000e5c <stream_splice+0xb8>)
 8000db0:	4e2b      	ldr	r6, [pc, #172]	@ (8000e60 <stream_splice+0xbc>)
 8000db2:	4d2c      	ldr	r5, [pc, #176]	@ (8000e64 <stream_splice+0xc0>)
 8000db4:	4c2c      	ldr	r4, [pc, #176]	@ (8000e68 <stream_splice+0xc4>)
		uint32_t ind = i / 3;
 8000db6:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 8000e6c <stream_splice+0xc8>
 8000dba:	f107 0802 	add.w	r8, r7, #2
 8000dbe:	f107 0c04 	add.w	ip, r7, #4
			mic1_samp[ind] = ((int16_t)stream0[i+1] - 2048) << 4;
			mic2_samp[ind] = ((int16_t)stream0[i+2] - 2048) << 4;
		}
		else
		{
			mic0_samp[ind] = ((int16_t)stream1[i] - 2048) << 4;
 8000dc2:	f837 9013 	ldrh.w	r9, [r7, r3, lsl #1]
			mic1_samp[ind] = ((int16_t)stream1[i+1] - 2048) << 4;
 8000dc6:	f838 0013 	ldrh.w	r0, [r8, r3, lsl #1]
			mic2_samp[ind] = ((int16_t)stream1[i+2] - 2048) << 4;
 8000dca:	f83c 1013 	ldrh.w	r1, [ip, r3, lsl #1]
		uint32_t ind = i / 3;
 8000dce:	fbae a203 	umull	sl, r2, lr, r3
 8000dd2:	0852      	lsrs	r2, r2, #1
			mic0_samp[ind] = ((int16_t)stream1[i] - 2048) << 4;
 8000dd4:	f5a9 6900 	sub.w	r9, r9, #2048	@ 0x800
			mic1_samp[ind] = ((int16_t)stream1[i+1] - 2048) << 4;
 8000dd8:	f5a0 6000 	sub.w	r0, r0, #2048	@ 0x800
			mic2_samp[ind] = ((int16_t)stream1[i+2] - 2048) << 4;
 8000ddc:	f5a1 6100 	sub.w	r1, r1, #2048	@ 0x800
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000de0:	3303      	adds	r3, #3
			mic0_samp[ind] = ((int16_t)stream1[i] - 2048) << 4;
 8000de2:	ea4f 1909 	mov.w	r9, r9, lsl #4
			mic1_samp[ind] = ((int16_t)stream1[i+1] - 2048) << 4;
 8000de6:	0100      	lsls	r0, r0, #4
			mic2_samp[ind] = ((int16_t)stream1[i+2] - 2048) << 4;
 8000de8:	0109      	lsls	r1, r1, #4
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000dea:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
			mic0_samp[ind] = ((int16_t)stream1[i] - 2048) << 4;
 8000dee:	f826 9012 	strh.w	r9, [r6, r2, lsl #1]
			mic1_samp[ind] = ((int16_t)stream1[i+1] - 2048) << 4;
 8000df2:	f825 0012 	strh.w	r0, [r5, r2, lsl #1]
			mic2_samp[ind] = ((int16_t)stream0[i+2] - 2048) << 4;
 8000df6:	f824 1012 	strh.w	r1, [r4, r2, lsl #1]
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000dfa:	d1e2      	bne.n	8000dc2 <stream_splice+0x1e>
		}
	}
}
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 8000e70 <stream_splice+0xcc>
 8000e04:	4e16      	ldr	r6, [pc, #88]	@ (8000e60 <stream_splice+0xbc>)
 8000e06:	4d17      	ldr	r5, [pc, #92]	@ (8000e64 <stream_splice+0xc0>)
 8000e08:	4c17      	ldr	r4, [pc, #92]	@ (8000e68 <stream_splice+0xc4>)
		uint32_t ind = i / 3;
 8000e0a:	f8df 8060 	ldr.w	r8, [pc, #96]	@ 8000e6c <stream_splice+0xc8>
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000e0e:	2300      	movs	r3, #0
 8000e10:	f10c 0702 	add.w	r7, ip, #2
 8000e14:	f10c 0e04 	add.w	lr, ip, #4
			mic0_samp[ind] = ((int16_t)stream0[i] - 2048) << 4;
 8000e18:	f83c 9013 	ldrh.w	r9, [ip, r3, lsl #1]
			mic1_samp[ind] = ((int16_t)stream0[i+1] - 2048) << 4;
 8000e1c:	f837 0013 	ldrh.w	r0, [r7, r3, lsl #1]
			mic2_samp[ind] = ((int16_t)stream0[i+2] - 2048) << 4;
 8000e20:	f83e 1013 	ldrh.w	r1, [lr, r3, lsl #1]
		uint32_t ind = i / 3;
 8000e24:	fba8 a203 	umull	sl, r2, r8, r3
 8000e28:	0852      	lsrs	r2, r2, #1
			mic0_samp[ind] = ((int16_t)stream0[i] - 2048) << 4;
 8000e2a:	f5a9 6900 	sub.w	r9, r9, #2048	@ 0x800
			mic1_samp[ind] = ((int16_t)stream0[i+1] - 2048) << 4;
 8000e2e:	f5a0 6000 	sub.w	r0, r0, #2048	@ 0x800
			mic2_samp[ind] = ((int16_t)stream0[i+2] - 2048) << 4;
 8000e32:	f5a1 6100 	sub.w	r1, r1, #2048	@ 0x800
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000e36:	3303      	adds	r3, #3
			mic0_samp[ind] = ((int16_t)stream0[i] - 2048) << 4;
 8000e38:	ea4f 1909 	mov.w	r9, r9, lsl #4
			mic1_samp[ind] = ((int16_t)stream0[i+1] - 2048) << 4;
 8000e3c:	0100      	lsls	r0, r0, #4
			mic2_samp[ind] = ((int16_t)stream0[i+2] - 2048) << 4;
 8000e3e:	0109      	lsls	r1, r1, #4
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000e40:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
			mic0_samp[ind] = ((int16_t)stream0[i] - 2048) << 4;
 8000e44:	f826 9012 	strh.w	r9, [r6, r2, lsl #1]
			mic1_samp[ind] = ((int16_t)stream0[i+1] - 2048) << 4;
 8000e48:	f825 0012 	strh.w	r0, [r5, r2, lsl #1]
			mic2_samp[ind] = ((int16_t)stream0[i+2] - 2048) << 4;
 8000e4c:	f824 1012 	strh.w	r1, [r4, r2, lsl #1]
	for (uint32_t i = 0; i < BLOCK_SIZE; i += 3)
 8000e50:	d1e2      	bne.n	8000e18 <stream_splice+0x74>
}
 8000e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e56:	bf00      	nop
 8000e58:	2000392e 	.word	0x2000392e
 8000e5c:	20004470 	.word	0x20004470
 8000e60:	200040b0 	.word	0x200040b0
 8000e64:	20003cf0 	.word	0x20003cf0
 8000e68:	20003930 	.word	0x20003930
 8000e6c:	aaaaaaab 	.word	0xaaaaaaab
 8000e70:	20004fb0 	.word	0x20004fb0
 8000e74:	00000000 	.word	0x00000000

08000e78 <compute_event_pos>:

uint8_t compute_event_pos(float * x, float * y, float mic0_x, float mic0_y,
					   float mic1_x, float mic1_y, float mic2_x, float mic2_y,
					   float mic1_delay, float mic2_delay)
{
 8000e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	const float max_step = 0.05;			// maximum dx/dy change per iteration in meters

	// distances from mic1 and mic2 to mic0
	const float d10 = SPEED_OF_SOUND * mic1_delay;
 8000e7c:	eddf 7a90 	vldr	s15, [pc, #576]	@ 80010c0 <compute_event_pos+0x248>
{
 8000e80:	ed2d 8b10 	vpush	{d8-d15}
	const float d10 = SPEED_OF_SOUND * mic1_delay;
 8000e84:	ee23 7a27 	vmul.f32	s14, s6, s15
	const float d20 = SPEED_OF_SOUND * mic2_delay;
 8000e88:	ee63 7aa7 	vmul.f32	s15, s7, s15
{
 8000e8c:	b084      	sub	sp, #16

		// solve system
		// ([J]^T)[J]delta = -([J]^T)[f]
		// delta = inv(([J]^T)[J]) * (-([J]^T)[f])
		float det = prod11 * prod22 - prod12 * prod21;
		if (fabsf(det) < 1e-6) return 1;
 8000e8e:	a788      	add	r7, pc, #544	@ (adr r7, 80010b0 <compute_event_pos+0x238>)
 8000e90:	e9d7 6700 	ldrd	r6, r7, [r7]
		*y += dy;

		old_res1 = res1;
		old_res2 = res2;

		if (sqrtf(dx * dx + dy * dy) < 1e-5) return 1;
 8000e94:	f20f 2920 	addw	r9, pc, #544	@ 0x220
 8000e98:	e9d9 8900 	ldrd	r8, r9, [r9]
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 8000e9c:	ed91 8a00 	vldr	s16, [r1]
	float lambda = 1e-3f;
 8000ea0:	eddf 8a88 	vldr	s17, [pc, #544]	@ 80010c4 <compute_event_pos+0x24c>
		else if (dx < -max_step)	dx = -max_step;
 8000ea4:	eddf da88 	vldr	s27, [pc, #544]	@ 80010c8 <compute_event_pos+0x250>
 8000ea8:	eddf fa88 	vldr	s31, [pc, #544]	@ 80010cc <compute_event_pos+0x254>
{
 8000eac:	ed8d 2a00 	vstr	s4, [sp]
 8000eb0:	460d      	mov	r5, r1
 8000eb2:	eef0 9a40 	vmov.f32	s19, s0
 8000eb6:	eeb0 9a60 	vmov.f32	s18, s1
 8000eba:	eef0 ba41 	vmov.f32	s23, s2
 8000ebe:	eeb0 ba61 	vmov.f32	s22, s3
 8000ec2:	edcd 2a01 	vstr	s5, [sp, #4]
	const float d10 = SPEED_OF_SOUND * mic1_delay;
 8000ec6:	ed8d 7a02 	vstr	s14, [sp, #8]
	const float d20 = SPEED_OF_SOUND * mic2_delay;
 8000eca:	edcd 7a03 	vstr	s15, [sp, #12]
{
 8000ece:	4682      	mov	sl, r0
	for (uint8_t i = 0; i < 50; i++)
 8000ed0:	2400      	movs	r4, #0
 8000ed2:	e098      	b.n	8001006 <compute_event_pos+0x18e>
			if (res1 > old_res1 || res2 > old_res2)		lambda *= 10.0f;
 8000ed4:	eeb4 dac5 	vcmpe.f32	s26, s10
 8000ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000edc:	f300 80db 	bgt.w	8001096 <compute_event_pos+0x21e>
			else										lambda *= 0.1f;
 8000ee0:	eddf 7a7b 	vldr	s15, [pc, #492]	@ 80010d0 <compute_event_pos+0x258>
 8000ee4:	ee68 8aa7 	vmul.f32	s17, s17, s15
		float j12 = (*y - mic1_y) / r1 - (*y - mic0_y) / r0;
 8000ee8:	ee79 7a48 	vsub.f32	s15, s18, s16
		float j11 = (*x - mic1_x) / r1 - (*x - mic0_x) / r0;
 8000eec:	ee39 7acf 	vsub.f32	s14, s19, s30
		float j12 = (*y - mic1_y) / r1 - (*y - mic0_y) / r0;
 8000ef0:	ee87 1aa4 	vdiv.f32	s2, s15, s9
		float j11 = (*x - mic1_x) / r1 - (*x - mic0_x) / r0;
 8000ef4:	eec7 0a24 	vdiv.f32	s1, s14, s9
		float j22 = (*y - mic2_y) / r2 - (*y - mic0_y) / r0;
 8000ef8:	eec3 7a21 	vdiv.f32	s15, s6, s3
		float j21 = (*x - mic2_x) / r2 - (*x - mic0_x) / r0;
 8000efc:	ee82 7aa1 	vdiv.f32	s14, s5, s3
		float j11 = (*x - mic1_x) / r1 - (*x - mic0_x) / r0;
 8000f00:	ee83 5a82 	vdiv.f32	s10, s7, s4
		float j12 = (*y - mic1_y) / r1 - (*y - mic0_y) / r0;
 8000f04:	eec4 5a02 	vdiv.f32	s11, s8, s4
		float j22 = (*y - mic2_y) / r2 - (*y - mic0_y) / r0;
 8000f08:	ee77 7a81 	vadd.f32	s15, s15, s2
		float j21 = (*x - mic2_x) / r2 - (*x - mic0_x) / r0;
 8000f0c:	ee37 7a20 	vadd.f32	s14, s14, s1
		float j11 = (*x - mic1_x) / r1 - (*x - mic0_x) / r0;
 8000f10:	ee35 5a20 	vadd.f32	s10, s10, s1
		float j12 = (*y - mic1_y) / r1 - (*y - mic0_y) / r0;
 8000f14:	ee75 5a81 	vadd.f32	s11, s11, s2
		float prod12 = j11 * j12 + j21 * j22;
 8000f18:	ee67 3a27 	vmul.f32	s7, s14, s15
		float prod11 = j11 * j11 + j21 * j21 + lambda;
 8000f1c:	ee27 4a07 	vmul.f32	s8, s14, s14
		float prod22 = j12 * j12 + j22 * j22 + lambda;
 8000f20:	ee67 4aa7 	vmul.f32	s9, s15, s15
		float prod12 = j11 * j12 + j21 * j22;
 8000f24:	eee5 3a25 	vfma.f32	s7, s10, s11
 8000f28:	eea5 4a05 	vfma.f32	s8, s10, s10
 8000f2c:	eee5 4aa5 	vfma.f32	s9, s11, s11
		float prod11 = j11 * j11 + j21 * j21 + lambda;
 8000f30:	ee78 aa84 	vadd.f32	s21, s17, s8
		float det = prod11 * prod22 - prod12 * prod21;
 8000f34:	ee23 3ae3 	vnmul.f32	s6, s7, s7
		float prod22 = j12 * j12 + j22 * j22 + lambda;
 8000f38:	ee38 aaa4 	vadd.f32	s20, s17, s9
		float g1 = j11 * res1 + j21 * res2;
 8000f3c:	ee2d ea07 	vmul.f32	s28, s26, s14
		float det = prod11 * prod22 - prod12 * prod21;
 8000f40:	eeaa 3a8a 	vfma.f32	s6, s21, s20
		float g2 = j12 * res1 + j22 * res2;
 8000f44:	ee2d 8a27 	vmul.f32	s16, s26, s15
		if (fabsf(det) < 1e-6) return 1;
 8000f48:	eef0 7ac3 	vabs.f32	s15, s6
 8000f4c:	ee17 0a90 	vmov	r0, s15
		float g1 = j11 * res1 + j21 * res2;
 8000f50:	eeae ea85 	vfma.f32	s28, s29, s10
		float g2 = j12 * res1 + j22 * res2;
 8000f54:	eeae 8aa5 	vfma.f32	s16, s29, s11
		float prod12 = j11 * j12 + j21 * j22;
 8000f58:	eef0 ca63 	vmov.f32	s25, s7
		float det = prod11 * prod22 - prod12 * prod21;
 8000f5c:	eeb0 ca43 	vmov.f32	s24, s6
		if (fabsf(det) < 1e-6) return 1;
 8000f60:	f7ff fa9e 	bl	80004a0 <__aeabi_f2d>
 8000f64:	4632      	mov	r2, r6
 8000f66:	463b      	mov	r3, r7
 8000f68:	f7ff fd64 	bl	8000a34 <__aeabi_dcmplt>
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	f040 8097 	bne.w	80010a0 <compute_event_pos+0x228>
		float dx = (-prod22 * g1 + prod12 * g2) / det;
 8000f72:	ee6c 7a88 	vmul.f32	s15, s25, s16
		float dy = (prod21 * g1 - prod11 * g2) / det;
 8000f76:	ee28 8a6a 	vnmul.f32	s16, s16, s21
 8000f7a:	eeea 7a4e 	vfms.f32	s15, s20, s28
 8000f7e:	eeac 8a8e 	vfma.f32	s16, s25, s28
		float dx = (-prod22 * g1 + prod12 * g2) / det;
 8000f82:	ee87 7a8c 	vdiv.f32	s14, s15, s24
		float dy = (prod21 * g1 - prod11 * g2) / det;
 8000f86:	eec8 7a0c 	vdiv.f32	s15, s16, s24
		else if (dx < -max_step)	dx = -max_step;
 8000f8a:	eeb4 7aed 	vcmpe.f32	s14, s27
 8000f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f92:	bfb8      	it	lt
 8000f94:	eeb0 7a6d 	vmovlt.f32	s14, s27
 8000f98:	eeb4 7aef 	vcmpe.f32	s14, s31
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		else if (dy < -max_step)	dy = -max_step;
 8000fa0:	eef4 7aed 	vcmpe.f32	s15, s27
 8000fa4:	bf88      	it	hi
 8000fa6:	eeb0 7a6f 	vmovhi.f32	s14, s31
 8000faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fae:	bfb8      	it	lt
 8000fb0:	eef0 7a6d 	vmovlt.f32	s15, s27
 8000fb4:	eef4 7aef 	vcmpe.f32	s15, s31
 8000fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbc:	bf88      	it	hi
 8000fbe:	eef0 7a6f 	vmovhi.f32	s15, s31
		if (sqrtf(dx * dx + dy * dy) < 1e-5) return 1;
 8000fc2:	ee67 5aa7 	vmul.f32	s11, s15, s15
		*x += dx;
 8000fc6:	ee3f fa07 	vadd.f32	s30, s30, s14
		if (sqrtf(dx * dx + dy * dy) < 1e-5) return 1;
 8000fca:	eee7 5a07 	vfma.f32	s11, s14, s14
		*x += dx;
 8000fce:	ed8a fa00 	vstr	s30, [sl]
		*y += dy;
 8000fd2:	ed95 5a00 	vldr	s10, [r5]
 8000fd6:	ee37 8a85 	vadd.f32	s16, s15, s10
		if (sqrtf(dx * dx + dy * dy) < 1e-5) return 1;
 8000fda:	eef1 7ae5 	vsqrt.f32	s15, s11
		*y += dy;
 8000fde:	ed85 8a00 	vstr	s16, [r5]
		if (sqrtf(dx * dx + dy * dy) < 1e-5) return 1;
 8000fe2:	ee17 0a90 	vmov	r0, s15
 8000fe6:	f7ff fa5b 	bl	80004a0 <__aeabi_f2d>
 8000fea:	4642      	mov	r2, r8
 8000fec:	464b      	mov	r3, r9
 8000fee:	f7ff fd21 	bl	8000a34 <__aeabi_dcmplt>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	d154      	bne.n	80010a0 <compute_event_pos+0x228>
	for (uint8_t i = 0; i < 50; i++)
 8000ff6:	3401      	adds	r4, #1
 8000ff8:	b2e4      	uxtb	r4, r4
 8000ffa:	2c32      	cmp	r4, #50	@ 0x32
 8000ffc:	d051      	beq.n	80010a2 <compute_event_pos+0x22a>
 8000ffe:	eeb0 5a4d 	vmov.f32	s10, s26
 8001002:	eef0 5a6e 	vmov.f32	s11, s29
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 8001006:	ed9a fa00 	vldr	s30, [sl]
		float r2 = sqrtf(powf(*x - mic2_x, 2) + powf(*y - mic2_y, 2));
 800100a:	ed9d 7a01 	vldr	s14, [sp, #4]
 800100e:	eddd 6a00 	vldr	s13, [sp]
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 8001012:	ee78 7a49 	vsub.f32	s15, s16, s18
		float r2 = sqrtf(powf(*x - mic2_x, 2) + powf(*y - mic2_y, 2));
 8001016:	ee38 3a47 	vsub.f32	s6, s16, s14
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 800101a:	ee7f 4a69 	vsub.f32	s9, s30, s19
		float r1 = sqrtf(powf(*x - mic1_x, 2) + powf(*y - mic1_y, 2));
 800101e:	ee38 4a4b 	vsub.f32	s8, s16, s22
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 8001022:	ee67 7aa7 	vmul.f32	s15, s15, s15
		float r1 = sqrtf(powf(*x - mic1_x, 2) + powf(*y - mic1_y, 2));
 8001026:	ee7f 3a6b 	vsub.f32	s7, s30, s23
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 800102a:	eee4 7aa4 	vfma.f32	s15, s9, s9
		float r1 = sqrtf(powf(*x - mic1_x, 2) + powf(*y - mic1_y, 2));
 800102e:	ee24 7a04 	vmul.f32	s14, s8, s8
		float r2 = sqrtf(powf(*x - mic2_x, 2) + powf(*y - mic2_y, 2));
 8001032:	ee7f 2a66 	vsub.f32	s5, s30, s13
 8001036:	ee23 6a03 	vmul.f32	s12, s6, s6
		float r1 = sqrtf(powf(*x - mic1_x, 2) + powf(*y - mic1_y, 2));
 800103a:	eea3 7aa3 	vfma.f32	s14, s7, s7
		float r2 = sqrtf(powf(*x - mic2_x, 2) + powf(*y - mic2_y, 2));
 800103e:	eea2 6aa2 	vfma.f32	s12, s5, s5
		if (r0 == 0 || r1 == 0 || r2 == 0) return 1;
 8001042:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		float r0 = sqrtf(powf(*x - mic0_x, 2) + powf(*y - mic0_y, 2));
 800104a:	eef1 4ae7 	vsqrt.f32	s9, s15
		float r1 = sqrtf(powf(*x - mic1_x, 2) + powf(*y - mic1_y, 2));
 800104e:	eeb1 2ac7 	vsqrt.f32	s4, s14
		float r2 = sqrtf(powf(*x - mic2_x, 2) + powf(*y - mic2_y, 2));
 8001052:	eef1 1ac6 	vsqrt.f32	s3, s12
		if (r0 == 0 || r1 == 0 || r2 == 0) return 1;
 8001056:	d023      	beq.n	80010a0 <compute_event_pos+0x228>
 8001058:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800105c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001060:	d01e      	beq.n	80010a0 <compute_event_pos+0x228>
 8001062:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8001066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106a:	d019      	beq.n	80010a0 <compute_event_pos+0x228>
		float res1 = r1 - r0 - d10;
 800106c:	eddd 7a02 	vldr	s15, [sp, #8]
 8001070:	ee72 ea67 	vsub.f32	s29, s4, s15
		float res2 = r2 - r0 - d20;
 8001074:	eddd 7a03 	vldr	s15, [sp, #12]
 8001078:	ee31 6ae7 	vsub.f32	s12, s3, s15
		float res1 = r1 - r0 - d10;
 800107c:	ee7e eae4 	vsub.f32	s29, s29, s9
		float res2 = r2 - r0 - d20;
 8001080:	ee36 da64 	vsub.f32	s26, s12, s9
		if (i != 0)
 8001084:	2c00      	cmp	r4, #0
 8001086:	f43f af2f 	beq.w	8000ee8 <compute_event_pos+0x70>
			if (res1 > old_res1 || res2 > old_res2)		lambda *= 10.0f;
 800108a:	eef4 eae5 	vcmpe.f32	s29, s11
 800108e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001092:	f77f af1f 	ble.w	8000ed4 <compute_event_pos+0x5c>
 8001096:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 800109a:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800109e:	e723      	b.n	8000ee8 <compute_event_pos+0x70>
		if (r0 == 0 || r1 == 0 || r2 == 0) return 1;
 80010a0:	2001      	movs	r0, #1
	}

	return 0;
}
 80010a2:	b004      	add	sp, #16
 80010a4:	ecbd 8b10 	vpop	{d8-d15}
 80010a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ac:	f3af 8000 	nop.w
 80010b0:	a0b5ed8d 	.word	0xa0b5ed8d
 80010b4:	3eb0c6f7 	.word	0x3eb0c6f7
 80010b8:	88e368f1 	.word	0x88e368f1
 80010bc:	3ee4f8b5 	.word	0x3ee4f8b5
 80010c0:	43ab8000 	.word	0x43ab8000
 80010c4:	3a83126f 	.word	0x3a83126f
 80010c8:	bd4ccccd 	.word	0xbd4ccccd
 80010cc:	3d4ccccd 	.word	0x3d4ccccd
 80010d0:	3dcccccd 	.word	0x3dcccccd
 80010d4:	00000000 	.word	0x00000000

080010d8 <main>:
{
 80010d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010dc:	ed2d 8b06 	vpush	{d8-d10}
 80010e0:	b097      	sub	sp, #92	@ 0x5c
	arm_fir_init_q15(&hfir0, NUM_FILTER_TAPS, ftaps_q15, mic0_state, SAMPLE_SIZE);
 80010e2:	f44f 74f0 	mov.w	r4, #480	@ 0x1e0
	sysclock_config();
 80010e6:	f7ff fd1d 	bl	8000b24 <sysclock_config>
	arm_fir_init_q15(&hfir0, NUM_FILTER_TAPS, ftaps_q15, mic0_state, SAMPLE_SIZE);
 80010ea:	4bab      	ldr	r3, [pc, #684]	@ (8001398 <main+0x2c0>)
 80010ec:	4aab      	ldr	r2, [pc, #684]	@ (800139c <main+0x2c4>)
 80010ee:	9400      	str	r4, [sp, #0]
 80010f0:	2130      	movs	r1, #48	@ 0x30
 80010f2:	48ab      	ldr	r0, [pc, #684]	@ (80013a0 <main+0x2c8>)
	float last_pos_update = 0;								// last time position was updated
 80010f4:	eddf 8aab 	vldr	s17, [pc, #684]	@ 80013a4 <main+0x2cc>
 80010f8:	f8df 830c 	ldr.w	r8, [pc, #780]	@ 8001408 <main+0x330>
			float mic1_delay = -((int32_t) corr_peak_01_ind - (CORR_IN_SIZE - 1)) * SAMPLE_PERIOD;
 80010fc:	eddf 9aaa 	vldr	s19, [pc, #680]	@ 80013a8 <main+0x2d0>
 8001100:	f8df a308 	ldr.w	sl, [pc, #776]	@ 800140c <main+0x334>
 8001104:	f8df 9308 	ldr.w	r9, [pc, #776]	@ 8001410 <main+0x338>
	arm_fir_init_q15(&hfir0, NUM_FILTER_TAPS, ftaps_q15, mic0_state, SAMPLE_SIZE);
 8001108:	f000 fdc8 	bl	8001c9c <arm_fir_init_q15>
	arm_fir_init_q15(&hfir1, NUM_FILTER_TAPS, ftaps_q15, mic1_state, SAMPLE_SIZE);
 800110c:	4ba7      	ldr	r3, [pc, #668]	@ (80013ac <main+0x2d4>)
 800110e:	4aa3      	ldr	r2, [pc, #652]	@ (800139c <main+0x2c4>)
 8001110:	9400      	str	r4, [sp, #0]
 8001112:	2130      	movs	r1, #48	@ 0x30
 8001114:	48a6      	ldr	r0, [pc, #664]	@ (80013b0 <main+0x2d8>)
 8001116:	f000 fdc1 	bl	8001c9c <arm_fir_init_q15>
	arm_fir_init_q15(&hfir2, NUM_FILTER_TAPS, ftaps_q15, mic2_state, SAMPLE_SIZE);
 800111a:	4ba6      	ldr	r3, [pc, #664]	@ (80013b4 <main+0x2dc>)
 800111c:	4a9f      	ldr	r2, [pc, #636]	@ (800139c <main+0x2c4>)
 800111e:	9400      	str	r4, [sp, #0]
 8001120:	2130      	movs	r1, #48	@ 0x30
 8001122:	48a5      	ldr	r0, [pc, #660]	@ (80013b8 <main+0x2e0>)
 8001124:	4ca5      	ldr	r4, [pc, #660]	@ (80013bc <main+0x2e4>)
 8001126:	f000 fdb9 	bl	8001c9c <arm_fir_init_q15>
	uart2_set_fcpu(84000000);
 800112a:	48a5      	ldr	r0, [pc, #660]	@ (80013c0 <main+0x2e8>)
 800112c:	f000 feb2 	bl	8001e94 <uart2_set_fcpu>
	uart2_dma1_config(115200, USART_DATA_8, USART_STOP_1);
 8001130:	2200      	movs	r2, #0
 8001132:	4611      	mov	r1, r2
 8001134:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8001138:	f000 febc 	bl	8001eb4 <uart2_dma1_config>
	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;				// enable TIM2 clock
 800113c:	49a1      	ldr	r1, [pc, #644]	@ (80013c4 <main+0x2ec>)
	TIM5->CR1 &= ~TIM_CR1_DIR;			// upcounting
 800113e:	4ba2      	ldr	r3, [pc, #648]	@ (80013c8 <main+0x2f0>)
	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;				// enable TIM2 clock
 8001140:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8001142:	f042 0208 	orr.w	r2, r2, #8
 8001146:	640a      	str	r2, [r1, #64]	@ 0x40
	TIM5->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8001148:	681a      	ldr	r2, [r3, #0]
	TIM5->PSC = 839;					// 100kHz frequency
 800114a:	f240 3047 	movw	r0, #839	@ 0x347
	TIM5->ARR = 0xffffffff;
 800114e:	f04f 31ff 	mov.w	r1, #4294967295
	TIM5->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8001152:	f022 0210 	bic.w	r2, r2, #16
 8001156:	601a      	str	r2, [r3, #0]
	TIM5->PSC = 839;					// 100kHz frequency
 8001158:	6298      	str	r0, [r3, #40]	@ 0x28
	TIM5->ARR = 0xffffffff;
 800115a:	62d9      	str	r1, [r3, #44]	@ 0x2c
	TIM5->EGR |= TIM_EGR_UG;			// generate update event
 800115c:	695a      	ldr	r2, [r3, #20]
 800115e:	f042 0201 	orr.w	r2, r2, #1
 8001162:	615a      	str	r2, [r3, #20]
	TIM5->CR1 |= TIM_CR1_CEN;			// enable counter
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	f042 0201 	orr.w	r2, r2, #1
 800116a:	601a      	str	r2, [r3, #0]
	tim2_trig_config();
 800116c:	f7ff fdf6 	bl	8000d5c <tim2_trig_config>
	adc1_dma_config();
 8001170:	f7ff fd1a 	bl	8000ba8 <adc1_dma_config>
	uint8_t mic_detected_event[NUM_MICS] = {0};				// has microphone detected an event?
 8001174:	2300      	movs	r3, #0
	int counter1 = 0, counter2 = 0;
 8001176:	469c      	mov	ip, r3
	int32_t mic_first_peak[NUM_MICS] = {0};					// sample index of first peak in this sound event
 8001178:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
	uint8_t mic_detected_event[NUM_MICS] = {0};				// has microphone detected an event?
 800117c:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
	int32_t mic_first_peak[NUM_MICS] = {0};					// sample index of first peak in this sound event
 8001180:	9310      	str	r3, [sp, #64]	@ 0x40
	uint32_t prev_ticks = 0, ticks = 0;
 8001182:	9304      	str	r3, [sp, #16]
	uint8_t mic_detected_event[NUM_MICS] = {0};				// has microphone detected an event?
 8001184:	f88d 3032 	strb.w	r3, [sp, #50]	@ 0x32
	int counter1 = 0, counter2 = 0;
 8001188:	461e      	mov	r6, r3
	uint32_t samples = 0;
 800118a:	9302      	str	r3, [sp, #8]
	uint32_t ref_sample = 0;
 800118c:	9306      	str	r3, [sp, #24]
	uint8_t detected_event = 0;								// have all microphones detected an event?
 800118e:	461f      	mov	r7, r3
	uint8_t window_ind = 0;
 8001190:	469b      	mov	fp, r3
 8001192:	ab0d      	add	r3, sp, #52	@ 0x34
		if (!detected_event && ref_time - last_pos_update > UPDATE_PERIOD)
 8001194:	e9cd c307 	strd	ip, r3, [sp, #28]
	float last_det_update = 0;								// last time a microphone detected a peak above energy threshold
 8001198:	eeb0 9a68 	vmov.f32	s18, s17
		while (!!(DMA2_Stream0->CR & DMA_SxCR_CT) == dma_tgt);		// wait for stream to complete
 800119c:	4b8b      	ldr	r3, [pc, #556]	@ (80013cc <main+0x2f4>)
 800119e:	498c      	ldr	r1, [pc, #560]	@ (80013d0 <main+0x2f8>)
 80011a0:	781a      	ldrb	r2, [r3, #0]
 80011a2:	690b      	ldr	r3, [r1, #16]
 80011a4:	f3c3 43c0 	ubfx	r3, r3, #19, #1
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d0fa      	beq.n	80011a2 <main+0xca>
		samples += SAMPLE_SIZE;
 80011ac:	9b02      	ldr	r3, [sp, #8]
 80011ae:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80011b2:	9302      	str	r3, [sp, #8]
		ticks = TIM5->CNT;
 80011b4:	4b84      	ldr	r3, [pc, #528]	@ (80013c8 <main+0x2f0>)
 80011b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b8:	9303      	str	r3, [sp, #12]
		dma_tgt = !dma_tgt;											// switch DMA targets
 80011ba:	fab2 f282 	clz	r2, r2
 80011be:	4b83      	ldr	r3, [pc, #524]	@ (80013cc <main+0x2f4>)
 80011c0:	0952      	lsrs	r2, r2, #5
 80011c2:	701a      	strb	r2, [r3, #0]
		DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;			// clear transfer complete and half complete flag
 80011c4:	688b      	ldr	r3, [r1, #8]
 80011c6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80011ca:	608b      	str	r3, [r1, #8]
		stream_splice();
 80011cc:	f7ff fdea 	bl	8000da4 <stream_splice>
		arm_fir_fast_q15(&hfir0, mic0_samp, mic0_filt, SAMPLE_SIZE);
 80011d0:	4980      	ldr	r1, [pc, #512]	@ (80013d4 <main+0x2fc>)
 80011d2:	4873      	ldr	r0, [pc, #460]	@ (80013a0 <main+0x2c8>)
 80011d4:	4a80      	ldr	r2, [pc, #512]	@ (80013d8 <main+0x300>)
 80011d6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80011da:	f000 fcef 	bl	8001bbc <arm_fir_fast_q15>
		arm_fir_fast_q15(&hfir1, mic1_samp, mic1_filt, SAMPLE_SIZE);
 80011de:	497f      	ldr	r1, [pc, #508]	@ (80013dc <main+0x304>)
 80011e0:	4873      	ldr	r0, [pc, #460]	@ (80013b0 <main+0x2d8>)
 80011e2:	4a7f      	ldr	r2, [pc, #508]	@ (80013e0 <main+0x308>)
 80011e4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80011e8:	f000 fce8 	bl	8001bbc <arm_fir_fast_q15>
		arm_copy_q15(mic0_filt, mic0_buff + window_ind * SAMPLE_SIZE, SAMPLE_SIZE);
 80011ec:	ebcb 150b 	rsb	r5, fp, fp, lsl #4
		arm_fir_fast_q15(&hfir2, mic2_samp, mic2_filt, SAMPLE_SIZE);
 80011f0:	497c      	ldr	r1, [pc, #496]	@ (80013e4 <main+0x30c>)
 80011f2:	4871      	ldr	r0, [pc, #452]	@ (80013b8 <main+0x2e0>)
 80011f4:	4a7c      	ldr	r2, [pc, #496]	@ (80013e8 <main+0x310>)
 80011f6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80011fa:	f000 fcdf 	bl	8001bbc <arm_fir_fast_q15>
		arm_copy_q15(mic0_filt, mic0_buff + window_ind * SAMPLE_SIZE, SAMPLE_SIZE);
 80011fe:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8001202:	eb08 1185 	add.w	r1, r8, r5, lsl #6
 8001206:	4874      	ldr	r0, [pc, #464]	@ (80013d8 <main+0x300>)
 8001208:	9305      	str	r3, [sp, #20]
 800120a:	01ad      	lsls	r5, r5, #6
 800120c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001210:	f000 fdec 	bl	8001dec <arm_copy_q15>
		arm_copy_q15(mic1_filt, mic1_buff + window_ind * SAMPLE_SIZE, SAMPLE_SIZE);
 8001214:	1961      	adds	r1, r4, r5
 8001216:	4872      	ldr	r0, [pc, #456]	@ (80013e0 <main+0x308>)
 8001218:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800121c:	f000 fde6 	bl	8001dec <arm_copy_q15>
		arm_copy_q15(mic2_filt, mic2_buff + window_ind * SAMPLE_SIZE, SAMPLE_SIZE);
 8001220:	eb0a 0105 	add.w	r1, sl, r5
 8001224:	4870      	ldr	r0, [pc, #448]	@ (80013e8 <main+0x310>)
 8001226:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800122a:	f000 fddf 	bl	8001dec <arm_copy_q15>
		if (counter1++ == 50)
 800122e:	2e32      	cmp	r6, #50	@ 0x32
 8001230:	f106 0501 	add.w	r5, r6, #1
 8001234:	d023      	beq.n	800127e <main+0x1a6>
		if (!detected_event && ref_time - last_pos_update > UPDATE_PERIOD)
 8001236:	bb67      	cbnz	r7, 8001292 <main+0x1ba>
		float ref_time = prev_ticks * TIME_PERIOD;
 8001238:	eddd 7a04 	vldr	s15, [sp, #16]
 800123c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001240:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 80013ec <main+0x314>
 8001244:	ee28 8a27 	vmul.f32	s16, s16, s15
		if (!detected_event && ref_time - last_pos_update > UPDATE_PERIOD)
 8001248:	ee78 7a68 	vsub.f32	s15, s16, s17
 800124c:	ee17 0a90 	vmov	r0, s15
 8001250:	f7ff f926 	bl	80004a0 <__aeabi_f2d>
 8001254:	a34e      	add	r3, pc, #312	@ (adr r3, 8001390 <main+0x2b8>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff fc09 	bl	8000a70 <__aeabi_dcmpgt>
 800125e:	2800      	cmp	r0, #0
 8001260:	f040 80d8 	bne.w	8001414 <main+0x33c>
		if (++window_ind == WINDOW_SIZE)
 8001264:	f10b 0b01 	add.w	fp, fp, #1
 8001268:	fa5f fb8b 	uxtb.w	fp, fp
			window_ind = 0;
 800126c:	9b03      	ldr	r3, [sp, #12]
 800126e:	9304      	str	r3, [sp, #16]
 8001270:	f1bb 0f02 	cmp.w	fp, #2
 8001274:	bf08      	it	eq
 8001276:	f04f 0b00 	moveq.w	fp, #0
 800127a:	462e      	mov	r6, r5
 800127c:	e78e      	b.n	800119c <main+0xc4>
			char here = '.';
 800127e:	232e      	movs	r3, #46	@ 0x2e
			uart2_dma1_write(1, &here);
 8001280:	a913      	add	r1, sp, #76	@ 0x4c
 8001282:	2001      	movs	r0, #1
			char here = '.';
 8001284:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
			counter1 = 0;
 8001288:	2500      	movs	r5, #0
			uart2_dma1_write(1, &here);
 800128a:	f000 ff35 	bl	80020f8 <uart2_dma1_write>
		if (!detected_event && ref_time - last_pos_update > UPDATE_PERIOD)
 800128e:	2f00      	cmp	r7, #0
 8001290:	d0d2      	beq.n	8001238 <main+0x160>
		else if (detected_event && ref_sample + SAMPLES_AFTER_DET < samples) 				// make sure enough samples have been taken after peak detected
 8001292:	9b06      	ldr	r3, [sp, #24]
 8001294:	f103 02bd 	add.w	r2, r3, #189	@ 0xbd
 8001298:	9b02      	ldr	r3, [sp, #8]
 800129a:	429a      	cmp	r2, r3
 800129c:	d2e2      	bcs.n	8001264 <main+0x18c>
			if (start_sample > -1 && stop_sample < BUFFER_SIZE)			// full length of correlation input is contiguous
 800129e:	9b06      	ldr	r3, [sp, #24]
 80012a0:	3b0a      	subs	r3, #10
 80012a2:	f100 813d 	bmi.w	8001520 <main+0x448>
 80012a6:	f5b2 7f70 	cmp.w	r2, #960	@ 0x3c0
 80012aa:	f280 813c 	bge.w	8001526 <main+0x44e>
				arm_copy_q15(mic0_buff + start_sample, mic0_corr_buff, CORR_IN_SIZE);
 80012ae:	005e      	lsls	r6, r3, #1
 80012b0:	eb08 0043 	add.w	r0, r8, r3, lsl #1
 80012b4:	494e      	ldr	r1, [pc, #312]	@ (80013f0 <main+0x318>)
 80012b6:	22c8      	movs	r2, #200	@ 0xc8
 80012b8:	f000 fd98 	bl	8001dec <arm_copy_q15>
				arm_copy_q15(mic1_buff + start_sample, mic1_corr_buff, CORR_IN_SIZE);
 80012bc:	494d      	ldr	r1, [pc, #308]	@ (80013f4 <main+0x31c>)
 80012be:	22c8      	movs	r2, #200	@ 0xc8
 80012c0:	19a0      	adds	r0, r4, r6
 80012c2:	f000 fd93 	bl	8001dec <arm_copy_q15>
				arm_copy_q15(mic2_buff + start_sample, mic2_corr_buff, CORR_IN_SIZE);
 80012c6:	494c      	ldr	r1, [pc, #304]	@ (80013f8 <main+0x320>)
 80012c8:	eb0a 0006 	add.w	r0, sl, r6
 80012cc:	22c8      	movs	r2, #200	@ 0xc8
 80012ce:	f000 fd8d 	bl	8001dec <arm_copy_q15>
			arm_fill_q15(0, corr_mic01, CORR_OUT_SIZE);
 80012d2:	494a      	ldr	r1, [pc, #296]	@ (80013fc <main+0x324>)
 80012d4:	f240 128f 	movw	r2, #399	@ 0x18f
 80012d8:	2000      	movs	r0, #0
 80012da:	f000 fdb1 	bl	8001e40 <arm_fill_q15>
			arm_fill_q15(0, corr_mic02, CORR_OUT_SIZE);
 80012de:	4948      	ldr	r1, [pc, #288]	@ (8001400 <main+0x328>)
 80012e0:	f240 128f 	movw	r2, #399	@ 0x18f
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 fdab 	bl	8001e40 <arm_fill_q15>
			arm_correlate_q15(mic0_corr_buff, CORR_IN_SIZE, mic1_corr_buff, CORR_IN_SIZE, corr_mic01);
 80012ea:	4b44      	ldr	r3, [pc, #272]	@ (80013fc <main+0x324>)
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	23c8      	movs	r3, #200	@ 0xc8
 80012f0:	4619      	mov	r1, r3
 80012f2:	4a40      	ldr	r2, [pc, #256]	@ (80013f4 <main+0x31c>)
 80012f4:	483e      	ldr	r0, [pc, #248]	@ (80013f0 <main+0x318>)
 80012f6:	f000 f9d5 	bl	80016a4 <arm_correlate_q15>
			arm_correlate_q15(mic0_corr_buff, CORR_IN_SIZE, mic2_corr_buff, CORR_IN_SIZE, corr_mic02);
 80012fa:	4b41      	ldr	r3, [pc, #260]	@ (8001400 <main+0x328>)
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	23c8      	movs	r3, #200	@ 0xc8
 8001300:	4619      	mov	r1, r3
 8001302:	4a3d      	ldr	r2, [pc, #244]	@ (80013f8 <main+0x320>)
 8001304:	483a      	ldr	r0, [pc, #232]	@ (80013f0 <main+0x318>)
 8001306:	f000 f9cd 	bl	80016a4 <arm_correlate_q15>
			arm_absmax_q15(corr_mic01, CORR_OUT_SIZE, &corr_peak_01, &corr_peak_01_ind);
 800130a:	9b08      	ldr	r3, [sp, #32]
 800130c:	483b      	ldr	r0, [pc, #236]	@ (80013fc <main+0x324>)
 800130e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001310:	f240 118f 	movw	r1, #399	@ 0x18f
 8001314:	f000 fcd8 	bl	8001cc8 <arm_absmax_q15>
			arm_absmax_q15(corr_mic02, CORR_OUT_SIZE, &corr_peak_02, &corr_peak_02_ind);
 8001318:	ab0e      	add	r3, sp, #56	@ 0x38
 800131a:	4839      	ldr	r0, [pc, #228]	@ (8001400 <main+0x328>)
 800131c:	f10d 022e 	add.w	r2, sp, #46	@ 0x2e
 8001320:	f240 118f 	movw	r1, #399	@ 0x18f
 8001324:	f000 fcd0 	bl	8001cc8 <arm_absmax_q15>
			float mic1_delay = -((int32_t) corr_peak_01_ind - (CORR_IN_SIZE - 1)) * SAMPLE_PERIOD;
 8001328:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
			if (fabs(mic1_delay) < MAX_TDOA && fabs(mic2_delay) < MAX_TDOA)
 800132a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001404 <main+0x32c>
			float mic1_delay = -((int32_t) corr_peak_01_ind - (CORR_IN_SIZE - 1)) * SAMPLE_PERIOD;
 800132e:	f1c3 03c7 	rsb	r3, r3, #199	@ 0xc7
 8001332:	ee07 3a90 	vmov	s15, r3
 8001336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800133a:	ee67 7aa9 	vmul.f32	s15, s15, s19
			if (fabs(mic1_delay) < MAX_TDOA && fabs(mic2_delay) < MAX_TDOA)
 800133e:	eef0 7ae7 	vabs.f32	s15, s15
 8001342:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134a:	d510      	bpl.n	800136e <main+0x296>
			float mic2_delay = -((int32_t) corr_peak_02_ind - (CORR_IN_SIZE - 1)) * SAMPLE_PERIOD;
 800134c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800134e:	f1c3 03c7 	rsb	r3, r3, #199	@ 0xc7
 8001352:	ee07 3a90 	vmov	s15, r3
 8001356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135a:	ee67 7aa9 	vmul.f32	s15, s15, s19
			if (fabs(mic1_delay) < MAX_TDOA && fabs(mic2_delay) < MAX_TDOA)
 800135e:	eef0 7ae7 	vabs.f32	s15, s15
 8001362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	f100 8116 	bmi.w	800159a <main+0x4c2>
				mic_detected_event[i] = 0;
 800136e:	2700      	movs	r7, #0
			last_pos_update = TIM5->CNT * TIME_PERIOD;
 8001370:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <main+0x2f0>)
				mic_detected_event[i] = 0;
 8001372:	f8ad 7030 	strh.w	r7, [sp, #48]	@ 0x30
 8001376:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
			last_pos_update = TIM5->CNT * TIME_PERIOD;
 800137a:	edd3 8a09 	vldr	s17, [r3, #36]	@ 0x24
 800137e:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 80013ec <main+0x314>
 8001382:	eef8 8a68 	vcvt.f32.u32	s17, s17
 8001386:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800138a:	e76b      	b.n	8001264 <main+0x18c>
 800138c:	f3af 8000 	nop.w
 8001390:	9999999a 	.word	0x9999999a
 8001394:	3f999999 	.word	0x3f999999
 8001398:	20003510 	.word	0x20003510
 800139c:	080021ec 	.word	0x080021ec
 80013a0:	20005b08 	.word	0x20005b08
 80013a4:	00000000 	.word	0x00000000
 80013a8:	37d1b717 	.word	0x37d1b717
 80013ac:	200030f0 	.word	0x200030f0
 80013b0:	20005afc 	.word	0x20005afc
 80013b4:	20002cd0 	.word	0x20002cd0
 80013b8:	20005af0 	.word	0x20005af0
 80013bc:	20001290 	.word	0x20001290
 80013c0:	0501bd00 	.word	0x0501bd00
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40000c00 	.word	0x40000c00
 80013cc:	2000392e 	.word	0x2000392e
 80013d0:	40026400 	.word	0x40026400
 80013d4:	200040b0 	.word	0x200040b0
 80013d8:	20002910 	.word	0x20002910
 80013dc:	20003cf0 	.word	0x20003cf0
 80013e0:	20002550 	.word	0x20002550
 80013e4:	20003930 	.word	0x20003930
 80013e8:	20002190 	.word	0x20002190
 80013ec:	3727c5ac 	.word	0x3727c5ac
 80013f0:	20000980 	.word	0x20000980
 80013f4:	200007f0 	.word	0x200007f0
 80013f8:	20000660 	.word	0x20000660
 80013fc:	20000340 	.word	0x20000340
 8001400:	20000020 	.word	0x20000020
 8001404:	3ba3d70a 	.word	0x3ba3d70a
 8001408:	20001a10 	.word	0x20001a10
 800140c:	20000b10 	.word	0x20000b10
 8001410:	20000b0e 	.word	0x20000b0e
			if (counter2++ == 50)
 8001414:	9b07      	ldr	r3, [sp, #28]
 8001416:	1c5a      	adds	r2, r3, #1
 8001418:	2b32      	cmp	r3, #50	@ 0x32
 800141a:	9204      	str	r2, [sp, #16]
 800141c:	f000 80b4 	beq.w	8001588 <main+0x4b0>
			arm_absmax_q15(mic0_filt, SAMPLE_SIZE, &mic_filt_peak[0], &mic_filt_peak_ind[0]);
 8001420:	486f      	ldr	r0, [pc, #444]	@ (80015e0 <main+0x508>)
				else if (mic_detected_event[i] && ref_time - last_det_update > DETECTION_TIMEOUT)
 8001422:	ed9f aa70 	vldr	s20, [pc, #448]	@ 80015e4 <main+0x50c>
			arm_absmax_q15(mic0_filt, SAMPLE_SIZE, &mic_filt_peak[0], &mic_filt_peak_ind[0]);
 8001426:	ab13      	add	r3, sp, #76	@ 0x4c
 8001428:	aa0e      	add	r2, sp, #56	@ 0x38
 800142a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800142e:	f000 fc4b 	bl	8001cc8 <arm_absmax_q15>
			arm_absmax_q15(mic1_filt, SAMPLE_SIZE, &mic_filt_peak[1], &mic_filt_peak_ind[1]);
 8001432:	486d      	ldr	r0, [pc, #436]	@ (80015e8 <main+0x510>)
 8001434:	ab14      	add	r3, sp, #80	@ 0x50
 8001436:	f10d 023a 	add.w	r2, sp, #58	@ 0x3a
 800143a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800143e:	f000 fc43 	bl	8001cc8 <arm_absmax_q15>
			arm_absmax_q15(mic2_filt, SAMPLE_SIZE, &mic_filt_peak[2], &mic_filt_peak_ind[2]);
 8001442:	486a      	ldr	r0, [pc, #424]	@ (80015ec <main+0x514>)
 8001444:	ab15      	add	r3, sp, #84	@ 0x54
 8001446:	aa0f      	add	r2, sp, #60	@ 0x3c
 8001448:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800144c:	f000 fc3c 	bl	8001cc8 <arm_absmax_q15>
			for (uint8_t i = 0; i < NUM_MICS; i++)
 8001450:	aa13      	add	r2, sp, #76	@ 0x4c
 8001452:	ab10      	add	r3, sp, #64	@ 0x40
				if (!mic_detected_event[i] && mic_filt_peak[i] > ENERGY_THRESH)
 8001454:	9507      	str	r5, [sp, #28]
			arm_absmax_q15(mic2_filt, SAMPLE_SIZE, &mic_filt_peak[2], &mic_filt_peak_ind[2]);
 8001456:	2000      	movs	r0, #0
				if (!mic_detected_event[i] && mic_filt_peak[i] > ENERGY_THRESH)
 8001458:	4615      	mov	r5, r2
 800145a:	ae0c      	add	r6, sp, #48	@ 0x30
 800145c:	465a      	mov	r2, fp
 800145e:	af0e      	add	r7, sp, #56	@ 0x38
 8001460:	469b      	mov	fp, r3
 8001462:	f816 1b01 	ldrb.w	r1, [r6], #1
 8001466:	b1b1      	cbz	r1, 8001496 <main+0x3be>
				else if (mic_detected_event[i] && ref_time - last_det_update > DETECTION_TIMEOUT)
 8001468:	ee78 7a49 	vsub.f32	s15, s16, s18
 800146c:	eef4 7aca 	vcmpe.f32	s15, s20
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	dc72      	bgt.n	800155c <main+0x484>
			for (uint8_t i = 0; i < NUM_MICS; i++)
 8001476:	f10d 0333 	add.w	r3, sp, #51	@ 0x33
 800147a:	42b3      	cmp	r3, r6
 800147c:	f107 0702 	add.w	r7, r7, #2
 8001480:	f105 0504 	add.w	r5, r5, #4
 8001484:	f10b 0b04 	add.w	fp, fp, #4
 8001488:	d1eb      	bne.n	8001462 <main+0x38a>
		{
 800148a:	9b04      	ldr	r3, [sp, #16]
 800148c:	9d07      	ldr	r5, [sp, #28]
 800148e:	9307      	str	r3, [sp, #28]
 8001490:	4693      	mov	fp, r2
 8001492:	4607      	mov	r7, r0
 8001494:	e6e6      	b.n	8001264 <main+0x18c>
				if (!mic_detected_event[i] && mic_filt_peak[i] > ENERGY_THRESH)
 8001496:	f9b7 1000 	ldrsh.w	r1, [r7]
 800149a:	f242 3328 	movw	r3, #9000	@ 0x2328
 800149e:	4299      	cmp	r1, r3
 80014a0:	dde9      	ble.n	8001476 <main+0x39e>
					mic_last_det[i] = ref_time + mic_filt_peak_ind[i] * SAMPLE_PERIOD;				// save time of event detection
 80014a2:	edd5 7a00 	vldr	s15, [r5]
					mic_first_peak[i] = mic_filt_peak_ind[i] + window_ind * SAMPLE_SIZE;			// save index of first peak for this sound event
 80014a6:	6829      	ldr	r1, [r5, #0]
					mic_last_det[i] = ref_time + mic_filt_peak_ind[i] * SAMPLE_PERIOD;				// save time of event detection
 80014a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
					mic_detected_event[i] = 1;
 80014ac:	2301      	movs	r3, #1
					mic_last_det[i] = ref_time + mic_filt_peak_ind[i] * SAMPLE_PERIOD;				// save time of event detection
 80014ae:	eeb0 9a48 	vmov.f32	s18, s16
					mic_detected_event[i] = 1;
 80014b2:	f806 3c01 	strb.w	r3, [r6, #-1]
					mic_last_det[i] = ref_time + mic_filt_peak_ind[i] * SAMPLE_PERIOD;				// save time of event detection
 80014b6:	eea7 9aa9 	vfma.f32	s18, s15, s19
					mic_first_peak[i] = mic_filt_peak_ind[i] + window_ind * SAMPLE_SIZE;			// save index of first peak for this sound event
 80014ba:	9b05      	ldr	r3, [sp, #20]
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	eb01 1343 	add.w	r3, r1, r3, lsl #5
					mic_last_det[i] = ref_time + mic_filt_peak_ind[i] * SAMPLE_PERIOD;				// save time of event detection
 80014c2:	eebc 9ac9 	vcvt.u32.f32	s18, s18
					mic_first_peak[i] = mic_filt_peak_ind[i] + window_ind * SAMPLE_SIZE;			// save index of first peak for this sound event
 80014c6:	f8cb 3000 	str.w	r3, [fp]
					if (mic_detected_event[0] && mic_detected_event[1] && mic_detected_event[2])
 80014ca:	f89d 3030 	ldrb.w	r3, [sp, #48]	@ 0x30
					last_det_update = mic_last_det[i];												// update most recent detection time
 80014ce:	eeb8 9a49 	vcvt.f32.u32	s18, s18
					if (mic_detected_event[0] && mic_detected_event[1] && mic_detected_event[2])
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d0cf      	beq.n	8001476 <main+0x39e>
 80014d6:	f89d 3031 	ldrb.w	r3, [sp, #49]	@ 0x31
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0cb      	beq.n	8001476 <main+0x39e>
 80014de:	f89d 3032 	ldrb.w	r3, [sp, #50]	@ 0x32
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0c7      	beq.n	8001476 <main+0x39e>
						if (mic_first_peak[0] <= mic_first_peak[1] && mic_first_peak[0] <= mic_first_peak[2])
 80014e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80014ea:	4288      	cmp	r0, r1
 80014ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80014ee:	dd03      	ble.n	80014f8 <main+0x420>
						else if (mic_first_peak[1] <= mic_first_peak[0] && mic_first_peak[1] <= mic_first_peak[2])
 80014f0:	4299      	cmp	r1, r3
 80014f2:	dc03      	bgt.n	80014fc <main+0x424>
							ref_sample = mic_first_peak[1];
 80014f4:	9106      	str	r1, [sp, #24]
 80014f6:	e002      	b.n	80014fe <main+0x426>
						if (mic_first_peak[0] <= mic_first_peak[1] && mic_first_peak[0] <= mic_first_peak[2])
 80014f8:	4298      	cmp	r0, r3
 80014fa:	dd6e      	ble.n	80015da <main+0x502>
							ref_sample = mic_first_peak[2];
 80014fc:	9306      	str	r3, [sp, #24]
						char str[3] = {'d', 'e', 't'};
 80014fe:	4b3c      	ldr	r3, [pc, #240]	@ (80015f0 <main+0x518>)
 8001500:	9209      	str	r2, [sp, #36]	@ 0x24
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	9a08      	ldr	r2, [sp, #32]
 8001506:	8013      	strh	r3, [r2, #0]
 8001508:	0c1b      	lsrs	r3, r3, #16
 800150a:	f88d 3036 	strb.w	r3, [sp, #54]	@ 0x36
						uart2_dma1_write(3, str);
 800150e:	ab0d      	add	r3, sp, #52	@ 0x34
 8001510:	2003      	movs	r0, #3
 8001512:	4619      	mov	r1, r3
 8001514:	9308      	str	r3, [sp, #32]
 8001516:	f000 fdef 	bl	80020f8 <uart2_dma1_write>
 800151a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
						detected_event = 1;
 800151c:	2001      	movs	r0, #1
 800151e:	e7aa      	b.n	8001476 <main+0x39e>
					curr_sample = (int32_t)BUFFER_SIZE + start_sample;			// if start is on other end of buffer, move pointer back
 8001520:	9b06      	ldr	r3, [sp, #24]
 8001522:	f203 33b6 	addw	r3, r3, #950	@ 0x3b6
				for (uint32_t i = 0; i < CORR_IN_SIZE; i++)
 8001526:	4a33      	ldr	r2, [pc, #204]	@ (80015f4 <main+0x51c>)
 8001528:	4833      	ldr	r0, [pc, #204]	@ (80015f8 <main+0x520>)
 800152a:	4934      	ldr	r1, [pc, #208]	@ (80015fc <main+0x524>)
					mic0_corr_buff[i] = mic0_buff[curr_sample];
 800152c:	f838 c013 	ldrh.w	ip, [r8, r3, lsl #1]
					mic1_corr_buff[i] = mic1_buff[curr_sample];
 8001530:	f834 7013 	ldrh.w	r7, [r4, r3, lsl #1]
					mic2_corr_buff[i] = mic2_buff[curr_sample];
 8001534:	f83a 6013 	ldrh.w	r6, [sl, r3, lsl #1]
					mic0_corr_buff[i] = mic0_buff[curr_sample];
 8001538:	f822 cf02 	strh.w	ip, [r2, #2]!
					if (++curr_sample == BUFFER_SIZE)					// wrap pointer back to front on overflow
 800153c:	3301      	adds	r3, #1
 800153e:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
					mic1_corr_buff[i] = mic1_buff[curr_sample];
 8001542:	f820 7f02 	strh.w	r7, [r0, #2]!
					mic2_corr_buff[i] = mic2_buff[curr_sample];
 8001546:	f821 6f02 	strh.w	r6, [r1, #2]!
					if (++curr_sample == BUFFER_SIZE)					// wrap pointer back to front on overflow
 800154a:	d002      	beq.n	8001552 <main+0x47a>
				for (uint32_t i = 0; i < CORR_IN_SIZE; i++)
 800154c:	4591      	cmp	r9, r2
 800154e:	d1ed      	bne.n	800152c <main+0x454>
 8001550:	e6bf      	b.n	80012d2 <main+0x1fa>
 8001552:	4591      	cmp	r9, r2
 8001554:	f43f aebd 	beq.w	80012d2 <main+0x1fa>
 8001558:	2300      	movs	r3, #0
 800155a:	e7e7      	b.n	800152c <main+0x454>
					char str[3] = {'r', 's', 't'};
 800155c:	4b28      	ldr	r3, [pc, #160]	@ (8001600 <main+0x528>)
 800155e:	9209      	str	r2, [sp, #36]	@ 0x24
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	9a08      	ldr	r2, [sp, #32]
 8001564:	8013      	strh	r3, [r2, #0]
 8001566:	0c1b      	lsrs	r3, r3, #16
 8001568:	f88d 3036 	strb.w	r3, [sp, #54]	@ 0x36
					uart2_dma1_write(3, str);
 800156c:	a90d      	add	r1, sp, #52	@ 0x34
					mic_detected_event[0] = 0;
 800156e:	2300      	movs	r3, #0
					uart2_dma1_write(3, str);
 8001570:	2003      	movs	r0, #3
					mic_detected_event[0] = 0;
 8001572:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
					mic_detected_event[2] = 0;
 8001576:	f88d 3032 	strb.w	r3, [sp, #50]	@ 0x32
					uart2_dma1_write(3, str);
 800157a:	9108      	str	r1, [sp, #32]
 800157c:	f000 fdbc 	bl	80020f8 <uart2_dma1_write>
					detected_event = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001584:	4618      	mov	r0, r3
 8001586:	e776      	b.n	8001476 <main+0x39e>
				char there = '+';
 8001588:	232b      	movs	r3, #43	@ 0x2b
				uart2_dma1_write(1, &there);
 800158a:	a913      	add	r1, sp, #76	@ 0x4c
 800158c:	2001      	movs	r0, #1
				char there = '+';
 800158e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
				uart2_dma1_write(1, &there);
 8001592:	f000 fdb1 	bl	80020f8 <uart2_dma1_write>
				counter2 = 0;
 8001596:	9704      	str	r7, [sp, #16]
 8001598:	e742      	b.n	8001420 <main+0x348>
				if (compute_event_pos(&coords.coords_f[0], &coords.coords_f[1], MIC0_XPOS,
 800159a:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8001604 <main+0x52c>
				coords.coords_f[0] = 0.01;
 800159e:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <main+0x530>)
				if (compute_event_pos(&coords.coords_f[0], &coords.coords_f[1], MIC0_XPOS,
 80015a0:	eddf 3a1a 	vldr	s7, [pc, #104]	@ 800160c <main+0x534>
 80015a4:	ed9f 3a1a 	vldr	s6, [pc, #104]	@ 8001610 <main+0x538>
				coords.coords_f[0] = 0.01;
 80015a8:	9313      	str	r3, [sp, #76]	@ 0x4c
				if (compute_event_pos(&coords.coords_f[0], &coords.coords_f[1], MIC0_XPOS,
 80015aa:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 80015ae:	eeb0 2a62 	vmov.f32	s4, s5
 80015b2:	eef0 1a62 	vmov.f32	s3, s5
 80015b6:	eef0 0a41 	vmov.f32	s1, s2
 80015ba:	eeb0 0a41 	vmov.f32	s0, s2
 80015be:	a914      	add	r1, sp, #80	@ 0x50
 80015c0:	a813      	add	r0, sp, #76	@ 0x4c
				coords.coords_f[1] = 0.01;
 80015c2:	9314      	str	r3, [sp, #80]	@ 0x50
				if (compute_event_pos(&coords.coords_f[0], &coords.coords_f[1], MIC0_XPOS,
 80015c4:	f7ff fc58 	bl	8000e78 <compute_event_pos>
 80015c8:	b910      	cbnz	r0, 80015d0 <main+0x4f8>
					coords.coords_f[0] = -1.0f;
 80015ca:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <main+0x53c>)
 80015cc:	9313      	str	r3, [sp, #76]	@ 0x4c
					coords.coords_f[1] = -1.0f;
 80015ce:	9314      	str	r3, [sp, #80]	@ 0x50
					uart2_dma1_write(8, coords.serial);
 80015d0:	a913      	add	r1, sp, #76	@ 0x4c
 80015d2:	2008      	movs	r0, #8
 80015d4:	f000 fd90 	bl	80020f8 <uart2_dma1_write>
 80015d8:	e6c9      	b.n	800136e <main+0x296>
							ref_sample = mic_first_peak[0];
 80015da:	9006      	str	r0, [sp, #24]
 80015dc:	e78f      	b.n	80014fe <main+0x426>
 80015de:	bf00      	nop
 80015e0:	20002910 	.word	0x20002910
 80015e4:	3ba3d70a 	.word	0x3ba3d70a
 80015e8:	20002550 	.word	0x20002550
 80015ec:	20002190 	.word	0x20002190
 80015f0:	080021e4 	.word	0x080021e4
 80015f4:	2000097e 	.word	0x2000097e
 80015f8:	200007ee 	.word	0x200007ee
 80015fc:	2000065e 	.word	0x2000065e
 8001600:	080021e8 	.word	0x080021e8
 8001604:	00000000 	.word	0x00000000
 8001608:	3c23d70a 	.word	0x3c23d70a
 800160c:	3b8a47ed 	.word	0x3b8a47ed
 8001610:	3b23d6df 	.word	0x3b23d6df
 8001614:	bf800000 	.word	0xbf800000

08001618 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001618:	e7fe      	b.n	8001618 <NMI_Handler>
 800161a:	bf00      	nop

0800161c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <HardFault_Handler>
 800161e:	bf00      	nop

08001620 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001620:	e7fe      	b.n	8001620 <MemManage_Handler>
 8001622:	bf00      	nop

08001624 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001624:	e7fe      	b.n	8001624 <BusFault_Handler>
 8001626:	bf00      	nop

08001628 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <UsageFault_Handler>
 800162a:	bf00      	nop

0800162c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop

08001630 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop

08001634 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop

08001638 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001638:	f000 bc20 	b.w	8001e7c <HAL_IncTick>

0800163c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800163c:	4a03      	ldr	r2, [pc, #12]	@ (800164c <SystemInit+0x10>)
 800163e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001642:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001646:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164a:	4770      	bx	lr
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001688 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001654:	f7ff fff2 	bl	800163c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001658:	480c      	ldr	r0, [pc, #48]	@ (800168c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800165a:	490d      	ldr	r1, [pc, #52]	@ (8001690 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001670:	4c0a      	ldr	r4, [pc, #40]	@ (800169c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800167e:	f000 fd81 	bl	8002184 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001682:	f7ff fd29 	bl	80010d8 <main>
  bx  lr    
 8001686:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001688:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001694:	08002254 	.word	0x08002254
  ldr r2, =_sbss
 8001698:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800169c:	20005b1c 	.word	0x20005b1c

080016a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC_IRQHandler>
	...

080016a4 <arm_correlate_q15>:
  const q15_t * pSrcA,
        uint32_t srcALen,
  const q15_t * pSrcB,
        uint32_t srcBLen,
        q15_t * pDst)
{
 80016a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016a8:	b095      	sub	sp, #84	@ 0x54
   * we include zeroes in the output instead of zero padding either of the the inputs*/
  /* If srcALen > srcBLen,
   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  /* If srcALen < srcBLen,
   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  if (srcALen >= srcBLen)
 80016aa:	4299      	cmp	r1, r3
{
 80016ac:	469a      	mov	sl, r3
 80016ae:	4606      	mov	r6, r0
 80016b0:	9201      	str	r2, [sp, #4]
  if (srcALen >= srcBLen)
 80016b2:	f0c0 818a 	bcc.w	80019ca <arm_correlate_q15+0x326>
     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
     * number of output samples are made zero */
    j = outBlockSize - (srcALen + (srcBLen - 1U));

    /* Updating the pointer position to non zero value */
    pOut += j;
 80016b6:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
    j = outBlockSize - (srcALen + (srcBLen - 1U));
 80016b8:	1acb      	subs	r3, r1, r3
    pOut += j;
 80016ba:	eb02 0843 	add.w	r8, r2, r3, lsl #1
 80016be:	2302      	movs	r3, #2
 80016c0:	9302      	str	r3, [sp, #8]
   * for every iteration. */

  /* The algorithm is implemented in three stages.
     The loop counters of each stage is initiated here. */
  blockSize1 = srcBLen - 1U;
  blockSize2 = srcALen - (srcBLen - 1U);
 80016c2:	3101      	adds	r1, #1

  /* Working pointer of inputA */
  px = pIn1;

  /* Working pointer of inputB */
  pSrc1 = pIn2 + (srcBLen - 1U);
 80016c4:	9b01      	ldr	r3, [sp, #4]
 80016c6:	f10a 4e00 	add.w	lr, sl, #2147483648	@ 0x80000000
  blockSize2 = srcALen - (srcBLen - 1U);
 80016ca:	eba1 040a 	sub.w	r4, r1, sl
  pSrc1 = pIn2 + (srcBLen - 1U);
 80016ce:	f10e 3eff 	add.w	lr, lr, #4294967295
  /* ------------------------
   * Stage1 process
   * ----------------------*/

  /* The first loop starts here */
  while (blockSize1 > 0U)
 80016d2:	f1ba 0101 	subs.w	r1, sl, #1
  pSrc1 = pIn2 + (srcBLen - 1U);
 80016d6:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
  while (blockSize1 > 0U)
 80016da:	f000 8257 	beq.w	8001b8c <arm_correlate_q15+0x4e8>
 80016de:	46c1      	mov	r9, r8
  count = 1U;
 80016e0:	f8cd 8020 	str.w	r8, [sp, #32]
 80016e4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80016e8:	9405      	str	r4, [sp, #20]
 80016ea:	2701      	movs	r7, #1
 80016ec:	468b      	mov	fp, r1
 80016ee:	46b4      	mov	ip, r6
    /* Apply loop unrolling and compute 4 MACs simultaneously. */
    k = count >> 2U;

    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
    while (k > 0U)
 80016f0:	08bd      	lsrs	r5, r7, #2
      k--;
    }

    /* If the count is not a multiple of 4, compute any remaining MACs here.
     ** No loop unrolling is used. */
    k = count % 0x4U;
 80016f2:	f007 0603 	and.w	r6, r7, #3
    while (k > 0U)
 80016f6:	f000 8083 	beq.w	8001800 <arm_correlate_q15+0x15c>
    sum = 0;
 80016fa:	e9cd e503 	strd	lr, r5, [sp, #12]
 80016fe:	2300      	movs	r3, #0
    while (k > 0U)
 8001700:	4660      	mov	r0, ip
 8001702:	4671      	mov	r1, lr
    k = count >> 2U;
 8001704:	462c      	mov	r4, r5
    sum = 0;
 8001706:	461a      	mov	r2, r3
  q15_t const * pQ15)
{
  q31_t val;

#ifdef __ARM_FEATURE_UNALIGNED
  memcpy (&val, pQ15, 4);
 8001708:	6805      	ldr	r5, [r0, #0]
 800170a:	f8d1 e000 	ldr.w	lr, [r1]
    uint64_t w64;
  } llr;
  llr.w64 = acc;

#ifndef __ARMEB__   /* Little endian */
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800170e:	fbc5 32ce 	smlald	r3, r2, r5, lr
 8001712:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8001716:	684d      	ldr	r5, [r1, #4]
 8001718:	3008      	adds	r0, #8
 800171a:	3108      	adds	r1, #8
 800171c:	fbce 32c5 	smlald	r3, r2, lr, r5
    while (k > 0U)
 8001720:	3c01      	subs	r4, #1
 8001722:	d1f1      	bne.n	8001708 <arm_correlate_q15+0x64>

    while (k > 0U)
 8001724:	e9dd e503 	ldrd	lr, r5, [sp, #12]
 8001728:	b1ce      	cbz	r6, 800175e <arm_correlate_q15+0xba>
 800172a:	eb0c 01c5 	add.w	r1, ip, r5, lsl #3
 800172e:	eb0e 05c5 	add.w	r5, lr, r5, lsl #3
    {
      /* Perform the multiply-accumulate */
      /* x[0] * y[srcBLen - 1] */
      sum = __SMLALD(*px++, *py++, sum);
 8001732:	f9b1 0000 	ldrsh.w	r0, [r1]
 8001736:	f9b5 4000 	ldrsh.w	r4, [r5]
 800173a:	fbc0 32c4 	smlald	r3, r2, r0, r4
    while (k > 0U)
 800173e:	2e01      	cmp	r6, #1
 8001740:	d00d      	beq.n	800175e <arm_correlate_q15+0xba>
      sum = __SMLALD(*px++, *py++, sum);
 8001742:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
 8001746:	f9b5 4002 	ldrsh.w	r4, [r5, #2]
 800174a:	fbc0 32c4 	smlald	r3, r2, r0, r4
    while (k > 0U)
 800174e:	2e02      	cmp	r6, #2
 8001750:	d005      	beq.n	800175e <arm_correlate_q15+0xba>
      sum = __SMLALD(*px++, *py++, sum);
 8001752:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8001756:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
 800175a:	fbc1 32c0 	smlald	r3, r2, r1, r0
      /* Decrement loop counter */
      k--;
    }

    /* Store the result in the accumulator in the destination buffer. */
    *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 800175e:	0bdb      	lsrs	r3, r3, #15
 8001760:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001764:	f303 030f 	ssat	r3, #16, r3
    /* Update the inputA and inputB pointers for next MAC calculation */
    py = pSrc1 - count;
    px = pIn1;

    /* Increment MAC count */
    count++;
 8001768:	3701      	adds	r7, #1
  while (blockSize1 > 0U)
 800176a:	45ba      	cmp	sl, r7
    *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 800176c:	f8a9 3000 	strh.w	r3, [r9]
    py = pSrc1 - count;
 8001770:	f1ae 0e02 	sub.w	lr, lr, #2
    pOut += inc;
 8001774:	44c1      	add	r9, r8
  while (blockSize1 > 0U)
 8001776:	d1bb      	bne.n	80016f0 <arm_correlate_q15+0x4c>
 8001778:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800177c:	9b02      	ldr	r3, [sp, #8]
 800177e:	9c05      	ldr	r4, [sp, #20]
   * ------------------*/

  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
   * So, to loop unroll over blockSize2,
   * srcBLen should be greater than or equal to 4 */
  if (srcBLen >= 4U)
 8001780:	f1ba 0f03 	cmp.w	sl, #3
 8001784:	4659      	mov	r1, fp
 8001786:	4666      	mov	r6, ip
 8001788:	fb03 880b 	mla	r8, r3, fp, r8
 800178c:	d83d      	bhi.n	800180a <arm_correlate_q15+0x166>
  {
    /* If the srcBLen is not a multiple of 4,
     * the blockSize2 loop cannot be unrolled by 4 */
    blkCnt = blockSize2;

    while (blkCnt > 0U)
 800178e:	2c00      	cmp	r4, #0
 8001790:	f000 820d 	beq.w	8001bae <arm_correlate_q15+0x50a>
 8001794:	f8dd e008 	ldr.w	lr, [sp, #8]
 8001798:	f8dd c004 	ldr.w	ip, [sp, #4]
    blkCnt = blockSize2;
 800179c:	4622      	mov	r2, r4
 800179e:	46a1      	mov	r9, r4
 80017a0:	4645      	mov	r5, r8
 80017a2:	4637      	mov	r7, r6
 80017a4:	460c      	mov	r4, r1
      k = srcBLen;

      while (k > 0U)
      {
        /* Perform the multiply-accumulate */
        sum += ((q63_t) *px++ * *py++);
 80017a6:	f9b7 b000 	ldrsh.w	fp, [r7]
 80017aa:	f9bc 3000 	ldrsh.w	r3, [ip]
 80017ae:	fb8b 0103 	smull	r0, r1, fp, r3
      while (k > 0U)
 80017b2:	b19c      	cbz	r4, 80017dc <arm_correlate_q15+0x138>
        sum += ((q63_t) *px++ * *py++);
 80017b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017b8:	f9bc b002 	ldrsh.w	fp, [ip, #2]
 80017bc:	fb83 3b0b 	smull	r3, fp, r3, fp
 80017c0:	181b      	adds	r3, r3, r0
 80017c2:	eb4b 0b01 	adc.w	fp, fp, r1
      while (k > 0U)
 80017c6:	f1ba 0f02 	cmp.w	sl, #2
        sum += ((q63_t) *px++ * *py++);
 80017ca:	4618      	mov	r0, r3
 80017cc:	4659      	mov	r1, fp
      while (k > 0U)
 80017ce:	d005      	beq.n	80017dc <arm_correlate_q15+0x138>
        sum += ((q63_t) *px++ * *py++);
 80017d0:	f8b7 b004 	ldrh.w	fp, [r7, #4]
 80017d4:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 80017d8:	fbcb 0183 	smlalbb	r0, r1, fp, r3
        /* Decrement the loop counter */
        k--;
      }

      /* Store the result in the accumulator in the destination buffer. */
      *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 80017dc:	0bc3      	lsrs	r3, r0, #15
 80017de:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80017e2:	f303 030f 	ssat	r3, #16, r3
    while (blkCnt > 0U)
 80017e6:	3a01      	subs	r2, #1
      *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 80017e8:	802b      	strh	r3, [r5, #0]

      /* Increment the MAC count */
      count++;

      /* Update the inputA and inputB pointers for next MAC calculation */
      px = pIn1 + count;
 80017ea:	f107 0702 	add.w	r7, r7, #2
      pOut += inc;
 80017ee:	4475      	add	r5, lr
    while (blkCnt > 0U)
 80017f0:	d1d9      	bne.n	80017a6 <arm_correlate_q15+0x102>

  /* -------------------
   * Stage3 process
   * ------------------*/

  while (blockSize3 > 0U)
 80017f2:	4621      	mov	r1, r4
 80017f4:	2900      	cmp	r1, #0
 80017f6:	f040 81cd 	bne.w	8001b94 <arm_correlate_q15+0x4f0>
      *pDst++ = (q15_t) __SSAT((sum >> 15U), 16U);
  }

#endif /* #if defined (ARM_MATH_DSP) */

}
 80017fa:	b015      	add	sp, #84	@ 0x54
 80017fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    sum = 0;
 8001800:	462b      	mov	r3, r5
    while (k > 0U)
 8001802:	4661      	mov	r1, ip
 8001804:	4675      	mov	r5, lr
    sum = 0;
 8001806:	461a      	mov	r2, r3
 8001808:	e793      	b.n	8001732 <arm_correlate_q15+0x8e>
    while (blkCnt > 0U)
 800180a:	08a3      	lsrs	r3, r4, #2
 800180c:	f000 81cc 	beq.w	8001ba8 <arm_correlate_q15+0x504>
      k = srcBLen >> 2U;
 8001810:	ea4f 009a 	mov.w	r0, sl, lsr #2
 8001814:	eb0c 02c0 	add.w	r2, ip, r0, lsl #3
 8001818:	f1a2 0904 	sub.w	r9, r2, #4
 800181c:	900c      	str	r0, [sp, #48]	@ 0x30
 800181e:	1e42      	subs	r2, r0, #1
 8001820:	9801      	ldr	r0, [sp, #4]
  px = pIn1;
 8001822:	f8cd c00c 	str.w	ip, [sp, #12]
 8001826:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800182a:	920a      	str	r2, [sp, #40]	@ 0x28
      k = srcBLen % 0x4U;
 800182c:	f00a 0203 	and.w	r2, sl, #3
 8001830:	9204      	str	r2, [sp, #16]
 8001832:	9a02      	ldr	r2, [sp, #8]
    blkCnt = blockSize2 >> 2U;
 8001834:	9305      	str	r3, [sp, #20]
 8001836:	0090      	lsls	r0, r2, #2
 8001838:	900b      	str	r0, [sp, #44]	@ 0x2c
 800183a:	eb08 0002 	add.w	r0, r8, r2
 800183e:	4252      	negs	r2, r2
 8001840:	e9cd 240d 	strd	r2, r4, [sp, #52]	@ 0x34
 8001844:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 8001848:	e9cd bc11 	strd	fp, ip, [sp, #68]	@ 0x44
 800184c:	9008      	str	r0, [sp, #32]
 800184e:	464f      	mov	r7, r9
 8001850:	f8cd a04c 	str.w	sl, [sp, #76]	@ 0x4c
 8001854:	9a03      	ldr	r2, [sp, #12]
      px += 2U;
 8001856:	f8dd 9004 	ldr.w	r9, [sp, #4]
      k = srcBLen >> 2U;
 800185a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800185e:	6814      	ldr	r4, [r2, #0]
 8001860:	f8d2 8002 	ldr.w	r8, [r2, #2]
      acc0 = 0;
 8001864:	9706      	str	r7, [sp, #24]
      acc3 = 0;
 8001866:	2300      	movs	r3, #0
      px += 2U;
 8001868:	f102 0c04 	add.w	ip, r2, #4
      acc3 = 0;
 800186c:	469b      	mov	fp, r3
      acc2 = 0;
 800186e:	4618      	mov	r0, r3
 8001870:	4619      	mov	r1, r3
      acc1 = 0;
 8001872:	461d      	mov	r5, r3
 8001874:	469e      	mov	lr, r3
      acc0 = 0;
 8001876:	461a      	mov	r2, r3
 8001878:	461e      	mov	r6, r3
 800187a:	f8d9 7000 	ldr.w	r7, [r9]
 800187e:	fbc4 26c7 	smlald	r2, r6, r4, r7
 8001882:	fbc8 5ec7 	smlald	r5, lr, r8, r7
 8001886:	f8dc 8000 	ldr.w	r8, [ip]
 800188a:	f8dc 4002 	ldr.w	r4, [ip, #2]
 800188e:	fbc8 01c7 	smlald	r0, r1, r8, r7
 8001892:	fbc4 3bc7 	smlald	r3, fp, r4, r7
 8001896:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800189a:	f109 0908 	add.w	r9, r9, #8
 800189e:	fbc8 26c7 	smlald	r2, r6, r8, r7
 80018a2:	fbc4 5ec7 	smlald	r5, lr, r4, r7
 80018a6:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80018aa:	f8dc 8006 	ldr.w	r8, [ip, #6]
        px += 4U;
 80018ae:	f10c 0c08 	add.w	ip, ip, #8
 80018b2:	fbc4 01c7 	smlald	r0, r1, r4, r7
 80018b6:	fbc8 3bc7 	smlald	r3, fp, r8, r7
      } while (--k);
 80018ba:	f1ba 0a01 	subs.w	sl, sl, #1
 80018be:	d1dc      	bne.n	800187a <arm_correlate_q15+0x1d6>
 80018c0:	9409      	str	r4, [sp, #36]	@ 0x24
      if (k == 1U)
 80018c2:	9c04      	ldr	r4, [sp, #16]
 80018c4:	9f06      	ldr	r7, [sp, #24]
 80018c6:	2c01      	cmp	r4, #1
 80018c8:	f107 0908 	add.w	r9, r7, #8
 80018cc:	d069      	beq.n	80019a2 <arm_correlate_q15+0x2fe>
      if (k == 2U)
 80018ce:	2c02      	cmp	r4, #2
 80018d0:	d13b      	bne.n	800194a <arm_correlate_q15+0x2a6>
 80018d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80018d4:	f8d9 c000 	ldr.w	ip, [r9]
 80018d8:	f8d4 a008 	ldr.w	sl, [r4, #8]
 80018dc:	f8d9 7002 	ldr.w	r7, [r9, #2]
 80018e0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80018e2:	fbc4 26ca 	smlald	r2, r6, r4, sl
 80018e6:	4674      	mov	r4, lr
 80018e8:	fbc8 54ca 	smlald	r5, r4, r8, sl
        acc1 = __SMLALD(x1, c0, acc1);
 80018ec:	46a6      	mov	lr, r4
 80018ee:	fbcc 01ca 	smlald	r0, r1, ip, sl
 80018f2:	465c      	mov	r4, fp
 80018f4:	fbc7 34ca 	smlald	r3, r4, r7, sl
        acc3 = __SMLALD(x2, c0, acc3);
 80018f8:	46a3      	mov	fp, r4
      *pOut = (q15_t) (__SSAT(acc0 >> 15, 16));
 80018fa:	0bd2      	lsrs	r2, r2, #15
 80018fc:	ea42 4246 	orr.w	r2, r2, r6, lsl #17
 8001900:	f302 020f 	ssat	r2, #16, r2
 8001904:	9c08      	ldr	r4, [sp, #32]
 8001906:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
      *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
 8001908:	0bed      	lsrs	r5, r5, #15
      *pOut = (q15_t) (__SSAT(acc0 >> 15, 16));
 800190a:	53a2      	strh	r2, [r4, r6]
      *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
 800190c:	ea45 454e 	orr.w	r5, r5, lr, lsl #17
 8001910:	f305 050f 	ssat	r5, #16, r5
      *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
 8001914:	0bc0      	lsrs	r0, r0, #15
      *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
 8001916:	8025      	strh	r5, [r4, #0]
      *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
 8001918:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
 800191c:	f300 000f 	ssat	r0, #16, r0
 8001920:	9902      	ldr	r1, [sp, #8]
      *pOut = (q15_t) (__SSAT(acc3 >> 15, 16));
 8001922:	0bdb      	lsrs	r3, r3, #15
      *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
 8001924:	5260      	strh	r0, [r4, r1]
      *pOut = (q15_t) (__SSAT(acc3 >> 15, 16));
 8001926:	ea43 434b 	orr.w	r3, r3, fp, lsl #17
 800192a:	f303 030f 	ssat	r3, #16, r3
 800192e:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
      px = pIn1 + count;
 8001932:	9b03      	ldr	r3, [sp, #12]
 8001934:	3308      	adds	r3, #8
 8001936:	9303      	str	r3, [sp, #12]
    while (blkCnt > 0U)
 8001938:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800193a:	18e3      	adds	r3, r4, r3
 800193c:	9308      	str	r3, [sp, #32]
 800193e:	9b05      	ldr	r3, [sp, #20]
 8001940:	3b01      	subs	r3, #1
 8001942:	9305      	str	r3, [sp, #20]
 8001944:	d051      	beq.n	80019ea <arm_correlate_q15+0x346>
 8001946:	464f      	mov	r7, r9
 8001948:	e784      	b.n	8001854 <arm_correlate_q15+0x1b0>
      if (k == 3U)
 800194a:	2c03      	cmp	r4, #3
 800194c:	d1d5      	bne.n	80018fa <arm_correlate_q15+0x256>
 800194e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8001950:	f8d9 7000 	ldr.w	r7, [r9]
 8001954:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8001958:	f8d9 4002 	ldr.w	r4, [r9, #2]
 800195c:	9406      	str	r4, [sp, #24]
 800195e:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8001960:	fbc4 26cc 	smlald	r2, r6, r4, ip
 8001964:	4674      	mov	r4, lr
 8001966:	fbc8 54cc 	smlald	r5, r4, r8, ip
 800196a:	fbc7 01cc 	smlald	r0, r1, r7, ip
 800196e:	9109      	str	r1, [sp, #36]	@ 0x24
 8001970:	465f      	mov	r7, fp
 8001972:	9906      	ldr	r1, [sp, #24]
 8001974:	fbc1 37cc 	smlald	r3, r7, r1, ip
        c0 = (*py);
 8001978:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800197a:	f9b1 c00c 	ldrsh.w	ip, [r1, #12]
        c0 = c0 & 0x0000FFFF;
 800197e:	fa1f fa8c 	uxth.w	sl, ip
 8001982:	f8d9 c004 	ldr.w	ip, [r9, #4]
    uint64_t w64;
  } llr;
  llr.w64 = acc;

#ifndef __ARMEB__   /* Little endian */
  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 8001986:	fbc8 26da 	smlaldx	r2, r6, r8, sl
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800198a:	9906      	ldr	r1, [sp, #24]
 800198c:	fbc1 54ca 	smlald	r5, r4, r1, sl
        acc1 = __SMLALD (x2, c0, acc1);
 8001990:	46a6      	mov	lr, r4
  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 8001992:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8001994:	9c06      	ldr	r4, [sp, #24]
 8001996:	fbc4 01da 	smlaldx	r0, r1, r4, sl
 800199a:	fbcc 37da 	smlaldx	r3, r7, ip, sl
        acc3 = __SMLALDX(x3, c0, acc3);
 800199e:	46bb      	mov	fp, r7
 80019a0:	e7ab      	b.n	80018fa <arm_correlate_q15+0x256>
        c0 = *py;
 80019a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80019a4:	f8d7 c008 	ldr.w	ip, [r7, #8]
 80019a8:	f9b4 7008 	ldrsh.w	r7, [r4, #8]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 80019ac:	9c09      	ldr	r4, [sp, #36]	@ 0x24
        c0 = c0 & 0x0000FFFF;
 80019ae:	b2bf      	uxth	r7, r7
 80019b0:	fbc4 26c7 	smlald	r2, r6, r4, r7
 80019b4:	4674      	mov	r4, lr
 80019b6:	fbc8 54c7 	smlald	r5, r4, r8, r7
        acc1 = __SMLALD (x1, c0, acc1);
 80019ba:	46a6      	mov	lr, r4
  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 80019bc:	fbc8 01d7 	smlaldx	r0, r1, r8, r7
 80019c0:	465c      	mov	r4, fp
 80019c2:	fbcc 34d7 	smlaldx	r3, r4, ip, r7
        acc3 = __SMLALDX(x3, c0, acc3);
 80019c6:	46a3      	mov	fp, r4
      if (k == 3U)
 80019c8:	e797      	b.n	80018fa <arm_correlate_q15+0x256>
    pOut = pDst + ((srcALen + srcBLen) - 2U);
 80019ca:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80019ce:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
    pIn1 = pSrcB;
 80019d0:	9e01      	ldr	r6, [sp, #4]
    pIn2 = pSrcA;
 80019d2:	9001      	str	r0, [sp, #4]
    pOut = pDst + ((srcALen + srcBLen) - 2U);
 80019d4:	3b02      	subs	r3, #2
 80019d6:	440b      	add	r3, r1
 80019d8:	460a      	mov	r2, r1
 80019da:	eb04 0843 	add.w	r8, r4, r3, lsl #1
 80019de:	f06f 0301 	mvn.w	r3, #1
    srcALen = j;
 80019e2:	4651      	mov	r1, sl
    pOut = pDst + ((srcALen + srcBLen) - 2U);
 80019e4:	9302      	str	r3, [sp, #8]
    srcBLen = srcALen;
 80019e6:	4692      	mov	sl, r2
 80019e8:	e66b      	b.n	80016c2 <arm_correlate_q15+0x1e>
 80019ea:	e9dd 3110 	ldrd	r3, r1, [sp, #64]	@ 0x40
 80019ee:	e9dd 480e 	ldrd	r4, r8, [sp, #56]	@ 0x38
 80019f2:	e9dd 6a12 	ldrd	r6, sl, [sp, #72]	@ 0x48
 80019f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80019f8:	eb06 07c3 	add.w	r7, r6, r3, lsl #3
 80019fc:	fb02 8803 	mla	r8, r2, r3, r8
 8001a00:	009b      	lsls	r3, r3, #2
    while (blkCnt > 0U)
 8001a02:	f014 0203 	ands.w	r2, r4, #3
 8001a06:	d074      	beq.n	8001af2 <arm_correlate_q15+0x44e>
 8001a08:	1c58      	adds	r0, r3, #1
 8001a0a:	eb06 0c40 	add.w	ip, r6, r0, lsl #1
 8001a0e:	4413      	add	r3, r2
 8001a10:	1cb0      	adds	r0, r6, #2
 8001a12:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001a16:	9801      	ldr	r0, [sp, #4]
 8001a18:	9303      	str	r3, [sp, #12]
      k = srcBLen >> 2U;
 8001a1a:	ea4f 059a 	mov.w	r5, sl, lsr #2
      k = srcBLen % 0x4U;
 8001a1e:	f00a 0b03 	and.w	fp, sl, #3
 8001a22:	eb00 09c5 	add.w	r9, r0, r5, lsl #3
 8001a26:	e9cd 1609 	strd	r1, r6, [sp, #36]	@ 0x24
 8001a2a:	3008      	adds	r0, #8
 8001a2c:	e9cd 0404 	strd	r0, r4, [sp, #16]
 8001a30:	4658      	mov	r0, fp
 8001a32:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8001a36:	f8cd 8018 	str.w	r8, [sp, #24]
 8001a3a:	46c2      	mov	sl, r8
 8001a3c:	ea4f 0ec5 	mov.w	lr, r5, lsl #3
 8001a40:	9208      	str	r2, [sp, #32]
 8001a42:	46a8      	mov	r8, r5
      while (k > 0U)
 8001a44:	9b04      	ldr	r3, [sp, #16]
      sum = 0;
 8001a46:	f8cd 800c 	str.w	r8, [sp, #12]
      k = srcBLen >> 2U;
 8001a4a:	4641      	mov	r1, r8
 8001a4c:	f107 0208 	add.w	r2, r7, #8
      sum = 0;
 8001a50:	2400      	movs	r4, #0
 8001a52:	2500      	movs	r5, #0
 8001a54:	4680      	mov	r8, r0
        sum += ((q63_t) *px++ * *py++);
 8001a56:	f832 6c08 	ldrh.w	r6, [r2, #-8]
 8001a5a:	f833 0c08 	ldrh.w	r0, [r3, #-8]
 8001a5e:	fbc6 4580 	smlalbb	r4, r5, r6, r0
        sum += ((q63_t) *px++ * *py++);
 8001a62:	f832 6c06 	ldrh.w	r6, [r2, #-6]
 8001a66:	f833 0c06 	ldrh.w	r0, [r3, #-6]
 8001a6a:	fbc6 4580 	smlalbb	r4, r5, r6, r0
        sum += ((q63_t) *px++ * *py++);
 8001a6e:	f832 6c04 	ldrh.w	r6, [r2, #-4]
 8001a72:	f833 0c04 	ldrh.w	r0, [r3, #-4]
 8001a76:	fbc6 4580 	smlalbb	r4, r5, r6, r0
        sum += ((q63_t) *px++ * *py++);
 8001a7a:	f832 6c02 	ldrh.w	r6, [r2, #-2]
 8001a7e:	f833 0c02 	ldrh.w	r0, [r3, #-2]
      while (k > 0U)
 8001a82:	3901      	subs	r1, #1
 8001a84:	f102 0208 	add.w	r2, r2, #8
        sum += ((q63_t) *px++ * *py++);
 8001a88:	fbc6 4580 	smlalbb	r4, r5, r6, r0
      while (k > 0U)
 8001a8c:	f103 0308 	add.w	r3, r3, #8
 8001a90:	d1e1      	bne.n	8001a56 <arm_correlate_q15+0x3b2>
 8001a92:	4640      	mov	r0, r8
 8001a94:	eb07 030e 	add.w	r3, r7, lr
      while (k > 0U)
 8001a98:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001a9c:	b198      	cbz	r0, 8001ac6 <arm_correlate_q15+0x422>
        sum += ((q63_t) *px++ * *py++);
 8001a9e:	f837 100e 	ldrh.w	r1, [r7, lr]
 8001aa2:	f8b9 2000 	ldrh.w	r2, [r9]
      while (k > 0U)
 8001aa6:	2801      	cmp	r0, #1
        sum += ((q63_t) *px++ * *py++);
 8001aa8:	fbc1 4582 	smlalbb	r4, r5, r1, r2
      while (k > 0U)
 8001aac:	d00b      	beq.n	8001ac6 <arm_correlate_q15+0x422>
        sum += ((q63_t) *px++ * *py++);
 8001aae:	8859      	ldrh	r1, [r3, #2]
 8001ab0:	f8b9 2002 	ldrh.w	r2, [r9, #2]
      while (k > 0U)
 8001ab4:	2802      	cmp	r0, #2
        sum += ((q63_t) *px++ * *py++);
 8001ab6:	fbc1 4582 	smlalbb	r4, r5, r1, r2
      while (k > 0U)
 8001aba:	d004      	beq.n	8001ac6 <arm_correlate_q15+0x422>
        sum += ((q63_t) *px++ * *py++);
 8001abc:	889a      	ldrh	r2, [r3, #4]
 8001abe:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 8001ac2:	fbc2 4583 	smlalbb	r4, r5, r2, r3
      *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 8001ac6:	0be3      	lsrs	r3, r4, #15
 8001ac8:	ea43 4345 	orr.w	r3, r3, r5, lsl #17
 8001acc:	f303 030f 	ssat	r3, #16, r3
 8001ad0:	f8aa 3000 	strh.w	r3, [sl]
      px = pIn1 + count;
 8001ad4:	4667      	mov	r7, ip
      pOut += inc;
 8001ad6:	9b02      	ldr	r3, [sp, #8]
    while (blkCnt > 0U)
 8001ad8:	f10c 0c02 	add.w	ip, ip, #2
 8001adc:	45e3      	cmp	fp, ip
      pOut += inc;
 8001ade:	449a      	add	sl, r3
    while (blkCnt > 0U)
 8001ae0:	d1b0      	bne.n	8001a44 <arm_correlate_q15+0x3a0>
 8001ae2:	9a08      	ldr	r2, [sp, #32]
 8001ae4:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8001ae8:	9c05      	ldr	r4, [sp, #20]
 8001aea:	e9dd 1609 	ldrd	r1, r6, [sp, #36]	@ 0x24
 8001aee:	fb03 8802 	mla	r8, r3, r2, r8
    while (k > 0U)
 8001af2:	088f      	lsrs	r7, r1, #2
  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 8001af4:	eb06 0644 	add.w	r6, r6, r4, lsl #1
    while (k > 0U)
 8001af8:	d058      	beq.n	8001bac <arm_correlate_q15+0x508>
    sum = 0;
 8001afa:	2200      	movs	r2, #0
    blkCnt = blockSize2;
 8001afc:	9801      	ldr	r0, [sp, #4]
 8001afe:	4634      	mov	r4, r6
    k = count >> 2U;
 8001b00:	463d      	mov	r5, r7
    sum = 0;
 8001b02:	4613      	mov	r3, r2
 8001b04:	f8d4 c000 	ldr.w	ip, [r4]
 8001b08:	f8d0 e000 	ldr.w	lr, [r0]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 8001b0c:	fbcc 23ce 	smlald	r2, r3, ip, lr
 8001b10:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8001b14:	f8d0 e004 	ldr.w	lr, [r0, #4]
      sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 8001b18:	3408      	adds	r4, #8
 8001b1a:	3008      	adds	r0, #8
 8001b1c:	fbcc 23ce 	smlald	r2, r3, ip, lr
    while (k > 0U)
 8001b20:	3d01      	subs	r5, #1
 8001b22:	d1ef      	bne.n	8001b04 <arm_correlate_q15+0x460>
    while (k > 0U)
 8001b24:	f011 0403 	ands.w	r4, r1, #3
 8001b28:	d01a      	beq.n	8001b60 <arm_correlate_q15+0x4bc>
 8001b2a:	9801      	ldr	r0, [sp, #4]
 8001b2c:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8001b30:	eb06 07c7 	add.w	r7, r6, r7, lsl #3
      sum = __SMLALD(*px++, *py++, sum);
 8001b34:	f9b7 5000 	ldrsh.w	r5, [r7]
 8001b38:	f9b0 c000 	ldrsh.w	ip, [r0]
 8001b3c:	fbc5 23cc 	smlald	r2, r3, r5, ip
    while (k > 0U)
 8001b40:	2c01      	cmp	r4, #1
 8001b42:	d00d      	beq.n	8001b60 <arm_correlate_q15+0x4bc>
      sum = __SMLALD(*px++, *py++, sum);
 8001b44:	f9b7 5002 	ldrsh.w	r5, [r7, #2]
 8001b48:	f9b0 c002 	ldrsh.w	ip, [r0, #2]
 8001b4c:	fbc5 23cc 	smlald	r2, r3, r5, ip
    while (k > 0U)
 8001b50:	2c02      	cmp	r4, #2
 8001b52:	d005      	beq.n	8001b60 <arm_correlate_q15+0x4bc>
      sum = __SMLALD(*px++, *py++, sum);
 8001b54:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001b58:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8001b5c:	fbc4 23c0 	smlald	r2, r3, r4, r0
    *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 8001b60:	0bd2      	lsrs	r2, r2, #15
 8001b62:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8001b66:	f302 020f 	ssat	r2, #16, r2
    pOut += inc;
 8001b6a:	9b02      	ldr	r3, [sp, #8]
    *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 8001b6c:	f8a8 2000 	strh.w	r2, [r8]
  while (blockSize3 > 0U)
 8001b70:	3901      	subs	r1, #1
    px = ++pSrc1;
 8001b72:	f106 0602 	add.w	r6, r6, #2
    pOut += inc;
 8001b76:	4498      	add	r8, r3
  while (blockSize3 > 0U)
 8001b78:	f43f ae3f 	beq.w	80017fa <arm_correlate_q15+0x156>
    sum = 0;
 8001b7c:	2200      	movs	r2, #0
    while (k > 0U)
 8001b7e:	088f      	lsrs	r7, r1, #2
    sum = 0;
 8001b80:	4613      	mov	r3, r2
    while (k > 0U)
 8001b82:	d1ba      	bne.n	8001afa <arm_correlate_q15+0x456>
 8001b84:	9801      	ldr	r0, [sp, #4]
 8001b86:	4637      	mov	r7, r6
    k = count % 0x4U;
 8001b88:	460c      	mov	r4, r1
 8001b8a:	e7d3      	b.n	8001b34 <arm_correlate_q15+0x490>
    while (blkCnt > 0U)
 8001b8c:	2c00      	cmp	r4, #0
 8001b8e:	f47f ae01 	bne.w	8001794 <arm_correlate_q15+0xf0>
 8001b92:	e632      	b.n	80017fa <arm_correlate_q15+0x156>
 8001b94:	9b02      	ldr	r3, [sp, #8]
  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 8001b96:	9801      	ldr	r0, [sp, #4]
 8001b98:	eb06 0649 	add.w	r6, r6, r9, lsl #1
    while (k > 0U)
 8001b9c:	fb03 8809 	mla	r8, r3, r9, r8
  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 8001ba0:	4637      	mov	r7, r6
    k = count % 0x4U;
 8001ba2:	460c      	mov	r4, r1
    sum = 0;
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	e7c5      	b.n	8001b34 <arm_correlate_q15+0x490>
  px = pIn1;
 8001ba8:	4667      	mov	r7, ip
 8001baa:	e72a      	b.n	8001a02 <arm_correlate_q15+0x35e>
    while (k > 0U)
 8001bac:	2103      	movs	r1, #3
    k = count % 0x4U;
 8001bae:	2200      	movs	r2, #0
 8001bb0:	9801      	ldr	r0, [sp, #4]
 8001bb2:	4637      	mov	r7, r6
 8001bb4:	460c      	mov	r4, r1
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	e7bc      	b.n	8001b34 <arm_correlate_q15+0x490>
 8001bba:	bf00      	nop

08001bbc <arm_fir_fast_q15>:
ARM_DSP_ATTRIBUTE void arm_fir_fast_q15(
  const arm_fir_instance_q15 * S,
  const q15_t * pSrc,
        q15_t * pDst,
        uint32_t blockSize)
{
 8001bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bc0:	460e      	mov	r6, r1
 8001bc2:	4617      	mov	r7, r2
        q15_t *pState = S->pState;                     /* State pointer */
 8001bc4:	f8d0 9004 	ldr.w	r9, [r0, #4]
  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
 8001bc8:	6881      	ldr	r1, [r0, #8]
        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
        q15_t *px;                                     /* Temporary pointer for state buffer */
  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
        q31_t acc0;                                    /* Accumulators */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001bca:	8802      	ldrh	r2, [r0, #0]
{
 8001bcc:	b083      	sub	sp, #12
  /* Initialize blkCnt with number of taps */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d062      	beq.n	8001c98 <arm_fir_fast_q15+0xdc>
 8001bd2:	eb09 0842 	add.w	r8, r9, r2, lsl #1
 8001bd6:	f109 0e02 	add.w	lr, r9, #2
 8001bda:	46cb      	mov	fp, r9
 8001bdc:	f1a8 0804 	sub.w	r8, r8, #4

    /* Use SIMD to hold states and coefficients */
    px = pState;
    pb = pCoeffs;

    tapCnt = numTaps >> 1U;
 8001be0:	0855      	lsrs	r5, r2, #1
  blkCnt = blockSize;
 8001be2:	469c      	mov	ip, r3
 8001be4:	1c8c      	adds	r4, r1, #2
 8001be6:	4691      	mov	r9, r2
    *pStateCurnt++ = *pSrc++;
 8001be8:	f936 0b02 	ldrsh.w	r0, [r6], #2
 8001bec:	f828 0f02 	strh.w	r0, [r8, #2]!
 8001bf0:	2200      	movs	r2, #0
    acc0 = 0;
 8001bf2:	e9cd b300 	strd	fp, r3, [sp]
 8001bf6:	f1ae 0a02 	sub.w	sl, lr, #2
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	46cb      	mov	fp, r9

    do
    {
      acc0 += (q31_t) *px++ * *pb++;
 8001bfe:	f83a 9022 	ldrh.w	r9, [sl, r2, lsl #2]
 8001c02:	f831 3022 	ldrh.w	r3, [r1, r2, lsl #2]
 8001c06:	fb19 0003 	smlabb	r0, r9, r3, r0
	  acc0 += (q31_t) *px++ * *pb++;
 8001c0a:	f83e 3022 	ldrh.w	r3, [lr, r2, lsl #2]
 8001c0e:	f834 9022 	ldrh.w	r9, [r4, r2, lsl #2]

      tapCnt--;
    }
    while (tapCnt > 0U);
 8001c12:	3201      	adds	r2, #1
 8001c14:	4295      	cmp	r5, r2
	  acc0 += (q31_t) *px++ * *pb++;
 8001c16:	fb13 0009 	smlabb	r0, r3, r9, r0
    while (tapCnt > 0U);
 8001c1a:	d1f0      	bne.n	8001bfe <arm_fir_fast_q15+0x42>

    /* The result is in 2.30 format. Convert to 1.15 with saturation.
       Then store the output in the destination buffer. */
    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
 8001c1c:	46d9      	mov	r9, fp
 8001c1e:	13c0      	asrs	r0, r0, #15
 8001c20:	e9dd b300 	ldrd	fp, r3, [sp]
 8001c24:	f300 000f 	ssat	r0, #16, r0
  while (blkCnt > 0U)
 8001c28:	f1bc 0c01 	subs.w	ip, ip, #1
    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
 8001c2c:	f827 0b02 	strh.w	r0, [r7], #2
  while (blkCnt > 0U)
 8001c30:	f10e 0e02 	add.w	lr, lr, #2
 8001c34:	d1d8      	bne.n	8001be8 <arm_fir_fast_q15+0x2c>
 8001c36:	464a      	mov	r2, r9
 8001c38:	eb0b 0343 	add.w	r3, fp, r3, lsl #1
 8001c3c:	46d9      	mov	r9, fp
  tapCnt = (numTaps - 1U);

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy remaining data */
  while (tapCnt > 0U)
 8001c3e:	1e51      	subs	r1, r2, #1
 8001c40:	d010      	beq.n	8001c64 <arm_fir_fast_q15+0xa8>
 8001c42:	1e90      	subs	r0, r2, #2
 8001c44:	2806      	cmp	r0, #6
 8001c46:	f103 0002 	add.w	r0, r3, #2
 8001c4a:	d901      	bls.n	8001c50 <arm_fir_fast_q15+0x94>
 8001c4c:	4581      	cmp	r9, r0
 8001c4e:	d10c      	bne.n	8001c6a <arm_fir_fast_q15+0xae>
 8001c50:	f1a9 0902 	sub.w	r9, r9, #2
 8001c54:	e000      	b.n	8001c58 <arm_fir_fast_q15+0x9c>
 8001c56:	3002      	adds	r0, #2
  {
    *pStateCurnt++ = *pState++;
 8001c58:	f930 3c02 	ldrsh.w	r3, [r0, #-2]
 8001c5c:	f829 3f02 	strh.w	r3, [r9, #2]!
  while (tapCnt > 0U)
 8001c60:	3901      	subs	r1, #1
 8001c62:	d1f8      	bne.n	8001c56 <arm_fir_fast_q15+0x9a>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 8001c64:	b003      	add	sp, #12
 8001c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c6a:	3a03      	subs	r2, #3
 8001c6c:	0852      	lsrs	r2, r2, #1
 8001c6e:	3201      	adds	r2, #1
 8001c70:	461d      	mov	r5, r3
 8001c72:	464c      	mov	r4, r9
  while (tapCnt > 0U)
 8001c74:	2000      	movs	r0, #0
    *pStateCurnt++ = *pState++;
 8001c76:	3001      	adds	r0, #1
 8001c78:	f855 6b04 	ldr.w	r6, [r5], #4
 8001c7c:	f844 6b04 	str.w	r6, [r4], #4
  while (tapCnt > 0U)
 8001c80:	4290      	cmp	r0, r2
 8001c82:	d3f8      	bcc.n	8001c76 <arm_fir_fast_q15+0xba>
 8001c84:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8001c88:	d0ec      	beq.n	8001c64 <arm_fir_fast_q15+0xa8>
    *pStateCurnt++ = *pState++;
 8001c8a:	f933 3022 	ldrsh.w	r3, [r3, r2, lsl #2]
 8001c8e:	f829 3022 	strh.w	r3, [r9, r2, lsl #2]
}
 8001c92:	b003      	add	sp, #12
 8001c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        q15_t *pState = S->pState;                     /* State pointer */
 8001c98:	464b      	mov	r3, r9
 8001c9a:	e7d0      	b.n	8001c3e <arm_fir_fast_q15+0x82>

08001c9c <arm_fir_init_q15>:
        arm_fir_instance_q15 * S,
        uint16_t numTaps,
  const q15_t * pCoeffs,
        q15_t * pState,
        uint32_t blockSize)
{
 8001c9c:	b538      	push	{r3, r4, r5, lr}
  arm_status status;

#if defined (ARM_MATH_DSP)

  /* The Number of filter coefficients in the filter must be even and at least 4 */
  if (numTaps & 0x1U)
 8001c9e:	f011 0501 	ands.w	r5, r1, #1
 8001ca2:	d10e      	bne.n	8001cc2 <arm_fir_init_q15+0x26>
    status = ARM_MATH_ARGUMENT_ERROR;
  }
  else
  {
    /* Assign filter taps */
    S->numTaps = numTaps;
 8001ca4:	8001      	strh	r1, [r0, #0]

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 8001ca6:	468c      	mov	ip, r1

    /* Clear the state buffer.  The size is always (blockSize + numTaps ) */
    memset(pState, 0, (numTaps + (blockSize)) * sizeof(q15_t));
 8001ca8:	9904      	ldr	r1, [sp, #16]
    S->pCoeffs = pCoeffs;
 8001caa:	6082      	str	r2, [r0, #8]
    memset(pState, 0, (numTaps + (blockSize)) * sizeof(q15_t));
 8001cac:	448c      	add	ip, r1
 8001cae:	4604      	mov	r4, r0
 8001cb0:	ea4f 024c 	mov.w	r2, ip, lsl #1
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f000 fa5c 	bl	8002174 <memset>

    /* Assign state pointer */
    S->pState = pState;
 8001cbc:	6060      	str	r0, [r4, #4]

    status = ARM_MATH_SUCCESS;
 8001cbe:	4628      	mov	r0, r5

  return (status);

#endif /* #if defined (ARM_MATH_DSP) */

}
 8001cc0:	bd38      	pop	{r3, r4, r5, pc}
    status = ARM_MATH_ARGUMENT_ERROR;
 8001cc2:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001cc6:	bd38      	pop	{r3, r4, r5, pc}

08001cc8 <arm_absmax_q15>:
ARM_DSP_ATTRIBUTE void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 8001cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
  /* Load first input value that act as reference value for comparison */                                  \
  out = *pSrc++;                                                                                            \
 8001ccc:	4680      	mov	r8, r0
 8001cce:	f938 cb02 	ldrsh.w	ip, [r8], #2
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 8001cd2:	f1bc 0f00 	cmp.w	ip, #0
 8001cd6:	dc04      	bgt.n	8001ce2 <arm_absmax_q15+0x1a>
  __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001cd8:	2400      	movs	r4, #0
 8001cda:	fad4 f41c 	qsub16	r4, r4, ip
 8001cde:	fa0f fc84 	sxth.w	ip, r4
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 8001ce2:	f101 39ff 	add.w	r9, r1, #4294967295
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8001ce6:	ea5f 0a99 	movs.w	sl, r9, lsr #2
 8001cea:	d07c      	beq.n	8001de6 <arm_absmax_q15+0x11e>
  index = 0U;                                                                                               \
 8001cec:	2400      	movs	r4, #0
 8001cee:	300a      	adds	r0, #10
 8001cf0:	ea4f 078a 	mov.w	r7, sl, lsl #2
  outIndex = 0U;                                                                                            \
 8001cf4:	4625      	mov	r5, r4
 8001cf6:	4626      	mov	r6, r4
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8001cf8:	f930 ec08 	ldrsh.w	lr, [r0, #-8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001cfc:	f1be 0f00 	cmp.w	lr, #0
 8001d00:	dc03      	bgt.n	8001d0a <arm_absmax_q15+0x42>
 8001d02:	fad6 fe1e 	qsub16	lr, r6, lr
 8001d06:	fa0f fe8e 	sxth.w	lr, lr
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 8001d0a:	45e6      	cmp	lr, ip
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
 8001d0c:	bfc8      	it	gt
 8001d0e:	46f4      	movgt	ip, lr
      outIndex = index + 1U;                                                                                \
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001d10:	f930 ec06 	ldrsh.w	lr, [r0, #-6]
      outIndex = index + 1U;                                                                                \
 8001d14:	bfc8      	it	gt
 8001d16:	1c65      	addgt	r5, r4, #1
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001d18:	f1be 0f00 	cmp.w	lr, #0
 8001d1c:	dc03      	bgt.n	8001d26 <arm_absmax_q15+0x5e>
 8001d1e:	fad6 fe1e 	qsub16	lr, r6, lr
 8001d22:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                         \
 8001d26:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001d28:	bfb8      	it	lt
 8001d2a:	46f4      	movlt	ip, lr
      outIndex = index + 2U;                                                                                \
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001d2c:	f930 ec04 	ldrsh.w	lr, [r0, #-4]
      outIndex = index + 2U;                                                                                \
 8001d30:	bfb8      	it	lt
 8001d32:	1ca5      	addlt	r5, r4, #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001d34:	f1be 0f00 	cmp.w	lr, #0
 8001d38:	dc03      	bgt.n	8001d42 <arm_absmax_q15+0x7a>
 8001d3a:	fad6 fe1e 	qsub16	lr, r6, lr
 8001d3e:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                          \
 8001d42:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 3U;                                                                                \
 8001d44:	bfa8      	it	ge
 8001d46:	46e6      	movge	lr, ip
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001d48:	f930 cc02 	ldrsh.w	ip, [r0, #-2]
      outIndex = index + 3U;                                                                                \
 8001d4c:	bfb8      	it	lt
 8001d4e:	1ce5      	addlt	r5, r4, #3
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001d50:	f1bc 0f00 	cmp.w	ip, #0
 8001d54:	dc03      	bgt.n	8001d5e <arm_absmax_q15+0x96>
 8001d56:	fad6 fc1c 	qsub16	ip, r6, ip
 8001d5a:	fa0f fc8c 	sxth.w	ip, ip
    if (cur_absmax > out)                                                                          \
 8001d5e:	45e6      	cmp	lr, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 4U;                                                                                \
 8001d60:	f104 0404 	add.w	r4, r4, #4
    if (cur_absmax > out)                                                                          \
 8001d64:	bfac      	ite	ge
 8001d66:	46f4      	movge	ip, lr
      outIndex = index + 4U;                                                                                \
 8001d68:	4625      	movlt	r5, r4
  while (blkCnt > 0U)                                                                                       \
 8001d6a:	42bc      	cmp	r4, r7
 8001d6c:	f100 0008 	add.w	r0, r0, #8
 8001d70:	d1c2      	bne.n	8001cf8 <arm_absmax_q15+0x30>
 8001d72:	eb08 08ca 	add.w	r8, r8, sl, lsl #3
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8001d76:	f019 0403 	ands.w	r4, r9, #3
 8001d7a:	d01f      	beq.n	8001dbc <arm_absmax_q15+0xf4>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8001d7c:	f9b8 0000 	ldrsh.w	r0, [r8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001d80:	2800      	cmp	r0, #0
 8001d82:	dd20      	ble.n	8001dc6 <arm_absmax_q15+0xfe>
    if (cur_absmax > out)                                                                         \
 8001d84:	4560      	cmp	r0, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001d86:	bfc4      	itt	gt
 8001d88:	4684      	movgt	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8001d8a:	1b0d      	subgt	r5, r1, r4
  while (blkCnt > 0U)                                                                                       \
 8001d8c:	1e66      	subs	r6, r4, #1
 8001d8e:	d015      	beq.n	8001dbc <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8001d90:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001d94:	2800      	cmp	r0, #0
 8001d96:	dd1b      	ble.n	8001dd0 <arm_absmax_q15+0x108>
    if (cur_absmax > out)                                                                         \
 8001d98:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8001d9a:	bfbc      	itt	lt
 8001d9c:	1b8d      	sublt	r5, r1, r6
      out = cur_absmax;                                                                                       \
 8001d9e:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8001da0:	2c02      	cmp	r4, #2
 8001da2:	d00b      	beq.n	8001dbc <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8001da4:	f9b8 1004 	ldrsh.w	r1, [r8, #4]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001da8:	2900      	cmp	r1, #0
 8001daa:	dc03      	bgt.n	8001db4 <arm_absmax_q15+0xec>
 8001dac:	2000      	movs	r0, #0
 8001dae:	fad0 f111 	qsub16	r1, r0, r1
 8001db2:	b209      	sxth	r1, r1
      out = cur_absmax;                                                                                       \
 8001db4:	4561      	cmp	r1, ip
 8001db6:	bfc4      	itt	gt
 8001db8:	464d      	movgt	r5, r9
 8001dba:	468c      	movgt	ip, r1
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 8001dbc:	f8a2 c000 	strh.w	ip, [r2]
  *pIndex = outIndex;  
 8001dc0:	601d      	str	r5, [r3, #0]
}
 8001dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001dc6:	2600      	movs	r6, #0
 8001dc8:	fad6 f010 	qsub16	r0, r6, r0
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001dcc:	b200      	sxth	r0, r0
 8001dce:	e7d9      	b.n	8001d84 <arm_absmax_q15+0xbc>
 8001dd0:	2700      	movs	r7, #0
 8001dd2:	fad7 f010 	qsub16	r0, r7, r0
 8001dd6:	b200      	sxth	r0, r0
    if (cur_absmax > out)                                                                         \
 8001dd8:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8001dda:	bfbc      	itt	lt
 8001ddc:	1b8d      	sublt	r5, r1, r6
      out = cur_absmax;                                                                                       \
 8001dde:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8001de0:	2c02      	cmp	r4, #2
 8001de2:	d1df      	bne.n	8001da4 <arm_absmax_q15+0xdc>
 8001de4:	e7ea      	b.n	8001dbc <arm_absmax_q15+0xf4>
  outIndex = 0U;                                                                                            \
 8001de6:	4655      	mov	r5, sl
 8001de8:	e7c5      	b.n	8001d76 <arm_absmax_q15+0xae>
 8001dea:	bf00      	nop

08001dec <arm_copy_q15>:
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001dec:	b33a      	cbz	r2, 8001e3e <arm_copy_q15+0x52>
{
 8001dee:	b530      	push	{r4, r5, lr}
 8001df0:	1e54      	subs	r4, r2, #1
 8001df2:	2c06      	cmp	r4, #6
 8001df4:	f100 0c02 	add.w	ip, r0, #2
 8001df8:	d901      	bls.n	8001dfe <arm_copy_q15+0x12>
 8001dfa:	4561      	cmp	r1, ip
 8001dfc:	d10b      	bne.n	8001e16 <arm_copy_q15+0x2a>
 8001dfe:	1e8b      	subs	r3, r1, #2
 8001e00:	e002      	b.n	8001e08 <arm_copy_q15+0x1c>
 8001e02:	3c01      	subs	r4, #1
 8001e04:	f10c 0c02 	add.w	ip, ip, #2
  {
    /* C = A */

    /* Copy and store result in destination buffer */
    *pDst++ = *pSrc++;
 8001e08:	f93c 2c02 	ldrsh.w	r2, [ip, #-2]
 8001e0c:	f823 2f02 	strh.w	r2, [r3, #2]!
  while (blkCnt > 0U)
 8001e10:	2c00      	cmp	r4, #0
 8001e12:	d1f6      	bne.n	8001e02 <arm_copy_q15+0x16>

    /* Decrement loop counter */
    blkCnt--;
  }
}
 8001e14:	bd30      	pop	{r4, r5, pc}
 8001e16:	0855      	lsrs	r5, r2, #1
 8001e18:	4684      	mov	ip, r0
 8001e1a:	460c      	mov	r4, r1
  while (blkCnt > 0U)
 8001e1c:	2300      	movs	r3, #0
    *pDst++ = *pSrc++;
 8001e1e:	3301      	adds	r3, #1
 8001e20:	f85c eb04 	ldr.w	lr, [ip], #4
 8001e24:	f844 eb04 	str.w	lr, [r4], #4
  while (blkCnt > 0U)
 8001e28:	42ab      	cmp	r3, r5
 8001e2a:	d1f8      	bne.n	8001e1e <arm_copy_q15+0x32>
 8001e2c:	f022 0301 	bic.w	r3, r2, #1
 8001e30:	07d2      	lsls	r2, r2, #31
 8001e32:	d5ef      	bpl.n	8001e14 <arm_copy_q15+0x28>
    *pDst++ = *pSrc++;
 8001e34:	f930 2013 	ldrsh.w	r2, [r0, r3, lsl #1]
 8001e38:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001e3c:	bd30      	pop	{r4, r5, pc}
 8001e3e:	4770      	bx	lr

08001e40 <arm_fill_q15>:
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001e40:	b1d2      	cbz	r2, 8001e78 <arm_fill_q15+0x38>
 8001e42:	2a01      	cmp	r2, #1
 8001e44:	d016      	beq.n	8001e74 <arm_fill_q15+0x34>
{
 8001e46:	b510      	push	{r4, lr}
 8001e48:	f04f 0e00 	mov.w	lr, #0
 8001e4c:	f360 0e0f 	bfi	lr, r0, #0, #16
 8001e50:	0854      	lsrs	r4, r2, #1
 8001e52:	f360 4e1f 	bfi	lr, r0, #16, #16
 8001e56:	468c      	mov	ip, r1
  while (blkCnt > 0U)
 8001e58:	2300      	movs	r3, #0
  {
    /* C = value */

    /* Fill value in destination buffer */
    *pDst++ = value;
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	42a3      	cmp	r3, r4
 8001e5e:	f84c eb04 	str.w	lr, [ip], #4
  while (blkCnt > 0U)
 8001e62:	d1fa      	bne.n	8001e5a <arm_fill_q15+0x1a>
 8001e64:	07d3      	lsls	r3, r2, #31
 8001e66:	d504      	bpl.n	8001e72 <arm_fill_q15+0x32>
 8001e68:	f022 0201 	bic.w	r2, r2, #1
 8001e6c:	eb01 0142 	add.w	r1, r1, r2, lsl #1
    *pDst++ = value;
 8001e70:	8008      	strh	r0, [r1, #0]

    /* Decrement loop counter */
    blkCnt--;
  }
}
 8001e72:	bd10      	pop	{r4, pc}
    *pDst++ = value;
 8001e74:	8008      	strh	r0, [r1, #0]
  while (blkCnt > 0U)
 8001e76:	4770      	bx	lr
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop

08001e7c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e7c:	4a03      	ldr	r2, [pc, #12]	@ (8001e8c <HAL_IncTick+0x10>)
 8001e7e:	4b04      	ldr	r3, [pc, #16]	@ (8001e90 <HAL_IncTick+0x14>)
 8001e80:	6811      	ldr	r1, [r2, #0]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	440b      	add	r3, r1
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20005b14 	.word	0x20005b14
 8001e90:	20000000 	.word	0x20000000

08001e94 <uart2_set_fcpu>:

unsigned long f_cpu;

/** Functions ----------------------------------------------------------------*/
void uart2_set_fcpu(unsigned long freq)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
	f_cpu = freq;
 8001e9c:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <uart2_set_fcpu+0x1c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20005b18 	.word	0x20005b18

08001eb4 <uart2_dma1_config>:

	return USART_OK;
}

uart_err_type_t uart2_dma1_config(uint32_t baud, uart_data_type_t ndata, uart_stop_type_t nstop)
{
 8001eb4:	b5b0      	push	{r4, r5, r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	72fb      	strb	r3, [r7, #11]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	72bb      	strb	r3, [r7, #10]
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;	// enable UART2 clock
 8001ec4:	4b85      	ldr	r3, [pc, #532]	@ (80020dc <uart2_dma1_config+0x228>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	4a84      	ldr	r2, [pc, #528]	@ (80020dc <uart2_dma1_config+0x228>)
 8001eca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ece:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;	// enable GPIOA clock
 8001ed0:	4b82      	ldr	r3, [pc, #520]	@ (80020dc <uart2_dma1_config+0x228>)
 8001ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed4:	4a81      	ldr	r2, [pc, #516]	@ (80020dc <uart2_dma1_config+0x228>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;		// enable DMA1 clock
 8001edc:	4b7f      	ldr	r3, [pc, #508]	@ (80020dc <uart2_dma1_config+0x228>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	4a7e      	ldr	r2, [pc, #504]	@ (80020dc <uart2_dma1_config+0x228>)
 8001ee2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ee6:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Setup DMA1 for transmission */
	// disable DMA1 to configure
	DMA1_Stream6->CR &= ~DMA_SxCR_EN;
 8001ee8:	4b7d      	ldr	r3, [pc, #500]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a7c      	ldr	r2, [pc, #496]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001eee:	f023 0301 	bic.w	r3, r3, #1
 8001ef2:	6013      	str	r3, [r2, #0]
	while (DMA1_Stream6->CR & DMA_SxCR_EN);
 8001ef4:	bf00      	nop
 8001ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f9      	bne.n	8001ef6 <uart2_dma1_config+0x42>

	// select stream 6, channel 4 for USART2_TX
	DMA1_Stream6->CR &= ~DMA_SxCR_CHSEL;
 8001f02:	4b77      	ldr	r3, [pc, #476]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a76      	ldr	r2, [pc, #472]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f08:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8001f0c:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR |= DMA_SxCR_CHSEL_2;
 8001f0e:	4b74      	ldr	r3, [pc, #464]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a73      	ldr	r2, [pc, #460]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f18:	6013      	str	r3, [r2, #0]

	// disable direct mode
	DMA1_Stream6->FCR |= DMA_SxFCR_DMDIS;
 8001f1a:	4b71      	ldr	r3, [pc, #452]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	4a70      	ldr	r2, [pc, #448]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f20:	f043 0304 	orr.w	r3, r3, #4
 8001f24:	6153      	str	r3, [r2, #20]

	// normal mode, low priority, 1 byte data size (memory and peripheral)
	DMA1_Stream6->CR &= ~(DMA_SxCR_DBM | DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE);
 8001f26:	4b6e      	ldr	r3, [pc, #440]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a6d      	ldr	r2, [pc, #436]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f2c:	f423 23ef 	bic.w	r3, r3, #489472	@ 0x77800
 8001f30:	6013      	str	r3, [r2, #0]

	// memory increment mode
	DMA1_Stream6->CR |= DMA_SxCR_MINC;
 8001f32:	4b6b      	ldr	r3, [pc, #428]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a6a      	ldr	r2, [pc, #424]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f3c:	6013      	str	r3, [r2, #0]

	// fixed peripheral pointer
	DMA1_Stream6->CR &= ~DMA_SxCR_PINC;
 8001f3e:	4b68      	ldr	r3, [pc, #416]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a67      	ldr	r2, [pc, #412]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001f48:	6013      	str	r3, [r2, #0]

	// disable circular mode
	DMA1_Stream6->CR &= ~DMA_SxCR_CIRC;
 8001f4a:	4b65      	ldr	r3, [pc, #404]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a64      	ldr	r2, [pc, #400]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f54:	6013      	str	r3, [r2, #0]

	// memory to peripheral mode
	DMA1_Stream6->CR &= ~DMA_SxCR_DIR_1;
 8001f56:	4b62      	ldr	r3, [pc, #392]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a61      	ldr	r2, [pc, #388]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f60:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR |= DMA_SxCR_DIR_0;
 8001f62:	4b5f      	ldr	r3, [pc, #380]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a5e      	ldr	r2, [pc, #376]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f6c:	6013      	str	r3, [r2, #0]

	// peripheral address is USART2_DR
	DMA1_Stream6->PAR = (uint32_t)&(USART2->DR);
 8001f6e:	4b5c      	ldr	r3, [pc, #368]	@ (80020e0 <uart2_dma1_config+0x22c>)
 8001f70:	4a5c      	ldr	r2, [pc, #368]	@ (80020e4 <uart2_dma1_config+0x230>)
 8001f72:	609a      	str	r2, [r3, #8]

	/* Setup UART2 for transmission using DMA1 */
	// alternate function mode on TX (PA2) and RX (PA3)
	GPIOA->MODER |= GPIO_MODER_MODER2_1 | GPIO_MODER_MODER3_1;
 8001f74:	4b5c      	ldr	r3, [pc, #368]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a5b      	ldr	r2, [pc, #364]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f7a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8001f7e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0);
 8001f80:	4b59      	ldr	r3, [pc, #356]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a58      	ldr	r2, [pc, #352]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f86:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8001f8a:	6013      	str	r3, [r2, #0]

	// select alternate function mode 7 for each
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL2 | GPIO_AFRL_AFRL3);
 8001f8c:	4b56      	ldr	r3, [pc, #344]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	4a55      	ldr	r2, [pc, #340]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001f96:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= GPIO_AFRL_AFRL2_0 | GPIO_AFRL_AFRL3_0 |
 8001f98:	4b53      	ldr	r3, [pc, #332]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f9a:	6a1b      	ldr	r3, [r3, #32]
 8001f9c:	4a52      	ldr	r2, [pc, #328]	@ (80020e8 <uart2_dma1_config+0x234>)
 8001f9e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8001fa2:	6213      	str	r3, [r2, #32]
					GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL3_1 |
					GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL3_2;

	USART2->CR1 |= USART_CR1_UE;			// UART2 enable
 8001fa4:	4b51      	ldr	r3, [pc, #324]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	4a50      	ldr	r2, [pc, #320]	@ (80020ec <uart2_dma1_config+0x238>)
 8001faa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fae:	60d3      	str	r3, [r2, #12]

	if (ndata == USART_DATA_8)
 8001fb0:	7afb      	ldrb	r3, [r7, #11]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d106      	bne.n	8001fc4 <uart2_dma1_config+0x110>
	{
		USART2->CR1 &= ~USART_CR1_M;		// 1 start, 8 data, n stop
 8001fb6:	4b4d      	ldr	r3, [pc, #308]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	4a4c      	ldr	r2, [pc, #304]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001fc0:	60d3      	str	r3, [r2, #12]
 8001fc2:	e00b      	b.n	8001fdc <uart2_dma1_config+0x128>
	}
	else if (ndata == USART_DATA_9)
 8001fc4:	7afb      	ldrb	r3, [r7, #11]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d106      	bne.n	8001fd8 <uart2_dma1_config+0x124>
	{
		USART2->CR1 |= USART_CR1_M;			// 1 start, 9 data, n stop
 8001fca:	4b48      	ldr	r3, [pc, #288]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	4a47      	ldr	r2, [pc, #284]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fd0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fd4:	60d3      	str	r3, [r2, #12]
 8001fd6:	e001      	b.n	8001fdc <uart2_dma1_config+0x128>
	}
	else
	{
		return USART_INVALID_NDATA;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	e07b      	b.n	80020d4 <uart2_dma1_config+0x220>
	}

	if (nstop == USART_STOP_1)
 8001fdc:	7abb      	ldrb	r3, [r7, #10]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d106      	bne.n	8001ff0 <uart2_dma1_config+0x13c>
	{
		USART2->CR2 &= ~USART_CR2_STOP;		// 1 stop bit
 8001fe2:	4b42      	ldr	r3, [pc, #264]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	4a41      	ldr	r2, [pc, #260]	@ (80020ec <uart2_dma1_config+0x238>)
 8001fe8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fec:	6113      	str	r3, [r2, #16]
 8001fee:	e021      	b.n	8002034 <uart2_dma1_config+0x180>
	}
	else if (nstop == USART_STOP_HALF)
 8001ff0:	7abb      	ldrb	r3, [r7, #10]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d10c      	bne.n	8002010 <uart2_dma1_config+0x15c>
	{
		USART2->CR2 &= ~USART_CR2_STOP;		// half stop bit
 8001ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80020ec <uart2_dma1_config+0x238>)
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	4a3c      	ldr	r2, [pc, #240]	@ (80020ec <uart2_dma1_config+0x238>)
 8001ffc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002000:	6113      	str	r3, [r2, #16]
		USART2->CR2 |= USART_CR2_STOP_0;
 8002002:	4b3a      	ldr	r3, [pc, #232]	@ (80020ec <uart2_dma1_config+0x238>)
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	4a39      	ldr	r2, [pc, #228]	@ (80020ec <uart2_dma1_config+0x238>)
 8002008:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800200c:	6113      	str	r3, [r2, #16]
 800200e:	e011      	b.n	8002034 <uart2_dma1_config+0x180>
	}
	else if (nstop == USART_STOP_2)
 8002010:	7abb      	ldrb	r3, [r7, #10]
 8002012:	2b02      	cmp	r3, #2
 8002014:	d10c      	bne.n	8002030 <uart2_dma1_config+0x17c>
	{
		USART2->CR2 &= ~USART_CR2_STOP;		// 2 stop bits
 8002016:	4b35      	ldr	r3, [pc, #212]	@ (80020ec <uart2_dma1_config+0x238>)
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	4a34      	ldr	r2, [pc, #208]	@ (80020ec <uart2_dma1_config+0x238>)
 800201c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002020:	6113      	str	r3, [r2, #16]
		USART2->CR2 |= USART_CR2_STOP_1;
 8002022:	4b32      	ldr	r3, [pc, #200]	@ (80020ec <uart2_dma1_config+0x238>)
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	4a31      	ldr	r2, [pc, #196]	@ (80020ec <uart2_dma1_config+0x238>)
 8002028:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800202c:	6113      	str	r3, [r2, #16]
 800202e:	e001      	b.n	8002034 <uart2_dma1_config+0x180>
	}
	else
	{
		return USART_INVALID_NSTOP;
 8002030:	2301      	movs	r3, #1
 8002032:	e04f      	b.n	80020d4 <uart2_dma1_config+0x220>
	}

	// pg. 519 STM32F401RE reference
	float usart_div = f_cpu / (2 * 16.0 * baud);		// APB1 bus is 1/2 clock speed of f_cpu
 8002034:	4b2e      	ldr	r3, [pc, #184]	@ (80020f0 <uart2_dma1_config+0x23c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe fa0f 	bl	800045c <__aeabi_ui2d>
 800203e:	4604      	mov	r4, r0
 8002040:	460d      	mov	r5, r1
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f7fe fa0a 	bl	800045c <__aeabi_ui2d>
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	4b29      	ldr	r3, [pc, #164]	@ (80020f4 <uart2_dma1_config+0x240>)
 800204e:	f7fe fa7f 	bl	8000550 <__aeabi_dmul>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4620      	mov	r0, r4
 8002058:	4629      	mov	r1, r5
 800205a:	f7fe fba3 	bl	80007a4 <__aeabi_ddiv>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f7fe fd0d 	bl	8000a84 <__aeabi_d2f>
 800206a:	4603      	mov	r3, r0
 800206c:	617b      	str	r3, [r7, #20]
	uint16_t mantissa = (uint16_t) usart_div;
 800206e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002076:	ee17 3a90 	vmov	r3, s15
 800207a:	827b      	strh	r3, [r7, #18]
	uint8_t fraction = (uint8_t) ((usart_div - mantissa) * 16);
 800207c:	8a7b      	ldrh	r3, [r7, #18]
 800207e:	ee07 3a90 	vmov	s15, r3
 8002082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002086:	ed97 7a05 	vldr	s14, [r7, #20]
 800208a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800208e:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002092:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800209a:	edc7 7a01 	vstr	s15, [r7, #4]
 800209e:	793b      	ldrb	r3, [r7, #4]
 80020a0:	747b      	strb	r3, [r7, #17]
	USART2->BRR = mantissa << 4 | fraction;
 80020a2:	8a7b      	ldrh	r3, [r7, #18]
 80020a4:	011a      	lsls	r2, r3, #4
 80020a6:	7c7b      	ldrb	r3, [r7, #17]
 80020a8:	431a      	orrs	r2, r3
 80020aa:	4b10      	ldr	r3, [pc, #64]	@ (80020ec <uart2_dma1_config+0x238>)
 80020ac:	609a      	str	r2, [r3, #8]

	USART2->CR3 |= USART_CR3_DMAT;		// enable DMA transmitter
 80020ae:	4b0f      	ldr	r3, [pc, #60]	@ (80020ec <uart2_dma1_config+0x238>)
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	4a0e      	ldr	r2, [pc, #56]	@ (80020ec <uart2_dma1_config+0x238>)
 80020b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b8:	6153      	str	r3, [r2, #20]

	USART2->CR1 |= USART_CR1_TE;		// transmitter enable
 80020ba:	4b0c      	ldr	r3, [pc, #48]	@ (80020ec <uart2_dma1_config+0x238>)
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	4a0b      	ldr	r2, [pc, #44]	@ (80020ec <uart2_dma1_config+0x238>)
 80020c0:	f043 0308 	orr.w	r3, r3, #8
 80020c4:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_RE;		// receiver enable
 80020c6:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <uart2_dma1_config+0x238>)
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	4a08      	ldr	r2, [pc, #32]	@ (80020ec <uart2_dma1_config+0x238>)
 80020cc:	f043 0304 	orr.w	r3, r3, #4
 80020d0:	60d3      	str	r3, [r2, #12]

	return USART_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bdb0      	pop	{r4, r5, r7, pc}
 80020dc:	40023800 	.word	0x40023800
 80020e0:	400260a0 	.word	0x400260a0
 80020e4:	40004404 	.word	0x40004404
 80020e8:	40020000 	.word	0x40020000
 80020ec:	40004400 	.word	0x40004400
 80020f0:	20005b18 	.word	0x20005b18
 80020f4:	40400000 	.word	0x40400000

080020f8 <uart2_dma1_write>:

	return USART_OK;
}

void uart2_dma1_write(uint16_t n, uint8_t * data)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	6039      	str	r1, [r7, #0]
 8002102:	80fb      	strh	r3, [r7, #6]
	while (!(USART2->SR & USART_SR_TXE));	// wait for transmit data register empty
 8002104:	bf00      	nop
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <uart2_dma1_write+0x70>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0f9      	beq.n	8002106 <uart2_dma1_write+0xe>
	USART2->SR &= ~USART_SR_TC;				// clear flag
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <uart2_dma1_write+0x70>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a14      	ldr	r2, [pc, #80]	@ (8002168 <uart2_dma1_write+0x70>)
 8002118:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800211c:	6013      	str	r3, [r2, #0]

	DMA1_Stream6->CR &= ~DMA_SxCR_EN;		// disable DMA stream
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <uart2_dma1_write+0x74>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a12      	ldr	r2, [pc, #72]	@ (800216c <uart2_dma1_write+0x74>)
 8002124:	f023 0301 	bic.w	r3, r3, #1
 8002128:	6013      	str	r3, [r2, #0]
	while (DMA1_Stream6->CR & DMA_SxCR_EN);
 800212a:	bf00      	nop
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <uart2_dma1_write+0x74>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1f9      	bne.n	800212c <uart2_dma1_write+0x34>

	// clear flags
	DMA1->HIFCR |= DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8002138:	4b0d      	ldr	r3, [pc, #52]	@ (8002170 <uart2_dma1_write+0x78>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4a0c      	ldr	r2, [pc, #48]	@ (8002170 <uart2_dma1_write+0x78>)
 800213e:	f443 1374 	orr.w	r3, r3, #3997696	@ 0x3d0000
 8002142:	60d3      	str	r3, [r2, #12]

	DMA1_Stream6->NDTR = n;					// set # of data items to transfer
 8002144:	4a09      	ldr	r2, [pc, #36]	@ (800216c <uart2_dma1_write+0x74>)
 8002146:	88fb      	ldrh	r3, [r7, #6]
 8002148:	6053      	str	r3, [r2, #4]
	DMA1_Stream6->M0AR = (uint32_t) data;	// pointer to data
 800214a:	4a08      	ldr	r2, [pc, #32]	@ (800216c <uart2_dma1_write+0x74>)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	60d3      	str	r3, [r2, #12]
	DMA1_Stream6->CR |= DMA_SxCR_EN;		// enable DMA stream
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <uart2_dma1_write+0x74>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a05      	ldr	r2, [pc, #20]	@ (800216c <uart2_dma1_write+0x74>)
 8002156:	f043 0301 	orr.w	r3, r3, #1
 800215a:	6013      	str	r3, [r2, #0]
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40004400 	.word	0x40004400
 800216c:	400260a0 	.word	0x400260a0
 8002170:	40026000 	.word	0x40026000

08002174 <memset>:
 8002174:	4402      	add	r2, r0
 8002176:	4603      	mov	r3, r0
 8002178:	4293      	cmp	r3, r2
 800217a:	d100      	bne.n	800217e <memset+0xa>
 800217c:	4770      	bx	lr
 800217e:	f803 1b01 	strb.w	r1, [r3], #1
 8002182:	e7f9      	b.n	8002178 <memset+0x4>

08002184 <__libc_init_array>:
 8002184:	b570      	push	{r4, r5, r6, lr}
 8002186:	4d0d      	ldr	r5, [pc, #52]	@ (80021bc <__libc_init_array+0x38>)
 8002188:	4c0d      	ldr	r4, [pc, #52]	@ (80021c0 <__libc_init_array+0x3c>)
 800218a:	1b64      	subs	r4, r4, r5
 800218c:	10a4      	asrs	r4, r4, #2
 800218e:	2600      	movs	r6, #0
 8002190:	42a6      	cmp	r6, r4
 8002192:	d109      	bne.n	80021a8 <__libc_init_array+0x24>
 8002194:	4d0b      	ldr	r5, [pc, #44]	@ (80021c4 <__libc_init_array+0x40>)
 8002196:	4c0c      	ldr	r4, [pc, #48]	@ (80021c8 <__libc_init_array+0x44>)
 8002198:	f000 f818 	bl	80021cc <_init>
 800219c:	1b64      	subs	r4, r4, r5
 800219e:	10a4      	asrs	r4, r4, #2
 80021a0:	2600      	movs	r6, #0
 80021a2:	42a6      	cmp	r6, r4
 80021a4:	d105      	bne.n	80021b2 <__libc_init_array+0x2e>
 80021a6:	bd70      	pop	{r4, r5, r6, pc}
 80021a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80021ac:	4798      	blx	r3
 80021ae:	3601      	adds	r6, #1
 80021b0:	e7ee      	b.n	8002190 <__libc_init_array+0xc>
 80021b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80021b6:	4798      	blx	r3
 80021b8:	3601      	adds	r6, #1
 80021ba:	e7f2      	b.n	80021a2 <__libc_init_array+0x1e>
 80021bc:	0800224c 	.word	0x0800224c
 80021c0:	0800224c 	.word	0x0800224c
 80021c4:	0800224c 	.word	0x0800224c
 80021c8:	08002250 	.word	0x08002250

080021cc <_init>:
 80021cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ce:	bf00      	nop
 80021d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021d2:	bc08      	pop	{r3}
 80021d4:	469e      	mov	lr, r3
 80021d6:	4770      	bx	lr

080021d8 <_fini>:
 80021d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021da:	bf00      	nop
 80021dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021de:	bc08      	pop	{r3}
 80021e0:	469e      	mov	lr, r3
 80021e2:	4770      	bx	lr
