<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='518' type='bool llvm::TargetInstrInfo::produceSameValue(const llvm::MachineInstr &amp; MI0, const llvm::MachineInstr &amp; MI1, const llvm::MachineRegisterInfo * MRI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='513'>/// Return true if two machine instructions would produce identical values.
  /// By default, this is only true when the two instructions
  /// are deemed identical except for defs. If this function is called when the
  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for
  /// aggressive checks.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1353' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase16LookForDuplicateEPKN4llvm12MachineInstrERSt6vectorIS4_SaIS4_EE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='411' ll='415' type='bool llvm::TargetInstrInfo::produceSameValue(const llvm::MachineInstr &amp; MI0, const llvm::MachineInstr &amp; MI1, const llvm::MachineRegisterInfo * MRI = nullptr) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='362' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing17identicalOperandsEN4llvm8ArrayRefINS1_14MachineOperandEEES4_'/>
