/*
 * ALSA SoC TLV320AIC3120 codec driver
 *
 * Author:      Southpole
 * Copyright:   (C) 2013 Southpole
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef _AIC3120_H
#define _AIC3120_H

#define AIC3120_REG(page, num) \
	 (unsigned int)(((page & 0x7f)  << 8) | (num & 0xff))

/* Page control register */
#define AIC3120_PAGE_CONTROL				0

/* Software reset register */
#define AIC3120_RESET					AIC3120_REG(0, 1)

/* 2 reserved*/

#define AIC3120_OTFLAG					AIC3120_REG(0, 3)

#define AIC3120_CLOCK_GEN_MUXING			AIC3120_REG(0, 4)

#define AIC3120_PLL_PR_VAL				AIC3120_REG(0, 5)

#define AIC3120_PLL_J_VAL				AIC3120_REG(0, 6)

#define AIC3120_PLL_D_VAL_MSB				AIC3120_REG(0, 7)

#define AIC3120_PLL_D_VAL_LSB				AIC3120_REG(0, 8)

/* 9 - 10 reserved */

#define AIC3120_DAC_NDAC_VAL				AIC3120_REG(0, 11)

#define AIC3120_DAC_MDAC_VAL				AIC3120_REG(0, 12)

#define AIC3120_DAC_DOSR_VAL_MSB			AIC3120_REG(0, 13)

#define AIC3120_DAC_DOSR_VAL_LSB			AIC3120_REG(0, 14)

#define AIC3120_DAC_IDAC_VAL				AIC3120_REG(0, 15)

#define AIC3120_DAC_MINIDSP_ENGINE_INTERPOLATION	AIC3120_REG(0, 16)

/* 17 reserved */

#define AIC3120_ADC_NADC_VAL				AIC3120_REG(0, 18)

#define AIC3120_ADC_MADC_VAL				AIC3120_REG(0, 19)

#define AIC3120_ADC_AOSR_VAL				AIC3120_REG(0, 20)

#define AIC3120_ADC_IADC_VAL				AIC3120_REG(0, 21)

#define AIC3120_ADC_MINIDSP_ENGINE_DECIMATION		AIC3120_REG(0, 22)

/* 23 - 24 reserved */

#define AIC3120_CLKOUT_MAX				AIC3120_REG(0, 25)

#define AIC3120_CLKOUT_M_DIVIDER_VALUE			AIC3120_REG(0, 26)

#define AIC3120_CODEC_INTERFACE1			AIC3120_REG(0, 27)

#define AIC3120_DATA_OFFSET				AIC3120_REG(0, 28)

#define AIC3120_CODEC_INTERFACE2			AIC3120_REG(0, 29)

#define AIC3120_BLCK_N_DIVIDER_VALUE			AIC3120_REG(0, 30)

#define AIC3120_CODEC_SECONDARY_INTERFACE1		AIC3120_REG(0, 31)

#define AIC3120_CODEC_SECONDARY_INTERFACE2		AIC3120_REG(0, 32)

#define AIC3120_CODEC_SECONDARY_INTERFACE3		AIC3120_REG(0, 33)

#define AIC3120_I2C_BUS_CONDITION			AIC3120_REG(0, 34)

/* 35 reserved */

#define AIC3120_ADC_FLAG				AIC3120_REG(0, 36)

#define AIC3120_DAC_FLAG				AIC3120_REG(0, 37)

#define AIC3120_DAC_PGA_REG				AIC3120_REG(0, 38)

#define AIC3120_OVERFLOW_FLAGS				AIC3120_REG(0, 39)

/* 40 - 43 reserved */

#define AIC3120_INTERRUPT_FLAGS_DAC			AIC3120_REG(0, 44)

#define AIC3120_INTERRUPT_FLAGS_ADC			AIC3120_REG(0, 45)

#define AIC3120_INTERRUPT_FLAGS_DAC2			AIC3120_REG(0, 46)

#define AIC3120_INTERRUPT_FLAGS_ADC2			AIC3120_REG(0, 47)

#define AIC3120_INT1_CONTROL				AIC3120_REG(0, 48)

#define AIC3120_INT2_CONTROL				AIC3120_REG(0, 49)

/* 50 reserved */

#define AIC3120_GPIO1_INOUT				AIC3120_REG(0, 51)

/* 52 reserved */
#define AIC3120_DOUT_CONTROL				AIC3120_REG(0, 53)

#define AIC3120_DIN_CONTROL				AIC3120_REG(0, 54)


/* 55 - 59 reserved */

#define AIC3120_DAC_PROCESSING_BLOCK_MINIDSP		AIC3120_REG(0, 60)

#define AIC3120_ADC_PROCESSING_BLOCK_MINIDSP		AIC3120_REG(0, 61)

#define AIC3120_MINIDSP_INSTRUCTION_MODE		AIC3120_REG(0, 62)

#define AIC3120_DAC_DATA_PATH_SETUP			AIC3120_REG(0, 63)

#define AIC3120_DAC_VOLUME_CONTROL_MUTED		AIC3120_REG(0, 64)

#define AIC3120_DAC_VOLUME_CONTROL			AIC3120_REG(0, 65)

/* 66 reserved */

#define AIC3120_HEADSET_DETECTION			AIC3120_REG(0, 67)

#define AIC3120_DRC_CONTROL1				AIC3120_REG(0, 68)

#define AIC3120_DRC_CONTROL2				AIC3120_REG(0, 69)

#define AIC3120_DRC_CONTROL3				AIC3120_REG(0, 70)

#define AIC3120_BEEP_GENERATOR				AIC3120_REG(0, 71)

/* 72 reserved */

#define AIC3120_BEEP_MSB				AIC3120_REG(0, 73)

#define AIC3120_BEEP_MIDDLE_BITS			AIC3120_REG(0, 74)

#define AIC3120_BEEP_LSB				AIC3120_REG(0, 75)

#define AIC3120_BEEP_SINX_MSB				AIC3120_REG(0, 76)

#define AIC3120_BEEP_SINX_LSB				AIC3120_REG(0, 77)

#define AIC3120_BEEP_COSX_MSB				AIC3120_REG(0, 78)

#define AIC3120_BEEP_COSX_LSB				AIC3120_REG(0, 79)

/* 80 reserved */

#define AIC3120_ADC_DIGI_MIC				AIC3120_REG(0, 81)

#define AIC3120_ADC_DIGITAL_VOLUME_F			AIC3120_REG(0, 82)

#define AIC3120_ADC_DIGITAL_VOLUME_C			AIC3120_REG(0, 83)

/* 84 - 85 reserved */

#define AIC3120_AGC_CONTROL1				AIC3120_REG(0, 86)

#define AIC3120_AGC_CONTROL2				AIC3120_REG(0, 87)

#define AIC3120_AGC_MAXIMUM_GAIN			AIC3120_REG(0, 88)

#define AIC3120_AGC_ATTACK				AIC3120_REG(0, 89)

#define AIC3120_AGC_DECAY				AIC3120_REG(0, 90)

#define AIC3120_AGC_NOISE_DEBOUNCE			AIC3120_REG(0, 91)

#define AIC3120_AGC_SIGNAL_DEBOUNCE			AIC3120_REG(0, 92)

#define AIC3120_AGC_GAIN_APPLIED_READING		AIC3120_REG(0, 93)


/* 94 - 101 reserved */

#define AIC3120_ADC_DC_MEASUREMENT1			AIC3120_REG(0, 102)

#define AIC3120_ADC_DC_MEASUREMENT2			AIC3120_REG(0, 103)

#define AIC3120_ADC_DC_MEASUREMENT_OUTPUT1		AIC3120_REG(0, 104)

#define AIC3120_ADC_DC_MEASUREMENT_OUTPUT2		AIC3120_REG(0, 105)

#define AIC3120_ADC_DC_MEASUREMENT_OUTPUT3		AIC3120_REG(0, 106)

/* 107 - 115 reserved */

#define AIC3120_VOL_MICDET_PIN_SAR_ADC_VOLUME		AIC3120_REG(0, 116)

#define AIC3120_VOL_MICDET_PIN_GAIN			AIC3120_REG(0, 117)

/* 118 - 127 reserved */

/* PAGE 1 */
#define AIC3120_HEADPHONE_DRIVERS			AIC3120_REG(1, 31)
#define AIC3120_CLASSD_SPEAKER_AMPLIFIER		AIC3120_REG(1, 32)
#define AIC3120_DAC_OUTPUT_MIXER_ROUTING		AIC3120_REG(1, 35)
#define AIC3120_ANALOG_VOLUME_HPOUT			AIC3120_REG(1, 36)
#define AIC3120_ANALOG_VOLUME_CLASSD			AIC3120_REG(1, 38)
#define AIC3120_HPOUT_DRIVER				AIC3120_REG(1, 40)
#define AIC3120_CLASSD_OUTPUT_DRIVER			AIC3120_REG(1, 42)

/* PAGE 8 */
#define AIC3120_DAC_Coefficient_RAM_Control		AIC3120_REG(8, 1)


#endif /* _AIC3120_H */
