5 18 1fd81 3 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (nested_block2.vcd) 2 -o (nested_block2.cdd) 2 -v (nested_block2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 nested_block2.v 1 32 1 
2 1 4 4 4 e000e 1 1 1004 0 0 1 1 b
2 2 4 4 4 e000e 1 47 4 1 0 foo.a
2 3 4 4 4 90010 1 3a 5004 0 2 1 18 0 1 1 0 0 0 foo
2 4 4 4 4 50005 0 1 1410 0 0 1 1 a
2 5 4 4 4 50010 2 36 6 3 4
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 a 2 4 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 nested_block2.v 6 14 1 
3 42 main.foo "main.foo" 0 nested_block2.v 16 23 1 
2 6 18 18 18 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 foo_block
1 foo 3 16 1090009 1 0 0 0 1 17 1 1 0 0 0 0
1 a 4 17 1000008 1 0 0 0 1 17 1 1 0 0 0 0
4 6 11 0 0 6
3 1 main.foo.foo_block "main.foo.foo_block" 0 nested_block2.v 18 22 1 
2 7 20 20 20 a000d 1 0 21808 0 0 1 16 1 0
2 8 20 20 20 40004 0 1 1c10 0 0 1 1 c
2 9 20 20 20 4000d 1 37 81a 7 8
2 10 21 21 21 f000f 1 1 1808 0 0 1 1 c
2 11 21 21 21 f000f 1 47 808 10 0 bar.a
2 12 21 21 21 a0011 1 3a 5804 0 11 1 18 0 1 1 0 0 0 bar
2 13 21 21 21 40006 0 1 1c10 0 0 1 1 foo
2 14 21 21 21 40011 1 37 816 12 13
1 c 5 19 1070008 1 0 0 0 1 17 0 1 0 0 0 0
4 9 11 14 14 9
4 14 0 0 0 9
3 42 main.bar "main.bar" 0 nested_block2.v 25 30 1 
2 15 27 27 27 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 u$1
1 bar 6 25 1090009 1 0 0 0 1 17 1 1 0 0 0 0
1 a 7 26 1000008 1 0 0 0 1 17 1 1 0 0 0 0
4 15 11 0 0 15
3 1 main.bar.u$1 "main.bar.u$1" 0 nested_block2.v 27 29 1 
2 16 28 28 28 b000b 1 1 1808 0 0 1 1 a
2 17 28 28 28 a000b 1 1b 1804 16 0 1 18 0 1 1 0 0 0
2 18 28 28 28 40006 0 1 1c10 0 0 1 1 bar
2 19 28 28 28 4000b 1 37 816 17 18
4 19 11 0 0 19
