// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        p_in_mat_data,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        x1,
        y1,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        obj_height,
        obj_width,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        dx,
        dy,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        status,
        frame_status,
        no_objects,
        no_iters,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 151'd1;
parameter    ap_ST_fsm_state2 = 151'd2;
parameter    ap_ST_fsm_state3 = 151'd4;
parameter    ap_ST_fsm_state4 = 151'd8;
parameter    ap_ST_fsm_state5 = 151'd16;
parameter    ap_ST_fsm_state6 = 151'd32;
parameter    ap_ST_fsm_state7 = 151'd64;
parameter    ap_ST_fsm_state8 = 151'd128;
parameter    ap_ST_fsm_state9 = 151'd256;
parameter    ap_ST_fsm_state10 = 151'd512;
parameter    ap_ST_fsm_state11 = 151'd1024;
parameter    ap_ST_fsm_state12 = 151'd2048;
parameter    ap_ST_fsm_state13 = 151'd4096;
parameter    ap_ST_fsm_state14 = 151'd8192;
parameter    ap_ST_fsm_state15 = 151'd16384;
parameter    ap_ST_fsm_state16 = 151'd32768;
parameter    ap_ST_fsm_state17 = 151'd65536;
parameter    ap_ST_fsm_state18 = 151'd131072;
parameter    ap_ST_fsm_state19 = 151'd262144;
parameter    ap_ST_fsm_state20 = 151'd524288;
parameter    ap_ST_fsm_state21 = 151'd1048576;
parameter    ap_ST_fsm_state22 = 151'd2097152;
parameter    ap_ST_fsm_state23 = 151'd4194304;
parameter    ap_ST_fsm_state24 = 151'd8388608;
parameter    ap_ST_fsm_state25 = 151'd16777216;
parameter    ap_ST_fsm_state26 = 151'd33554432;
parameter    ap_ST_fsm_state27 = 151'd67108864;
parameter    ap_ST_fsm_state28 = 151'd134217728;
parameter    ap_ST_fsm_state29 = 151'd268435456;
parameter    ap_ST_fsm_state30 = 151'd536870912;
parameter    ap_ST_fsm_state31 = 151'd1073741824;
parameter    ap_ST_fsm_state32 = 151'd2147483648;
parameter    ap_ST_fsm_state33 = 151'd4294967296;
parameter    ap_ST_fsm_state34 = 151'd8589934592;
parameter    ap_ST_fsm_state35 = 151'd17179869184;
parameter    ap_ST_fsm_state36 = 151'd34359738368;
parameter    ap_ST_fsm_state37 = 151'd68719476736;
parameter    ap_ST_fsm_state38 = 151'd137438953472;
parameter    ap_ST_fsm_state39 = 151'd274877906944;
parameter    ap_ST_fsm_state40 = 151'd549755813888;
parameter    ap_ST_fsm_state41 = 151'd1099511627776;
parameter    ap_ST_fsm_state42 = 151'd2199023255552;
parameter    ap_ST_fsm_state43 = 151'd4398046511104;
parameter    ap_ST_fsm_state44 = 151'd8796093022208;
parameter    ap_ST_fsm_state45 = 151'd17592186044416;
parameter    ap_ST_fsm_state46 = 151'd35184372088832;
parameter    ap_ST_fsm_state47 = 151'd70368744177664;
parameter    ap_ST_fsm_state48 = 151'd140737488355328;
parameter    ap_ST_fsm_state49 = 151'd281474976710656;
parameter    ap_ST_fsm_state50 = 151'd562949953421312;
parameter    ap_ST_fsm_state51 = 151'd1125899906842624;
parameter    ap_ST_fsm_state52 = 151'd2251799813685248;
parameter    ap_ST_fsm_state53 = 151'd4503599627370496;
parameter    ap_ST_fsm_state54 = 151'd9007199254740992;
parameter    ap_ST_fsm_state55 = 151'd18014398509481984;
parameter    ap_ST_fsm_state56 = 151'd36028797018963968;
parameter    ap_ST_fsm_state57 = 151'd72057594037927936;
parameter    ap_ST_fsm_state58 = 151'd144115188075855872;
parameter    ap_ST_fsm_state59 = 151'd288230376151711744;
parameter    ap_ST_fsm_state60 = 151'd576460752303423488;
parameter    ap_ST_fsm_state61 = 151'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 151'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 151'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 151'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 151'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 151'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 151'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 151'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 151'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 151'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 151'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 151'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 151'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 151'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 151'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 151'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 151'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 151'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 151'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 151'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 151'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 151'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 151'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 151'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 151'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 151'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 151'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 151'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 151'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 151'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 151'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 151'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 151'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 151'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 151'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 151'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 151'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 151'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 151'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 151'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 151'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 151'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 151'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 151'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 151'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 151'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 151'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 151'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 151'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 151'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 151'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 151'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 151'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 151'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 151'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 151'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 151'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 151'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 151'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 151'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 151'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 151'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 151'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 151'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 151'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 151'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 151'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 151'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 151'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 151'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 151'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 151'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 151'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 151'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 151'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 151'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 151'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 151'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 151'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 151'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 151'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 151'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 151'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 151'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 151'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 151'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 151'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 151'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 151'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 151'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 151'd1427247692705959881058285969449495136382746624;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] p_read;
input  [9:0] p_read1;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] p_in_mat_data;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [15:0] m_axi_gmem2_WDATA;
output  [1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [15:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] x1;
input  [63:0] y1;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [63:0] m_axi_gmem4_AWADDR;
output  [0:0] m_axi_gmem4_AWID;
output  [31:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [0:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [15:0] m_axi_gmem4_WDATA;
output  [1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [0:0] m_axi_gmem4_WID;
output  [0:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [63:0] m_axi_gmem4_ARADDR;
output  [0:0] m_axi_gmem4_ARID;
output  [31:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [0:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [15:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [0:0] m_axi_gmem4_RID;
input  [0:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [0:0] m_axi_gmem4_BID;
input  [0:0] m_axi_gmem4_BUSER;
input  [63:0] obj_height;
input  [63:0] obj_width;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [15:0] m_axi_gmem3_WDATA;
output  [1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [15:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] dx;
input  [63:0] dy;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [63:0] m_axi_gmem5_AWADDR;
output  [0:0] m_axi_gmem5_AWID;
output  [31:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [0:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [15:0] m_axi_gmem5_WDATA;
output  [1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [0:0] m_axi_gmem5_WID;
output  [0:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [63:0] m_axi_gmem5_ARADDR;
output  [0:0] m_axi_gmem5_ARID;
output  [31:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [0:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [15:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [0:0] m_axi_gmem5_RID;
input  [0:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [0:0] m_axi_gmem5_BID;
input  [0:0] m_axi_gmem5_BUSER;
input  [63:0] status;
input  [7:0] frame_status;
input  [7:0] no_objects;
input  [6:0] no_iters;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem1_ARVALID;
reg m_axi_gmem1_RREADY;
reg m_axi_gmem2_ARVALID;
reg m_axi_gmem2_RREADY;
reg m_axi_gmem4_ARVALID;
reg m_axi_gmem4_RREADY;
reg m_axi_gmem3_AWVALID;
reg m_axi_gmem3_WVALID;
reg m_axi_gmem3_ARVALID;
reg m_axi_gmem3_RREADY;
reg m_axi_gmem3_BREADY;
reg m_axi_gmem5_AWVALID;
reg[63:0] m_axi_gmem5_AWADDR;
reg[0:0] m_axi_gmem5_AWID;
reg[31:0] m_axi_gmem5_AWLEN;
reg[2:0] m_axi_gmem5_AWSIZE;
reg[1:0] m_axi_gmem5_AWBURST;
reg[1:0] m_axi_gmem5_AWLOCK;
reg[3:0] m_axi_gmem5_AWCACHE;
reg[2:0] m_axi_gmem5_AWPROT;
reg[3:0] m_axi_gmem5_AWQOS;
reg[3:0] m_axi_gmem5_AWREGION;
reg[0:0] m_axi_gmem5_AWUSER;
reg m_axi_gmem5_WVALID;
reg m_axi_gmem5_ARVALID;
reg[63:0] m_axi_gmem5_ARADDR;
reg[0:0] m_axi_gmem5_ARID;
reg[31:0] m_axi_gmem5_ARLEN;
reg[2:0] m_axi_gmem5_ARSIZE;
reg[1:0] m_axi_gmem5_ARBURST;
reg[1:0] m_axi_gmem5_ARLOCK;
reg[3:0] m_axi_gmem5_ARCACHE;
reg[2:0] m_axi_gmem5_ARPROT;
reg[3:0] m_axi_gmem5_ARQOS;
reg[3:0] m_axi_gmem5_ARREGION;
reg[0:0] m_axi_gmem5_ARUSER;
reg m_axi_gmem5_RREADY;
reg m_axi_gmem5_BREADY;

(* fsm_encoding = "none" *) reg   [150:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] Qu_address0;
reg    Qu_ce0;
reg    Qu_we0;
wire   [31:0] Qu_q0;
reg    gmem5_blk_n_AR;
wire    ap_CS_fsm_state2;
reg   [0:0] icmp_ln44_reg_863;
reg    gmem5_blk_n_AW;
wire    ap_CS_fsm_state81;
reg    gmem5_blk_n_B;
wire    ap_CS_fsm_state151;
wire   [0:0] icmp_ln44_fu_626_p2;
reg   [62:0] trunc_ln_reg_901;
reg   [62:0] trunc_ln44_1_reg_906;
reg   [62:0] trunc_ln44_2_reg_911;
reg   [62:0] trunc_ln44_3_reg_916;
reg   [62:0] trunc_ln44_4_reg_921;
reg   [62:0] trunc_ln44_5_reg_927;
wire  signed [62:0] trunc_ln44_6_fu_692_p4;
reg   [62:0] trunc_ln44_6_reg_933;
reg   [63:0] gmem5_addr_reg_939;
wire   [31:0] zext_ln44_fu_713_p1;
reg   [31:0] zext_ln44_reg_944;
wire   [7:0] loop_count_1_fu_734_p3;
reg   [7:0] loop_count_1_reg_949;
wire    ap_CS_fsm_state73;
wire   [7:0] i_fu_750_p2;
reg   [7:0] i_reg_957;
wire    ap_CS_fsm_state74;
wire   [63:0] zext_ln608_fu_756_p1;
reg   [63:0] zext_ln608_reg_962;
wire   [0:0] icmp_ln598_fu_745_p2;
wire   [3:0] trunc_ln608_fu_765_p1;
reg   [3:0] trunc_ln608_reg_968;
reg   [3:0] track_status_addr_reg_994;
wire   [15:0] tlx_q0;
wire    ap_CS_fsm_state75;
wire   [15:0] tly_q0;
wire   [15:0] p_obj_width_q0;
reg   [15:0] x2_reg_1009;
wire   [15:0] p_obj_height_q0;
reg   [15:0] y2_reg_1015;
wire   [0:0] track_fu_769_p2;
reg   [0:0] track_reg_1021;
wire   [15:0] C_x_fu_789_p2;
wire   [15:0] C_y_fu_809_p2;
wire   [7:0] i_11_fu_820_p2;
reg   [7:0] i_11_reg_1038;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state78;
reg   [8:0] Pu_address0;
reg    Pu_ce0;
reg    Pu_we0;
wire   [31:0] Pu_q0;
reg   [17:0] BIN_0_address0;
reg    BIN_0_ce0;
reg    BIN_0_we0;
wire   [8:0] BIN_0_q0;
reg   [17:0] BIN_1_address0;
reg    BIN_1_ce0;
reg    BIN_1_we0;
wire   [8:0] BIN_1_q0;
reg   [3:0] tlx_address0;
reg    tlx_ce0;
reg    tlx_we0;
reg   [3:0] tly_address0;
reg    tly_ce0;
reg    tly_we0;
reg   [3:0] p_obj_height_address0;
reg    p_obj_height_ce0;
reg    p_obj_height_we0;
reg   [3:0] p_obj_width_address0;
reg    p_obj_width_ce0;
reg    p_obj_width_we0;
reg   [3:0] dispx_address0;
reg    dispx_ce0;
reg    dispx_we0;
reg   [15:0] dispx_d0;
wire   [15:0] dispx_q0;
reg   [3:0] dispy_address0;
reg    dispy_ce0;
reg    dispy_we0;
reg   [15:0] dispy_d0;
wire   [15:0] dispy_q0;
reg   [3:0] track_status_address0;
reg    track_status_ce0;
reg    track_status_we0;
reg   [15:0] track_status_d0;
wire   [15:0] track_status_q0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_done;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_idle;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_ready;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_BREADY;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_d0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_d0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_d0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_d0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_d0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_d0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_we0;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_d0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_ext_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_str_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_int_blocking_n;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWVALID;
wire   [63:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWADDR;
wire   [0:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWID;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWLEN;
wire   [2:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWBURST;
wire   [1:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWPROT;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWQOS;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWREGION;
wire   [0:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWUSER;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WVALID;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WDATA;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WSTRB;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WLAST;
wire   [0:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WID;
wire   [0:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WUSER;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARVALID;
wire   [63:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARADDR;
wire   [0:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARID;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARLEN;
wire   [2:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARBURST;
wire   [1:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARPROT;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARQOS;
wire   [3:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARREGION;
wire   [0:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARUSER;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_RREADY;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_BREADY;
wire   [8:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_address0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_ce0;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_d0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_we0;
wire   [8:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_address1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_ce1;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_d1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_we1;
wire   [17:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_address0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_ce0;
wire   [8:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_d0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_we0;
wire   [17:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_address1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_ce1;
wire   [8:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_d1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_we1;
wire   [17:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_address0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_ce0;
wire   [8:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_d0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_we0;
wire   [17:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_address1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_ce1;
wire   [8:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_d1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_we1;
wire   [12:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_address0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_ce0;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_d0;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_we0;
wire   [12:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_address1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_ce1;
wire   [31:0] grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_d1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_we1;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_idle;
reg    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_continue;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ext_blocking_n;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_str_blocking_n;
wire    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_int_blocking_n;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_idle;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_ready;
wire   [8:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Pu_address0;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Pu_ce0;
wire   [17:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_0_address0;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_0_ce0;
wire   [17:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_1_address0;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_1_ce0;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_track_read;
wire   [12:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Qu_address0;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Qu_ce0;
wire   [15:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_0;
wire   [15:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_1;
wire   [15:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_2;
wire   [15:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_3;
wire   [0:0] grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_4;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_ext_blocking_n;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_str_blocking_n;
wire    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_int_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_done;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_idle;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_ready;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_BREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WVALID;
wire   [15:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WDATA;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WSTRB;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WLAST;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WID;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARVALID;
wire   [63:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARADDR;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARID;
wire   [31:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARLEN;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARSIZE;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARBURST;
wire   [1:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARLOCK;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARCACHE;
wire   [2:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARPROT;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARQOS;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARREGION;
wire   [0:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARUSER;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_RREADY;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_BREADY;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispx_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispx_ce0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispy_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispy_ce0;
wire   [3:0] grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_track_status_address0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_track_status_ce0;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_ext_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_str_blocking_n;
wire    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_int_blocking_n;
reg   [0:0] track_0_reg_346;
wire    ap_CS_fsm_state79;
reg   [15:0] dy_1_reg_358;
reg   [15:0] dx_1_reg_368;
reg   [15:0] y1_assign_0_reg_378;
reg   [15:0] x1_assign_0_reg_388;
reg   [7:0] i_3_reg_398;
wire   [0:0] ap_phi_mux_flag_phi_fu_413_p4;
reg   [0:0] flag_reg_409;
reg   [0:0] track_18_reg_420;
wire    ap_CS_fsm_state77;
wire    ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready;
wire    ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done;
reg    ap_block_state77_on_subcall_done;
reg   [15:0] C_y_17_reg_432;
reg   [15:0] C_x_16_reg_444;
reg   [15:0] y1_assign_1_reg_456;
reg   [15:0] x1_assign_1_reg_468;
reg   [0:0] flag_1_reg_480;
reg   [0:0] track_2_reg_495;
wire   [0:0] icmp_ln523_fu_815_p2;
reg   [15:0] dy_2_reg_507;
reg   [15:0] dx_2_reg_520;
reg    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start_reg;
wire    ap_CS_fsm_state72;
reg    grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start_reg;
reg    ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready;
reg    ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done;
reg    grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start_reg;
reg    grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start_reg;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state80;
wire  signed [63:0] sext_ln44_fu_702_p1;
reg    ap_block_state2_io;
reg    ap_block_state151;
reg   [7:0] a_fu_172;
wire   [15:0] zext_ln630_fu_850_p1;
wire   [0:0] cmp_i_i_fu_729_p2;
wire   [7:0] loop_count_fu_722_p3;
wire   [14:0] lshr_ln_fu_775_p4;
wire   [15:0] zext_ln498_fu_785_p1;
wire   [14:0] lshr_ln1_fu_795_p4;
wire   [15:0] zext_ln499_fu_805_p1;
reg   [150:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
reg    ap_ST_fsm_state151_blk;
wire    ap_ext_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_wait_2;
reg    ap_sub_ext_blocking_2;
reg    ap_wait_3;
reg    ap_sub_ext_blocking_3;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_sub_str_blocking_2;
reg    ap_sub_str_blocking_3;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
reg    ap_sub_int_blocking_2;
reg    ap_sub_int_blocking_3;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 151'd1;
#0 grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start_reg = 1'b0;
#0 grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready = 1'b0;
#0 ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done = 1'b0;
#0 grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start_reg = 1'b0;
#0 grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start_reg = 1'b0;
end

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_Qu #(
    .DataWidth( 32 ),
    .AddressRange( 5120 ),
    .AddressWidth( 13 ))
Qu_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Qu_address0),
    .ce0(Qu_ce0),
    .we0(Qu_we0),
    .d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_d0),
    .q0(Qu_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_Pu #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
Pu_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Pu_address0),
    .ce0(Pu_ce0),
    .we0(Pu_we0),
    .d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_d0),
    .q0(Pu_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_BIN_0 #(
    .DataWidth( 9 ),
    .AddressRange( 164450 ),
    .AddressWidth( 18 ))
BIN_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BIN_0_address0),
    .ce0(BIN_0_ce0),
    .we0(BIN_0_we0),
    .d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_d0),
    .q0(BIN_0_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_BIN_0 #(
    .DataWidth( 9 ),
    .AddressRange( 164450 ),
    .AddressWidth( 18 ))
BIN_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BIN_1_address0),
    .ce0(BIN_1_ce0),
    .we0(BIN_1_we0),
    .d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_d0),
    .q0(BIN_1_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
tlx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tlx_address0),
    .ce0(tlx_ce0),
    .we0(tlx_we0),
    .d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_d0),
    .q0(tlx_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
tly_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tly_address0),
    .ce0(tly_ce0),
    .we0(tly_we0),
    .d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_d0),
    .q0(tly_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
p_obj_height_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_obj_height_address0),
    .ce0(p_obj_height_ce0),
    .we0(p_obj_height_we0),
    .d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_d0),
    .q0(p_obj_height_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
p_obj_width_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_obj_width_address0),
    .ce0(p_obj_width_ce0),
    .we0(p_obj_width_we0),
    .d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_d0),
    .q0(p_obj_width_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dispx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dispx_address0),
    .ce0(dispx_ce0),
    .we0(dispx_we0),
    .d0(dispx_d0),
    .q0(dispx_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dispy_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dispy_address0),
    .ce0(dispy_ce0),
    .we0(dispy_we0),
    .d0(dispy_d0),
    .q0(dispy_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s_tlx #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
track_status_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(track_status_address0),
    .ce0(track_status_ce0),
    .we0(track_status_we0),
    .d0(track_status_d0),
    .q0(track_status_q0)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1 grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start),
    .ap_done(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_done),
    .ap_idle(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_idle),
    .ap_ready(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_ready),
    .m_axi_gmem2_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
    .m_axi_gmem2_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
    .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
    .m_axi_gmem2_RID(m_axi_gmem2_RID),
    .m_axi_gmem2_RUSER(m_axi_gmem2_RUSER),
    .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .m_axi_gmem4_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
    .m_axi_gmem4_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
    .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
    .m_axi_gmem4_RID(m_axi_gmem4_RID),
    .m_axi_gmem4_RUSER(m_axi_gmem4_RUSER),
    .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .m_axi_gmem3_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .m_axi_gmem5_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(m_axi_gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(m_axi_gmem5_RVALID),
    .m_axi_gmem5_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(m_axi_gmem5_RDATA),
    .m_axi_gmem5_RLAST(m_axi_gmem5_RLAST),
    .m_axi_gmem5_RID(m_axi_gmem5_RID),
    .m_axi_gmem5_RUSER(m_axi_gmem5_RUSER),
    .m_axi_gmem5_RRESP(m_axi_gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .sext_ln44_6(trunc_ln44_6_reg_933),
    .no_objects(no_objects),
    .sext_ln44(trunc_ln_reg_901),
    .tlx_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_address0),
    .tlx_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_ce0),
    .tlx_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_we0),
    .tlx_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_d0),
    .sext_ln44_1(trunc_ln44_1_reg_906),
    .tly_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_address0),
    .tly_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_ce0),
    .tly_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_we0),
    .tly_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_d0),
    .sext_ln44_2(trunc_ln44_2_reg_911),
    .p_obj_width_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_address0),
    .p_obj_width_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_ce0),
    .p_obj_width_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_we0),
    .p_obj_width_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_d0),
    .sext_ln44_3(trunc_ln44_3_reg_916),
    .p_obj_height_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_address0),
    .p_obj_height_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_ce0),
    .p_obj_height_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_we0),
    .p_obj_height_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_d0),
    .sext_ln44_4(trunc_ln44_4_reg_921),
    .dispx_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_address0),
    .dispx_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_ce0),
    .dispx_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_we0),
    .dispx_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_d0),
    .sext_ln44_5(trunc_ln44_5_reg_927),
    .dispy_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_address0),
    .dispy_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_ce0),
    .dispy_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_we0),
    .dispy_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_d0),
    .track_status_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_address0),
    .track_status_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_ce0),
    .track_status_we0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_we0),
    .track_status_d0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_d0),
    .ap_ext_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_str_blocking_n),
    .ap_int_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_int_blocking_n)
);

mean_shift_accel_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560(
    .p_read(p_read1),
    .m_axi_gmem1_AWVALID(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .p_in_mat_data(p_in_mat_data),
    .x1(x1_assign_0_reg_388),
    .y1(y1_assign_0_reg_378),
    .obj_hgt(x2_reg_1009),
    .obj_wdt(y2_reg_1015),
    .Qu_offset(trunc_ln608_reg_968),
    .Pu_address0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_address0),
    .Pu_ce0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_ce0),
    .Pu_d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_d0),
    .Pu_q0(32'd0),
    .Pu_we0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_we0),
    .Pu_address1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_address1),
    .Pu_ce1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_ce1),
    .Pu_d1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_d1),
    .Pu_q1(32'd0),
    .Pu_we1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_we1),
    .BIN_address0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_address0),
    .BIN_ce0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_ce0),
    .BIN_d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_d0),
    .BIN_q0(9'd0),
    .BIN_we0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_we0),
    .BIN_address1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_address1),
    .BIN_ce1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_ce1),
    .BIN_d1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_d1),
    .BIN_q1(9'd0),
    .BIN_we1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_we1),
    .BIN1_address0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_address0),
    .BIN1_ce0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_ce0),
    .BIN1_d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_d0),
    .BIN1_q0(9'd0),
    .BIN1_we0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_we0),
    .BIN1_address1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_address1),
    .BIN1_ce1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_ce1),
    .BIN1_d1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_d1),
    .BIN1_q1(9'd0),
    .BIN1_we1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_we1),
    .frame_status(frame_status),
    .Qu_address0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_address0),
    .Qu_ce0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_ce0),
    .Qu_d0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_d0),
    .Qu_q0(32'd0),
    .Qu_we0(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_we0),
    .Qu_address1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_address1),
    .Qu_ce1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_ce1),
    .Qu_d1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_d1),
    .Qu_q1(32'd0),
    .Qu_we1(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .Qu_offset_ap_vld(1'b1),
    .frame_status_ap_vld(1'b1),
    .ap_start(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start),
    .p_read_ap_vld(1'b1),
    .p_in_mat_data_ap_vld(1'b1),
    .x1_ap_vld(1'b1),
    .y1_ap_vld(1'b1),
    .obj_hgt_ap_vld(1'b1),
    .obj_wdt_ap_vld(1'b1),
    .ap_done(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done),
    .ap_ready(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready),
    .ap_idle(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_idle),
    .ap_continue(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_continue),
    .ap_ext_blocking_n(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_str_blocking_n),
    .ap_int_blocking_n(grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_int_blocking_n)
);

mean_shift_accel_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start),
    .ap_done(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done),
    .ap_idle(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_idle),
    .ap_ready(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_ready),
    .Qu_offset(trunc_ln608_reg_968),
    .Pu_address0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Pu_address0),
    .Pu_ce0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Pu_ce0),
    .Pu_q0(Pu_q0),
    .BIN_0_address0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_0_address0),
    .BIN_0_ce0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_0_ce0),
    .BIN_0_q0(BIN_0_q0),
    .BIN_1_address0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_1_address0),
    .BIN_1_ce0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_1_ce0),
    .BIN_1_q0(BIN_1_q0),
    .obj_hgt(x2_reg_1009),
    .obj_wdt(y2_reg_1015),
    .C_x_read(dx_1_reg_368),
    .C_y_read(dy_1_reg_358),
    .track_read(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_track_read),
    .rows(p_read),
    .cols(p_read1),
    .Qu_address0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Qu_address0),
    .Qu_ce0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Qu_ce0),
    .Qu_q0(Qu_q0),
    .ap_return_0(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_0),
    .ap_return_1(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_1),
    .ap_return_2(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_2),
    .ap_return_3(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_3),
    .ap_return_4(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_4),
    .ap_ext_blocking_n(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_str_blocking_n),
    .ap_int_blocking_n(grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_int_blocking_n)
);

mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2 grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start),
    .ap_done(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_done),
    .ap_idle(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_idle),
    .ap_ready(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_ready),
    .m_axi_gmem3_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(m_axi_gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(m_axi_gmem3_WREADY),
    .m_axi_gmem3_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(1'b0),
    .m_axi_gmem3_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(1'b0),
    .m_axi_gmem3_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(16'd0),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(m_axi_gmem3_BVALID),
    .m_axi_gmem3_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(m_axi_gmem3_BRESP),
    .m_axi_gmem3_BID(m_axi_gmem3_BID),
    .m_axi_gmem3_BUSER(m_axi_gmem3_BUSER),
    .m_axi_gmem5_AWVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(m_axi_gmem5_AWREADY),
    .m_axi_gmem5_AWADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(m_axi_gmem5_WREADY),
    .m_axi_gmem5_WDATA(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(1'b0),
    .m_axi_gmem5_ARADDR(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(1'b0),
    .m_axi_gmem5_RREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(16'd0),
    .m_axi_gmem5_RLAST(1'b0),
    .m_axi_gmem5_RID(1'd0),
    .m_axi_gmem5_RUSER(1'd0),
    .m_axi_gmem5_RRESP(2'd0),
    .m_axi_gmem5_BVALID(m_axi_gmem5_BVALID),
    .m_axi_gmem5_BREADY(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(m_axi_gmem5_BRESP),
    .m_axi_gmem5_BID(m_axi_gmem5_BID),
    .m_axi_gmem5_BUSER(m_axi_gmem5_BUSER),
    .sext_ln44_6(trunc_ln44_6_reg_933),
    .no_objects(no_objects),
    .dispx_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispx_address0),
    .dispx_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispx_ce0),
    .dispx_q0(dispx_q0),
    .sext_ln44_4(trunc_ln44_4_reg_921),
    .dispy_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispy_address0),
    .dispy_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispy_ce0),
    .dispy_q0(dispy_q0),
    .sext_ln44_5(trunc_ln44_5_reg_927),
    .track_status_address0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_track_status_address0),
    .track_status_ce0(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_track_status_ce0),
    .track_status_q0(track_status_q0),
    .ap_ext_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_str_blocking_n),
    .ap_int_blocking_n(grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_int_blocking_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
            ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done <= 1'b0;
        end else if ((grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done == 1'b1)) begin
            ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
            ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready <= 1'b0;
        end else if ((grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start_reg <= 1'b1;
        end else if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_ready == 1'b1)) begin
            grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state82)) begin
            grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start_reg <= 1'b1;
        end else if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_ready == 1'b1)) begin
            grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start_reg <= 1'b0;
    end else begin
        if ((((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd0) & (ap_phi_mux_flag_phi_fu_413_p4 == 1'd0)) | ((1'b1 == ap_CS_fsm_state77) & (ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready == 1'b0)))) begin
            grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start_reg <= 1'b1;
        end else if ((grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready == 1'b1)) begin
            grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start_reg <= 1'b0;
    end else begin
        if (((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd0) & (ap_phi_mux_flag_phi_fu_413_p4 == 1'd1))) begin
            grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start_reg <= 1'b1;
        end else if ((grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_ready == 1'b1)) begin
            grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        C_x_16_reg_444 <= dx_1_reg_368;
    end else if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
        C_x_16_reg_444 <= grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        C_y_17_reg_432 <= dy_1_reg_358;
    end else if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
        C_y_17_reg_432 <= grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        a_fu_172 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state76) & ((track_reg_1021 == 1'd1) | (icmp_ln523_fu_815_p2 == 1'd1)))) begin
        a_fu_172 <= i_reg_957;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dx_1_reg_368 <= C_x_16_reg_444;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        dx_1_reg_368 <= C_x_fu_789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd1))) begin
        dx_2_reg_520 <= dx_1_reg_368;
    end else if (((track_fu_769_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        dx_2_reg_520 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        dy_1_reg_358 <= C_y_17_reg_432;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        dy_1_reg_358 <= C_y_fu_809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd1))) begin
        dy_2_reg_507 <= dy_1_reg_358;
    end else if (((track_fu_769_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        dy_2_reg_507 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        flag_1_reg_480 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
        flag_1_reg_480 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        flag_reg_409 <= flag_1_reg_480;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        flag_reg_409 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        i_3_reg_398 <= i_11_reg_1038;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        i_3_reg_398 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        track_0_reg_346 <= track_18_reg_420;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        track_0_reg_346 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        track_18_reg_420 <= track_0_reg_346;
    end else if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
        track_18_reg_420 <= grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd1))) begin
        track_2_reg_495 <= track_0_reg_346;
    end else if (((track_fu_769_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        track_2_reg_495 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        x1_assign_0_reg_388 <= x1_assign_1_reg_468;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        x1_assign_0_reg_388 <= tlx_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        x1_assign_1_reg_468 <= x1_assign_0_reg_388;
    end else if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
        x1_assign_1_reg_468 <= grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        y1_assign_0_reg_378 <= y1_assign_1_reg_456;
    end else if (((track_fu_769_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state75))) begin
        y1_assign_0_reg_378 <= tly_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        y1_assign_1_reg_456 <= y1_assign_0_reg_378;
    end else if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
        y1_assign_1_reg_456 <= grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem5_addr_reg_939 <= sext_ln44_fu_702_p1;
        trunc_ln44_1_reg_906 <= {{y1[63:1]}};
        trunc_ln44_2_reg_911 <= {{obj_width[63:1]}};
        trunc_ln44_3_reg_916 <= {{obj_height[63:1]}};
        trunc_ln44_4_reg_921 <= {{dx[63:1]}};
        trunc_ln44_5_reg_927 <= {{dy[63:1]}};
        trunc_ln44_6_reg_933 <= {{status[63:1]}};
        trunc_ln_reg_901 <= {{x1[63:1]}};
        zext_ln44_reg_944[7 : 0] <= zext_ln44_fu_713_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
        i_11_reg_1038 <= i_11_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        i_reg_957 <= i_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln44_reg_863 <= icmp_ln44_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        loop_count_1_reg_949 <= loop_count_1_fu_734_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        track_reg_1021 <= track_fu_769_p2;
        x2_reg_1009 <= p_obj_width_q0;
        y2_reg_1015 <= p_obj_height_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln598_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        track_status_addr_reg_994 <= zext_ln608_fu_756_p1;
        trunc_ln608_reg_968 <= trunc_ln608_fu_765_p1;
        zext_ln608_reg_962[7 : 0] <= zext_ln608_fu_756_p1[7 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        BIN_0_address0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        BIN_0_address0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_address0;
    end else begin
        BIN_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        BIN_0_ce0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        BIN_0_ce0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_ce0;
    end else begin
        BIN_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        BIN_0_we0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN_we0;
    end else begin
        BIN_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        BIN_1_address0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        BIN_1_address0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_address0;
    end else begin
        BIN_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        BIN_1_ce0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_BIN_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        BIN_1_ce0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_ce0;
    end else begin
        BIN_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        BIN_1_we0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_BIN1_we0;
    end else begin
        BIN_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        Pu_address0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Pu_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        Pu_address0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_address0;
    end else begin
        Pu_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        Pu_ce0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Pu_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        Pu_ce0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_ce0;
    end else begin
        Pu_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        Pu_we0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Pu_we0;
    end else begin
        Pu_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        Qu_address0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Qu_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        Qu_address0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_address0;
    end else begin
        Qu_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        Qu_ce0 = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_Qu_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        Qu_ce0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_ce0;
    end else begin
        Qu_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        Qu_we0 = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_Qu_we0;
    end else begin
        Qu_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_BVALID == 1'b0))) begin
        ap_ST_fsm_state151_blk = 1'b1;
    end else begin
        ap_ST_fsm_state151_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_io)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_done == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state77_on_subcall_done)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem5_AWREADY == 1'b0)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_done == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | (~((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state151)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_3 & ap_sub_ext_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_ext_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_3 & ap_sub_int_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_int_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state151))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_3 & ap_sub_str_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_str_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_2 = 1'b1;
    end else begin
        ap_sub_ext_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_3 = 1'b1;
    end else begin
        ap_sub_ext_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_2 = 1'b1;
    end else begin
        ap_sub_int_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_3 = 1'b1;
    end else begin
        ap_sub_int_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_2 = 1'b1;
    end else begin
        ap_sub_str_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_3 = 1'b1;
    end else begin
        ap_sub_str_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state73 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state77 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state78 == ap_CS_fsm)) begin
        ap_wait_2 = 1'b1;
    end else begin
        ap_wait_2 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state83 == ap_CS_fsm)) begin
        ap_wait_3 = 1'b1;
    end else begin
        ap_wait_3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispx_address0 = zext_ln608_reg_962;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        dispx_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispx_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispx_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_address0;
    end else begin
        dispx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        dispx_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispx_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispx_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_ce0;
    end else begin
        dispx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispx_d0 = dx_2_reg_520;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispx_d0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_d0;
    end else begin
        dispx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispx_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispx_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispx_we0;
    end else begin
        dispx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispy_address0 = zext_ln608_reg_962;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        dispy_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispy_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispy_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_address0;
    end else begin
        dispy_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispy_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        dispy_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_dispy_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispy_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_ce0;
    end else begin
        dispy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispy_d0 = dy_2_reg_507;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispy_d0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_d0;
    end else begin
        dispy_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dispy_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        dispy_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_dispy_we0;
    end else begin
        dispy_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem5_blk_n_AR = m_axi_gmem5_ARREADY;
    end else begin
        gmem5_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        gmem5_blk_n_AW = m_axi_gmem5_AWREADY;
    end else begin
        gmem5_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state151))) begin
        gmem5_blk_n_B = m_axi_gmem5_BVALID;
    end else begin
        gmem5_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
        grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_continue = 1'b1;
    end else begin
        grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | ((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd0) & (ap_phi_mux_flag_phi_fu_413_p4 == 1'd0)))) begin
        m_axi_gmem1_ARVALID = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARVALID;
    end else begin
        m_axi_gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | ((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd0) & (ap_phi_mux_flag_phi_fu_413_p4 == 1'd0)))) begin
        m_axi_gmem1_RREADY = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_RREADY;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem2_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARVALID;
    end else begin
        m_axi_gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem2_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_RREADY;
    end else begin
        m_axi_gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem3_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARVALID;
    end else begin
        m_axi_gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem3_AWVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWVALID;
    end else begin
        m_axi_gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem3_BREADY = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_BREADY;
    end else begin
        m_axi_gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem3_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_RREADY;
    end else begin
        m_axi_gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem3_WVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WVALID;
    end else begin
        m_axi_gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem4_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARVALID;
    end else begin
        m_axi_gmem4_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem4_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_RREADY;
    end else begin
        m_axi_gmem4_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        m_axi_gmem5_ARADDR = sext_ln44_fu_702_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARADDR = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARADDR;
    end else begin
        m_axi_gmem5_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARBURST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARBURST;
    end else begin
        m_axi_gmem5_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARCACHE;
    end else begin
        m_axi_gmem5_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARID;
    end else begin
        m_axi_gmem5_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        m_axi_gmem5_ARLEN = zext_ln44_fu_713_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARLEN = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARLEN;
    end else begin
        m_axi_gmem5_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARLOCK;
    end else begin
        m_axi_gmem5_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARPROT = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARPROT;
    end else begin
        m_axi_gmem5_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARQOS = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARQOS;
    end else begin
        m_axi_gmem5_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARREGION = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARREGION;
    end else begin
        m_axi_gmem5_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARSIZE;
    end else begin
        m_axi_gmem5_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARUSER;
    end else begin
        m_axi_gmem5_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        m_axi_gmem5_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_ARVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_ARVALID;
    end else begin
        m_axi_gmem5_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem5_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        m_axi_gmem5_AWADDR = gmem5_addr_reg_939;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWADDR = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWADDR;
    end else begin
        m_axi_gmem5_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWBURST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWBURST;
    end else begin
        m_axi_gmem5_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWCACHE;
    end else begin
        m_axi_gmem5_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWID;
    end else begin
        m_axi_gmem5_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem5_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        m_axi_gmem5_AWLEN = zext_ln44_reg_944;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWLEN = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWLEN;
    end else begin
        m_axi_gmem5_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWLOCK;
    end else begin
        m_axi_gmem5_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWPROT = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWPROT;
    end else begin
        m_axi_gmem5_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWQOS = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWQOS;
    end else begin
        m_axi_gmem5_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWREGION = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWREGION;
    end else begin
        m_axi_gmem5_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWSIZE;
    end else begin
        m_axi_gmem5_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWUSER;
    end else begin
        m_axi_gmem5_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem5_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        m_axi_gmem5_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_AWVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_AWVALID;
    end else begin
        m_axi_gmem5_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_BVALID == 1'b0)) & (icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state151))) begin
        m_axi_gmem5_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_BREADY = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_BREADY;
    end else begin
        m_axi_gmem5_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem5_RREADY = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem5_RREADY;
    end else begin
        m_axi_gmem5_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        m_axi_gmem5_WVALID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WVALID;
    end else begin
        m_axi_gmem5_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        p_obj_height_address0 = zext_ln608_fu_756_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        p_obj_height_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_address0;
    end else begin
        p_obj_height_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        p_obj_height_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        p_obj_height_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_ce0;
    end else begin
        p_obj_height_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        p_obj_height_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_height_we0;
    end else begin
        p_obj_height_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        p_obj_width_address0 = zext_ln608_fu_756_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        p_obj_width_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_address0;
    end else begin
        p_obj_width_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        p_obj_width_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        p_obj_width_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_ce0;
    end else begin
        p_obj_width_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        p_obj_width_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_p_obj_width_we0;
    end else begin
        p_obj_width_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        tlx_address0 = zext_ln608_fu_756_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        tlx_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_address0;
    end else begin
        tlx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        tlx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        tlx_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_ce0;
    end else begin
        tlx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        tlx_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tlx_we0;
    end else begin
        tlx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        tly_address0 = zext_ln608_fu_756_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        tly_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_address0;
    end else begin
        tly_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        tly_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        tly_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_ce0;
    end else begin
        tly_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        tly_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_tly_we0;
    end else begin
        tly_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        track_status_address0 = track_status_addr_reg_994;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        track_status_address0 = zext_ln608_fu_756_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        track_status_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_track_status_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        track_status_address0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_address0;
    end else begin
        track_status_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state80))) begin
        track_status_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        track_status_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_track_status_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        track_status_ce0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_ce0;
    end else begin
        track_status_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        track_status_d0 = zext_ln630_fu_850_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        track_status_d0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_d0;
    end else begin
        track_status_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        track_status_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        track_status_we0 = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_track_status_we0;
    end else begin
        track_status_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln44_reg_863 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else if (((icmp_ln44_reg_863 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((icmp_ln598_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((1'b1 == ap_CS_fsm_state76) & ((track_reg_1021 == 1'd1) | (icmp_ln523_fu_815_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else if (((track_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (icmp_ln523_fu_815_p2 == 1'd0) & (ap_phi_mux_flag_phi_fu_413_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == ap_CS_fsm_state78) & (grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state81 : begin
            if (((m_axi_gmem5_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            if ((~((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state151))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_x_fu_789_p2 = (tlx_q0 + zext_ln498_fu_785_p1);

assign C_y_fu_809_p2 = (tly_q0 + zext_ln499_fu_805_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

always @ (*) begin
    ap_block_state151 = ((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((icmp_ln44_reg_863 == 1'd0) & (m_axi_gmem5_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state77_on_subcall_done = ((ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready & ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done) == 1'b0);
end

assign ap_ext_blocking_cur_n = (gmem5_blk_n_B & gmem5_blk_n_AW & gmem5_blk_n_AR);

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_phi_mux_flag_phi_fu_413_p4 = flag_reg_409;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done = (grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done | ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_done);

assign ap_sync_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready = (grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready | ap_sync_reg_grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_ready);

assign cmp_i_i_fu_729_p2 = ((frame_status == 8'd0) ? 1'b1 : 1'b0);

assign grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_ap_start_reg;

assign grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_ap_start_reg;

assign grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_ap_start_reg;

assign grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start = grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_ap_start_reg;

assign grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585_track_read = track_0_reg_346;

assign i_11_fu_820_p2 = (i_3_reg_398 + 8'd1);

assign i_fu_750_p2 = (a_fu_172 + 8'd1);

assign icmp_ln44_fu_626_p2 = ((no_objects == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln523_fu_815_p2 = ((i_3_reg_398 == loop_count_1_reg_949) ? 1'b1 : 1'b0);

assign icmp_ln598_fu_745_p2 = ((a_fu_172 == no_objects) ? 1'b1 : 1'b0);

assign loop_count_1_fu_734_p3 = ((cmp_i_i_fu_729_p2[0:0] == 1'b1) ? 8'd1 : loop_count_fu_722_p3);

assign loop_count_fu_722_p3 = {{no_iters}, {1'd0}};

assign lshr_ln1_fu_795_p4 = {{p_obj_width_q0[15:1]}};

assign lshr_ln_fu_775_p4 = {{p_obj_height_q0[15:1]}};

assign m_axi_gmem1_ARADDR = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARADDR;

assign m_axi_gmem2_ARBURST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARBURST;

assign m_axi_gmem2_ARCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARCACHE;

assign m_axi_gmem2_ARID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARID;

assign m_axi_gmem2_ARLEN = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARLEN;

assign m_axi_gmem2_ARLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARLOCK;

assign m_axi_gmem2_ARPROT = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARPROT;

assign m_axi_gmem2_ARQOS = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARQOS;

assign m_axi_gmem2_ARREGION = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARREGION;

assign m_axi_gmem2_ARSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARSIZE;

assign m_axi_gmem2_ARUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem2_ARUSER;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_WDATA = 16'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 2'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_AWADDR = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWADDR;

assign m_axi_gmem3_AWBURST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWBURST;

assign m_axi_gmem3_AWCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWCACHE;

assign m_axi_gmem3_AWID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWID;

assign m_axi_gmem3_AWLEN = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWLEN;

assign m_axi_gmem3_AWLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWLOCK;

assign m_axi_gmem3_AWPROT = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWPROT;

assign m_axi_gmem3_AWQOS = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWQOS;

assign m_axi_gmem3_AWREGION = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWREGION;

assign m_axi_gmem3_AWSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWSIZE;

assign m_axi_gmem3_AWUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_AWUSER;

assign m_axi_gmem3_WDATA = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WDATA;

assign m_axi_gmem3_WID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WID;

assign m_axi_gmem3_WLAST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WLAST;

assign m_axi_gmem3_WSTRB = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WSTRB;

assign m_axi_gmem3_WUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem3_WUSER;

assign m_axi_gmem4_ARADDR = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARADDR;

assign m_axi_gmem4_ARBURST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARBURST;

assign m_axi_gmem4_ARCACHE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARCACHE;

assign m_axi_gmem4_ARID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARID;

assign m_axi_gmem4_ARLEN = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARLEN;

assign m_axi_gmem4_ARLOCK = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARLOCK;

assign m_axi_gmem4_ARPROT = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARPROT;

assign m_axi_gmem4_ARQOS = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARQOS;

assign m_axi_gmem4_ARREGION = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARREGION;

assign m_axi_gmem4_ARSIZE = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARSIZE;

assign m_axi_gmem4_ARUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533_m_axi_gmem4_ARUSER;

assign m_axi_gmem4_AWADDR = 64'd0;

assign m_axi_gmem4_AWBURST = 2'd0;

assign m_axi_gmem4_AWCACHE = 4'd0;

assign m_axi_gmem4_AWID = 1'd0;

assign m_axi_gmem4_AWLEN = 32'd0;

assign m_axi_gmem4_AWLOCK = 2'd0;

assign m_axi_gmem4_AWPROT = 3'd0;

assign m_axi_gmem4_AWQOS = 4'd0;

assign m_axi_gmem4_AWREGION = 4'd0;

assign m_axi_gmem4_AWSIZE = 3'd0;

assign m_axi_gmem4_AWUSER = 1'd0;

assign m_axi_gmem4_AWVALID = 1'b0;

assign m_axi_gmem4_BREADY = 1'b0;

assign m_axi_gmem4_WDATA = 16'd0;

assign m_axi_gmem4_WID = 1'd0;

assign m_axi_gmem4_WLAST = 1'b0;

assign m_axi_gmem4_WSTRB = 2'd0;

assign m_axi_gmem4_WUSER = 1'd0;

assign m_axi_gmem4_WVALID = 1'b0;

assign m_axi_gmem5_WDATA = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WDATA;

assign m_axi_gmem5_WID = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WID;

assign m_axi_gmem5_WLAST = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WLAST;

assign m_axi_gmem5_WSTRB = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WSTRB;

assign m_axi_gmem5_WUSER = grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611_m_axi_gmem5_WUSER;

assign sext_ln44_fu_702_p1 = trunc_ln44_6_fu_692_p4;

assign track_fu_769_p2 = ((track_status_q0 == 16'd0) ? 1'b1 : 1'b0);

assign trunc_ln44_6_fu_692_p4 = {{status[63:1]}};

assign trunc_ln608_fu_765_p1 = a_fu_172[3:0];

assign zext_ln44_fu_713_p1 = no_objects;

assign zext_ln498_fu_785_p1 = lshr_ln_fu_775_p4;

assign zext_ln499_fu_805_p1 = lshr_ln1_fu_795_p4;

assign zext_ln608_fu_756_p1 = a_fu_172;

assign zext_ln630_fu_850_p1 = track_2_reg_495;

always @ (posedge ap_clk) begin
    zext_ln44_reg_944[31:8] <= 24'b000000000000000000000000;
    zext_ln608_reg_962[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //mean_shift_accel_MeanShift_10_4_550_598_9_550_598_1_s
