// Seed: 1558884106
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    output logic id_8,
    input logic id_9
);
  type_16(
      1'd0, id_0
  );
endmodule
