// Seed: 2200953145
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_3;
  always @(posedge id_3) begin
    $display(1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_6, id_7, id_8;
  assign id_7 = id_7 || id_7;
  assign id_6 = id_2;
  module_0(
      id_3, id_6
  );
  wire id_9;
endmodule
