// Seed: 1744094669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wor id_1;
  assign id_1 = -1'b0;
endmodule
module module_1;
  logic id_1;
  logic id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign id_1 = 1;
  assign id_1 = -1'b0;
  logic [7:0][-1] id_3;
  ;
endmodule
