Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 26 22:31:05 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/mlp_timing_routed.rpt
| Design       : mlp
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.979        0.000                      0                 2498        0.075        0.000                      0                 2498        1.232        0.000                       0                   807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.979        0.000                      0                 2498        0.075        0.000                      0                 2498        1.232        0.000                       0                   807  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 sigmoid_activation_L_1_U0/tmp_4_reg_274_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_15_17/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 1.159ns (41.987%)  route 1.601ns (58.013%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=806, unset)          0.537     0.537    sigmoid_activation_L_1_U0/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  sigmoid_activation_L_1_U0/tmp_4_reg_274_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     0.885 f  sigmoid_activation_L_1_U0/tmp_4_reg_274_reg/P[5]
                         net (fo=1, routed)           0.562     1.447    sigmoid_activation_L_1_U0/tmp_4_reg_274_reg_n_104
    SLICE_X23Y157        LUT1 (Prop_lut1_I0_O)        0.043     1.490 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry_i_1/O
                         net (fo=1, routed)           0.287     1.777    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry_i_1_n_4
    SLICE_X21Y157        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     2.064 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.064    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry_n_4
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.117 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__0_n_4
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.170 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.170    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__1_n_4
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.223 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.223    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__2_n_4
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.276 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.276    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__3_n_4
    SLICE_X21Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.425 r  sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2_carry__4/O[3]
                         net (fo=2, routed)           0.297     2.722    sigmoid_activation_L_1_U0/p_Val2_2_fu_187_p2[24]
    SLICE_X18Y163        LUT4 (Prop_lut4_I2_O)        0.120     2.842 r  sigmoid_activation_L_1_U0/ram_reg_0_63_15_17_i_2/O
                         net (fo=1, routed)           0.456     3.297    L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_15_17/DIB
    SLICE_X14Y159        RAMD64E                                      r  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_15_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=806, unset)          0.510     4.510    L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_15_17/WCLK
    SLICE_X14Y159        RAMD64E                                      r  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_15_17/RAMB/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X14Y159        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.198     4.277    L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                          4.277    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigmoid_activation_L_1_U0/tmp_s_reg_231_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.858%)  route 0.145ns (59.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=806, unset)          0.266     0.266    sigmoid_activation_L_1_U0/ap_clk
    SLICE_X17Y161        FDRE                                         r  sigmoid_activation_L_1_U0/tmp_s_reg_231_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  sigmoid_activation_L_1_U0/tmp_s_reg_231_reg[4]/Q
                         net (fo=30, routed)          0.145     0.511    L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/ADDRD5
    SLICE_X16Y160        RAMD64E                                      r  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=806, unset)          0.280     0.280    L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/WCLK
    SLICE_X16Y160        RAMD64E                                      r  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X16Y160        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.436    L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB18_X0Y60   bias_added_V_U/mlp_bias_added_V_memcore_U/mlp_bias_added_V_memcore_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.000       1.232      SLICE_X16Y157  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.000       1.232      SLICE_X16Y157  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMA/CLK



