
f051bldc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000519c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800525c  0800525c  0001525c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080052c4  080052c4  000152c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080052c8  080052c8  000152c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000005c  20000000  080052cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000474  20000060  08005328  00020060  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  200004d4  08005328  000204d4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001afe8  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003673  00000000  00000000  0003b06c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000e610  00000000  00000000  0003e6df  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a68  00000000  00000000  0004ccf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002700  00000000  00000000  0004d758  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007cd2  00000000  00000000  0004fe58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000040af  00000000  00000000  00057b2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005bbd9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001e14  00000000  00000000  0005bc58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005244 	.word	0x08005244

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08005244 	.word	0x08005244

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f4:	b510      	push	{r4, lr}
 80003f6:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80003f8:	f001 f9b0 	bl	800175c <HAL_RCC_GetHCLKFreq>
 80003fc:	21fa      	movs	r1, #250	; 0xfa
 80003fe:	0089      	lsls	r1, r1, #2
 8000400:	f7ff fe82 	bl	8000108 <__udivsi3>
 8000404:	f000 faea 	bl	80009dc <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000408:	2001      	movs	r0, #1
 800040a:	2200      	movs	r2, #0
 800040c:	0021      	movs	r1, r4
 800040e:	4240      	negs	r0, r0
 8000410:	f000 faa6 	bl	8000960 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000414:	2000      	movs	r0, #0
 8000416:	bd10      	pop	{r4, pc}

08000418 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000418:	2110      	movs	r1, #16
 800041a:	4a06      	ldr	r2, [pc, #24]	; (8000434 <HAL_Init+0x1c>)
{
 800041c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800041e:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000420:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000422:	430b      	orrs	r3, r1
 8000424:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000426:	f7ff ffe5 	bl	80003f4 <HAL_InitTick>
  HAL_MspInit();
 800042a:	f004 fd0b 	bl	8004e44 <HAL_MspInit>
}
 800042e:	2000      	movs	r0, #0
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	40022000 	.word	0x40022000

08000438 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000438:	4a02      	ldr	r2, [pc, #8]	; (8000444 <HAL_IncTick+0xc>)
 800043a:	6813      	ldr	r3, [r2, #0]
 800043c:	3301      	adds	r3, #1
 800043e:	6013      	str	r3, [r2, #0]
}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	20000124 	.word	0x20000124

08000448 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000448:	4b01      	ldr	r3, [pc, #4]	; (8000450 <HAL_GetTick+0x8>)
 800044a:	6818      	ldr	r0, [r3, #0]
}
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	20000124 	.word	0x20000124

08000454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000454:	b530      	push	{r4, r5, lr}
 8000456:	b083      	sub	sp, #12
 8000458:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800045a:	f7ff fff5 	bl	8000448 <HAL_GetTick>
  uint32_t wait = Delay;
 800045e:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000460:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8000462:	1c63      	adds	r3, r4, #1
 8000464:	1e5a      	subs	r2, r3, #1
 8000466:	4193      	sbcs	r3, r2
 8000468:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800046a:	f7ff ffed 	bl	8000448 <HAL_GetTick>
 800046e:	1b40      	subs	r0, r0, r5
 8000470:	42a0      	cmp	r0, r4
 8000472:	d3fa      	bcc.n	800046a <HAL_Delay+0x16>
  {
  }
}
 8000474:	b003      	add	sp, #12
 8000476:	bd30      	pop	{r4, r5, pc}

08000478 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800047a:	1e04      	subs	r4, r0, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
 800047c:	d100      	bne.n	8000480 <HAL_ADC_Init+0x8>
 800047e:	e080      	b.n	8000582 <HAL_ADC_Init+0x10a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000480:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000482:	2b00      	cmp	r3, #0
 8000484:	d067      	beq.n	8000556 <HAL_ADC_Init+0xde>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000486:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000488:	06db      	lsls	r3, r3, #27
 800048a:	d45e      	bmi.n	800054a <HAL_ADC_Init+0xd2>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800048c:	2004      	movs	r0, #4
 800048e:	6823      	ldr	r3, [r4, #0]
 8000490:	689a      	ldr	r2, [r3, #8]
 8000492:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000494:	d159      	bne.n	800054a <HAL_ADC_Init+0xd2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000496:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000498:	4948      	ldr	r1, [pc, #288]	; (80005bc <HAL_ADC_Init+0x144>)
 800049a:	400a      	ands	r2, r1
 800049c:	3106      	adds	r1, #6
 800049e:	31ff      	adds	r1, #255	; 0xff
 80004a0:	430a      	orrs	r2, r1
 80004a2:	6462      	str	r2, [r4, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80004a4:	2203      	movs	r2, #3
 80004a6:	6899      	ldr	r1, [r3, #8]
 80004a8:	400a      	ands	r2, r1
 80004aa:	2a01      	cmp	r2, #1
 80004ac:	d059      	beq.n	8000562 <HAL_ADC_Init+0xea>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80004ae:	2118      	movs	r1, #24
 80004b0:	68da      	ldr	r2, [r3, #12]
 80004b2:	438a      	bics	r2, r1
 80004b4:	68a1      	ldr	r1, [r4, #8]
 80004b6:	430a      	orrs	r2, r1
 80004b8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80004ba:	691a      	ldr	r2, [r3, #16]
 80004bc:	6861      	ldr	r1, [r4, #4]
 80004be:	0092      	lsls	r2, r2, #2
 80004c0:	0892      	lsrs	r2, r2, #2
 80004c2:	430a      	orrs	r2, r1
 80004c4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	493d      	ldr	r1, [pc, #244]	; (80005c0 <HAL_ADC_Init+0x148>)
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80004ca:	6a26      	ldr	r6, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80004cc:	400a      	ands	r2, r1
 80004ce:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80004d0:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80004d2:	0377      	lsls	r7, r6, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80004d4:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80004d6:	69e2      	ldr	r2, [r4, #28]
 80004d8:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80004da:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80004dc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80004de:	3a01      	subs	r2, #1
 80004e0:	1e55      	subs	r5, r2, #1
 80004e2:	41aa      	sbcs	r2, r5
 80004e4:	0315      	lsls	r5, r2, #12
 80004e6:	68e2      	ldr	r2, [r4, #12]
 80004e8:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                   |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80004ea:	6922      	ldr	r2, [r4, #16]
 80004ec:	4339      	orrs	r1, r7
 80004ee:	2a02      	cmp	r2, #2
 80004f0:	d059      	beq.n	80005a6 <HAL_ADC_Init+0x12e>
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80004f2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80004f4:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80004f6:	430a      	orrs	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80004f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80004fa:	432a      	orrs	r2, r5
 80004fc:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80004fe:	2901      	cmp	r1, #1
 8000500:	d04b      	beq.n	800059a <HAL_ADC_Init+0x122>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000502:	20c2      	movs	r0, #194	; 0xc2
 8000504:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000506:	30ff      	adds	r0, #255	; 0xff
 8000508:	4281      	cmp	r1, r0
 800050a:	d002      	beq.n	8000512 <HAL_ADC_Init+0x9a>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800050c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800050e:	4301      	orrs	r1, r0
 8000510:	430a      	orrs	r2, r1
                    hadc->Init.ExternalTrigConvEdge );
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000512:	68d9      	ldr	r1, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000514:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000516:	4311      	orrs	r1, r2
 8000518:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0549      	lsls	r1, r1, #21
 800051e:	428d      	cmp	r5, r1
 8000520:	d026      	beq.n	8000570 <HAL_ADC_Init+0xf8>
 8000522:	1e69      	subs	r1, r5, #1
 8000524:	2906      	cmp	r1, #6
 8000526:	d923      	bls.n	8000570 <HAL_ADC_Init+0xf8>
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000528:	68db      	ldr	r3, [r3, #12]
 800052a:	4926      	ldr	r1, [pc, #152]	; (80005c4 <HAL_ADC_Init+0x14c>)
 800052c:	400b      	ands	r3, r1
 800052e:	429a      	cmp	r2, r3
 8000530:	d029      	beq.n	8000586 <HAL_ADC_Init+0x10e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000532:	2212      	movs	r2, #18
 8000534:	6c63      	ldr	r3, [r4, #68]	; 0x44
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 8000536:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8000538:	4393      	bics	r3, r2
 800053a:	3a02      	subs	r2, #2
 800053c:	4313      	orrs	r3, r2
 800053e:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000540:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000542:	3a0f      	subs	r2, #15
 8000544:	4313      	orrs	r3, r2
 8000546:	64a3      	str	r3, [r4, #72]	; 0x48
 8000548:	e004      	b.n	8000554 <HAL_ADC_Init+0xdc>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054a:	2210      	movs	r2, #16
        
    tmp_hal_status = HAL_ERROR;
 800054c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000550:	4313      	orrs	r3, r2
 8000552:	6463      	str	r3, [r4, #68]	; 0x44
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8000554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 8000556:	2240      	movs	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 8000558:	6483      	str	r3, [r0, #72]	; 0x48
    hadc->Lock = HAL_UNLOCKED;
 800055a:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 800055c:	f004 fc94 	bl	8004e88 <HAL_ADC_MspInit>
 8000560:	e791      	b.n	8000486 <HAL_ADC_Init+0xe>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000562:	6819      	ldr	r1, [r3, #0]
 8000564:	420a      	tst	r2, r1
 8000566:	d1ae      	bne.n	80004c6 <HAL_ADC_Init+0x4e>
 8000568:	68da      	ldr	r2, [r3, #12]
 800056a:	0412      	lsls	r2, r2, #16
 800056c:	d59f      	bpl.n	80004ae <HAL_ADC_Init+0x36>
 800056e:	e7aa      	b.n	80004c6 <HAL_ADC_Init+0x4e>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000570:	2107      	movs	r1, #7
 8000572:	6958      	ldr	r0, [r3, #20]
 8000574:	4388      	bics	r0, r1
 8000576:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000578:	6958      	ldr	r0, [r3, #20]
 800057a:	4029      	ands	r1, r5
 800057c:	4301      	orrs	r1, r0
 800057e:	6159      	str	r1, [r3, #20]
 8000580:	e7d2      	b.n	8000528 <HAL_ADC_Init+0xb0>
    return HAL_ERROR;
 8000582:	2001      	movs	r0, #1
 8000584:	e7e6      	b.n	8000554 <HAL_ADC_Init+0xdc>
      ADC_CLEAR_ERRORCODE(hadc);
 8000586:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8000588:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 800058a:	64a3      	str	r3, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 800058c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800058e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8000590:	4393      	bics	r3, r2
 8000592:	3a02      	subs	r2, #2
 8000594:	4313      	orrs	r3, r2
 8000596:	6463      	str	r3, [r4, #68]	; 0x44
 8000598:	e7dc      	b.n	8000554 <HAL_ADC_Init+0xdc>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800059a:	2e00      	cmp	r6, #0
 800059c:	d105      	bne.n	80005aa <HAL_ADC_Init+0x132>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800059e:	2180      	movs	r1, #128	; 0x80
 80005a0:	0249      	lsls	r1, r1, #9
 80005a2:	430a      	orrs	r2, r1
 80005a4:	e7ad      	b.n	8000502 <HAL_ADC_Init+0x8a>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80005a6:	2004      	movs	r0, #4
 80005a8:	e7a3      	b.n	80004f2 <HAL_ADC_Init+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80005aa:	2520      	movs	r5, #32
 80005ac:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80005ae:	4328      	orrs	r0, r5
 80005b0:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005b2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80005b4:	4301      	orrs	r1, r0
 80005b6:	64a1      	str	r1, [r4, #72]	; 0x48
 80005b8:	e7a3      	b.n	8000502 <HAL_ADC_Init+0x8a>
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	fffffefd 	.word	0xfffffefd
 80005c0:	fffe0219 	.word	0xfffe0219
 80005c4:	833fffe7 	.word	0x833fffe7

080005c8 <HAL_ADC_LevelOutOfWindowCallback>:
 80005c8:	4770      	bx	lr
 80005ca:	46c0      	nop			; (mov r8, r8)

080005cc <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80005cc:	4770      	bx	lr
 80005ce:	46c0      	nop			; (mov r8, r8)

080005d0 <HAL_ADC_IRQHandler>:
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80005d0:	2204      	movs	r2, #4
 80005d2:	6803      	ldr	r3, [r0, #0]
{
 80005d4:	b570      	push	{r4, r5, r6, lr}
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80005d6:	6819      	ldr	r1, [r3, #0]
{
 80005d8:	0004      	movs	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80005da:	420a      	tst	r2, r1
 80005dc:	d04a      	beq.n	8000674 <HAL_ADC_IRQHandler+0xa4>
 80005de:	6859      	ldr	r1, [r3, #4]
 80005e0:	420a      	tst	r2, r1
 80005e2:	d047      	beq.n	8000674 <HAL_ADC_IRQHandler+0xa4>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80005e6:	06d2      	lsls	r2, r2, #27
 80005e8:	d404      	bmi.n	80005f4 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80005ea:	2280      	movs	r2, #128	; 0x80
 80005ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80005ee:	0092      	lsls	r2, r2, #2
 80005f0:	430a      	orrs	r2, r1
 80005f2:	6462      	str	r2, [r4, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80005f4:	22c0      	movs	r2, #192	; 0xc0
 80005f6:	68d9      	ldr	r1, [r3, #12]
 80005f8:	0112      	lsls	r2, r2, #4
 80005fa:	4211      	tst	r1, r2
 80005fc:	d113      	bne.n	8000626 <HAL_ADC_IRQHandler+0x56>
 80005fe:	6a22      	ldr	r2, [r4, #32]
 8000600:	2a00      	cmp	r2, #0
 8000602:	d110      	bne.n	8000626 <HAL_ADC_IRQHandler+0x56>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	0712      	lsls	r2, r2, #28
 8000608:	d50d      	bpl.n	8000626 <HAL_ADC_IRQHandler+0x56>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800060a:	689a      	ldr	r2, [r3, #8]
 800060c:	0752      	lsls	r2, r2, #29
 800060e:	d444      	bmi.n	800069a <HAL_ADC_IRQHandler+0xca>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000610:	210c      	movs	r1, #12
 8000612:	685a      	ldr	r2, [r3, #4]
 8000614:	438a      	bics	r2, r1
 8000616:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000618:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800061a:	4a24      	ldr	r2, [pc, #144]	; (80006ac <HAL_ADC_IRQHandler+0xdc>)
 800061c:	4013      	ands	r3, r2
 800061e:	3204      	adds	r2, #4
 8000620:	32ff      	adds	r2, #255	; 0xff
 8000622:	4313      	orrs	r3, r2
 8000624:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 8000626:	0020      	movs	r0, r4
 8000628:	f003 fa74 	bl	8003b14 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800062c:	220c      	movs	r2, #12
 800062e:	6823      	ldr	r3, [r4, #0]
 8000630:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000632:	2580      	movs	r5, #128	; 0x80
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	4215      	tst	r5, r2
 8000638:	d002      	beq.n	8000640 <HAL_ADC_IRQHandler+0x70>
 800063a:	685a      	ldr	r2, [r3, #4]
 800063c:	4215      	tst	r5, r2
 800063e:	d121      	bne.n	8000684 <HAL_ADC_IRQHandler+0xb4>
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000640:	2210      	movs	r2, #16
 8000642:	6819      	ldr	r1, [r3, #0]
 8000644:	420a      	tst	r2, r1
 8000646:	d014      	beq.n	8000672 <HAL_ADC_IRQHandler+0xa2>
 8000648:	6859      	ldr	r1, [r3, #4]
 800064a:	420a      	tst	r2, r1
 800064c:	d011      	beq.n	8000672 <HAL_ADC_IRQHandler+0xa2>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800064e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000650:	2a01      	cmp	r2, #1
 8000652:	d002      	beq.n	800065a <HAL_ADC_IRQHandler+0x8a>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8000654:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000656:	07d2      	lsls	r2, r2, #31
 8000658:	d509      	bpl.n	800066e <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800065a:	2102      	movs	r1, #2
 800065c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 800065e:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000660:	430a      	orrs	r2, r1
 8000662:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000664:	2210      	movs	r2, #16
 8000666:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8000668:	f7ff ffb0 	bl	80005cc <HAL_ADC_ErrorCallback>
 800066c:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800066e:	2210      	movs	r2, #16
 8000670:	601a      	str	r2, [r3, #0]
}
 8000672:	bd70      	pop	{r4, r5, r6, pc}
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000674:	2208      	movs	r2, #8
 8000676:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000678:	420a      	tst	r2, r1
 800067a:	d0da      	beq.n	8000632 <HAL_ADC_IRQHandler+0x62>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800067c:	6859      	ldr	r1, [r3, #4]
 800067e:	420a      	tst	r2, r1
 8000680:	d0d7      	beq.n	8000632 <HAL_ADC_IRQHandler+0x62>
 8000682:	e7af      	b.n	80005e4 <HAL_ADC_IRQHandler+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000684:	2380      	movs	r3, #128	; 0x80
 8000686:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000688:	025b      	lsls	r3, r3, #9
 800068a:	4313      	orrs	r3, r2
 800068c:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800068e:	0020      	movs	r0, r4
 8000690:	f7ff ff9a 	bl	80005c8 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000694:	6823      	ldr	r3, [r4, #0]
 8000696:	601d      	str	r5, [r3, #0]
 8000698:	e7d2      	b.n	8000640 <HAL_ADC_IRQHandler+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800069a:	2220      	movs	r2, #32
 800069c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800069e:	4313      	orrs	r3, r2
 80006a0:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80006a4:	3a1f      	subs	r2, #31
 80006a6:	4313      	orrs	r3, r2
 80006a8:	64a3      	str	r3, [r4, #72]	; 0x48
 80006aa:	e7bc      	b.n	8000626 <HAL_ADC_IRQHandler+0x56>
 80006ac:	fffffefe 	.word	0xfffffefe

080006b0 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80006b0:	2300      	movs	r3, #0
{
 80006b2:	b570      	push	{r4, r5, r6, lr}
 80006b4:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80006b6:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80006b8:	3340      	adds	r3, #64	; 0x40
 80006ba:	5cc2      	ldrb	r2, [r0, r3]
{
 80006bc:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80006be:	2002      	movs	r0, #2
 80006c0:	2a01      	cmp	r2, #1
 80006c2:	d03c      	beq.n	800073e <HAL_ADC_ConfigChannel+0x8e>
 80006c4:	2201      	movs	r2, #1
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80006c6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  __HAL_LOCK(hadc);
 80006c8:	54e2      	strb	r2, [r4, r3]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80006ca:	6823      	ldr	r3, [r4, #0]
 80006cc:	689d      	ldr	r5, [r3, #8]
 80006ce:	076d      	lsls	r5, r5, #29
 80006d0:	d42d      	bmi.n	800072e <HAL_ADC_ConfigChannel+0x7e>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80006d2:	4d35      	ldr	r5, [pc, #212]	; (80007a8 <HAL_ADC_ConfigChannel+0xf8>)
 80006d4:	684e      	ldr	r6, [r1, #4]
 80006d6:	42ae      	cmp	r6, r5
 80006d8:	d033      	beq.n	8000742 <HAL_ADC_ConfigChannel+0x92>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80006da:	680d      	ldr	r5, [r1, #0]
 80006dc:	6a9e      	ldr	r6, [r3, #40]	; 0x28
 80006de:	40aa      	lsls	r2, r5
 80006e0:	4332      	orrs	r2, r6
 80006e2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80006e4:	2280      	movs	r2, #128	; 0x80
 80006e6:	0552      	lsls	r2, r2, #21
 80006e8:	4290      	cmp	r0, r2
 80006ea:	d00f      	beq.n	800070c <HAL_ADC_ConfigChannel+0x5c>
 80006ec:	3801      	subs	r0, #1
 80006ee:	2806      	cmp	r0, #6
 80006f0:	d90c      	bls.n	800070c <HAL_ADC_ConfigChannel+0x5c>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80006f2:	2207      	movs	r2, #7
 80006f4:	6888      	ldr	r0, [r1, #8]
 80006f6:	6959      	ldr	r1, [r3, #20]
 80006f8:	4011      	ands	r1, r2
 80006fa:	4288      	cmp	r0, r1
 80006fc:	d006      	beq.n	800070c <HAL_ADC_ConfigChannel+0x5c>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80006fe:	6959      	ldr	r1, [r3, #20]
 8000700:	4391      	bics	r1, r2
 8000702:	6159      	str	r1, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000704:	6959      	ldr	r1, [r3, #20]
 8000706:	4002      	ands	r2, r0
 8000708:	430a      	orrs	r2, r1
 800070a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800070c:	002b      	movs	r3, r5
 800070e:	3b10      	subs	r3, #16
 8000710:	2b02      	cmp	r3, #2
 8000712:	d829      	bhi.n	8000768 <HAL_ADC_ConfigChannel+0xb8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000714:	4a25      	ldr	r2, [pc, #148]	; (80007ac <HAL_ADC_ConfigChannel+0xfc>)
 8000716:	6813      	ldr	r3, [r2, #0]
 8000718:	2d10      	cmp	r5, #16
 800071a:	d027      	beq.n	800076c <HAL_ADC_ConfigChannel+0xbc>
 800071c:	2280      	movs	r2, #128	; 0x80
 800071e:	2d11      	cmp	r5, #17
 8000720:	d03c      	beq.n	800079c <HAL_ADC_ConfigChannel+0xec>
 8000722:	0452      	lsls	r2, r2, #17
 8000724:	4313      	orrs	r3, r2
 8000726:	4a21      	ldr	r2, [pc, #132]	; (80007ac <HAL_ADC_ConfigChannel+0xfc>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000728:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800072a:	6013      	str	r3, [r2, #0]
 800072c:	e004      	b.n	8000738 <HAL_ADC_ConfigChannel+0x88>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800072e:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8000730:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000732:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000734:	4313      	orrs	r3, r2
 8000736:	6463      	str	r3, [r4, #68]	; 0x44
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000738:	2200      	movs	r2, #0
 800073a:	2340      	movs	r3, #64	; 0x40
 800073c:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 800073e:	b002      	add	sp, #8
 8000740:	bd70      	pop	{r4, r5, r6, pc}
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000742:	6809      	ldr	r1, [r1, #0]
 8000744:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000746:	408a      	lsls	r2, r1
 8000748:	4390      	bics	r0, r2
 800074a:	6298      	str	r0, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800074c:	000b      	movs	r3, r1
 800074e:	3b10      	subs	r3, #16
 8000750:	2b02      	cmp	r3, #2
 8000752:	d809      	bhi.n	8000768 <HAL_ADC_ConfigChannel+0xb8>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000754:	4b15      	ldr	r3, [pc, #84]	; (80007ac <HAL_ADC_ConfigChannel+0xfc>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2910      	cmp	r1, #16
 800075a:	d021      	beq.n	80007a0 <HAL_ADC_ConfigChannel+0xf0>
 800075c:	2911      	cmp	r1, #17
 800075e:	d021      	beq.n	80007a4 <HAL_ADC_ConfigChannel+0xf4>
 8000760:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <HAL_ADC_ConfigChannel+0x100>)
 8000762:	4013      	ands	r3, r2
 8000764:	4a11      	ldr	r2, [pc, #68]	; (80007ac <HAL_ADC_ConfigChannel+0xfc>)
 8000766:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000768:	2000      	movs	r0, #0
 800076a:	e7e5      	b.n	8000738 <HAL_ADC_ConfigChannel+0x88>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800076c:	2180      	movs	r1, #128	; 0x80
 800076e:	0409      	lsls	r1, r1, #16
 8000770:	430b      	orrs	r3, r1
 8000772:	6013      	str	r3, [r2, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000774:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <HAL_ADC_ConfigChannel+0x104>)
 8000776:	4910      	ldr	r1, [pc, #64]	; (80007b8 <HAL_ADC_ConfigChannel+0x108>)
 8000778:	6818      	ldr	r0, [r3, #0]
 800077a:	f7ff fcc5 	bl	8000108 <__udivsi3>
 800077e:	0083      	lsls	r3, r0, #2
 8000780:	1818      	adds	r0, r3, r0
 8000782:	0040      	lsls	r0, r0, #1
 8000784:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 8000786:	9b01      	ldr	r3, [sp, #4]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d0ed      	beq.n	8000768 <HAL_ADC_ConfigChannel+0xb8>
            wait_loop_index--;
 800078c:	9b01      	ldr	r3, [sp, #4]
 800078e:	3b01      	subs	r3, #1
 8000790:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000792:	9b01      	ldr	r3, [sp, #4]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1f9      	bne.n	800078c <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000798:	2000      	movs	r0, #0
 800079a:	e7cd      	b.n	8000738 <HAL_ADC_ConfigChannel+0x88>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800079c:	03d2      	lsls	r2, r2, #15
 800079e:	e7c1      	b.n	8000724 <HAL_ADC_ConfigChannel+0x74>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80007a0:	4a06      	ldr	r2, [pc, #24]	; (80007bc <HAL_ADC_ConfigChannel+0x10c>)
 80007a2:	e7de      	b.n	8000762 <HAL_ADC_ConfigChannel+0xb2>
 80007a4:	4a06      	ldr	r2, [pc, #24]	; (80007c0 <HAL_ADC_ConfigChannel+0x110>)
 80007a6:	e7dc      	b.n	8000762 <HAL_ADC_ConfigChannel+0xb2>
 80007a8:	00001001 	.word	0x00001001
 80007ac:	40012708 	.word	0x40012708
 80007b0:	feffffff 	.word	0xfeffffff
 80007b4:	20000058 	.word	0x20000058
 80007b8:	000f4240 	.word	0x000f4240
 80007bc:	ff7fffff 	.word	0xff7fffff
 80007c0:	ffbfffff 	.word	0xffbfffff

080007c4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80007c4:	b570      	push	{r4, r5, r6, lr}
 80007c6:	0004      	movs	r4, r0
 80007c8:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80007ca:	2800      	cmp	r0, #0
 80007cc:	d03b      	beq.n	8000846 <HAL_COMP_Init+0x82>
 80007ce:	6a83      	ldr	r3, [r0, #40]	; 0x28
  {
    status = HAL_ERROR;
 80007d0:	2001      	movs	r0, #1
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80007d2:	06db      	lsls	r3, r3, #27
 80007d4:	d501      	bpl.n	80007da <HAL_COMP_Init+0x16>
    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
  }
  
  return status;
}
 80007d6:	b002      	add	sp, #8
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SYSCFG_CLK_ENABLE();  
 80007da:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <HAL_COMP_Init+0x8c>)
 80007dc:	699a      	ldr	r2, [r3, #24]
 80007de:	4302      	orrs	r2, r0
 80007e0:	619a      	str	r2, [r3, #24]
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	4018      	ands	r0, r3
 80007e6:	9001      	str	r0, [sp, #4]
    HAL_COMP_MspInit(hcomp);
 80007e8:	0020      	movs	r0, r4
    __HAL_RCC_SYSCFG_CLK_ENABLE();  
 80007ea:	9b01      	ldr	r3, [sp, #4]
    HAL_COMP_MspInit(hcomp);
 80007ec:	f004 fb98 	bl	8004f20 <HAL_COMP_MspInit>
    if(hcomp->State == HAL_COMP_STATE_RESET)
 80007f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d024      	beq.n	8000840 <HAL_COMP_Init+0x7c>
    hcomp->State = HAL_COMP_STATE_BUSY;
 80007f6:	2302      	movs	r3, #2
    if(hcomp->Instance == COMP2)
 80007f8:	6822      	ldr	r2, [r4, #0]
    hcomp->State = HAL_COMP_STATE_BUSY;
 80007fa:	62a3      	str	r3, [r4, #40]	; 0x28
    if(hcomp->Instance == COMP2)
 80007fc:	4b15      	ldr	r3, [pc, #84]	; (8000854 <HAL_COMP_Init+0x90>)
 80007fe:	429a      	cmp	r2, r3
 8000800:	d023      	beq.n	800084a <HAL_COMP_Init+0x86>
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
 8000802:	2500      	movs	r5, #0
    if(hcomp->Instance == COMP2)
 8000804:	4914      	ldr	r1, [pc, #80]	; (8000858 <HAL_COMP_Init+0x94>)
    MODIFY_REG(COMP->CSR, 
 8000806:	68a6      	ldr	r6, [r4, #8]
 8000808:	6863      	ldr	r3, [r4, #4]
 800080a:	4a14      	ldr	r2, [pc, #80]	; (800085c <HAL_COMP_Init+0x98>)
 800080c:	4333      	orrs	r3, r6
 800080e:	68e6      	ldr	r6, [r4, #12]
 8000810:	6810      	ldr	r0, [r2, #0]
 8000812:	4333      	orrs	r3, r6
 8000814:	6926      	ldr	r6, [r4, #16]
 8000816:	4001      	ands	r1, r0
 8000818:	4333      	orrs	r3, r6
 800081a:	6966      	ldr	r6, [r4, #20]
 800081c:	4333      	orrs	r3, r6
 800081e:	69a6      	ldr	r6, [r4, #24]
 8000820:	4333      	orrs	r3, r6
 8000822:	40ab      	lsls	r3, r5
 8000824:	430b      	orrs	r3, r1
 8000826:	6013      	str	r3, [r2, #0]
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
 8000828:	69e3      	ldr	r3, [r4, #28]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d004      	beq.n	8000838 <HAL_COMP_Init+0x74>
      COMP->CSR |= COMP_CSR_WNDWEN;
 800082e:	2380      	movs	r3, #128	; 0x80
 8000830:	6811      	ldr	r1, [r2, #0]
 8000832:	041b      	lsls	r3, r3, #16
 8000834:	430b      	orrs	r3, r1
 8000836:	6013      	str	r3, [r2, #0]
    hcomp->State = HAL_COMP_STATE_READY;
 8000838:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800083a:	2000      	movs	r0, #0
    hcomp->State = HAL_COMP_STATE_READY;
 800083c:	62a3      	str	r3, [r4, #40]	; 0x28
 800083e:	e7ca      	b.n	80007d6 <HAL_COMP_Init+0x12>
      hcomp->Lock = HAL_UNLOCKED;
 8000840:	2224      	movs	r2, #36	; 0x24
 8000842:	54a3      	strb	r3, [r4, r2]
 8000844:	e7d7      	b.n	80007f6 <HAL_COMP_Init+0x32>
    status = HAL_ERROR;
 8000846:	2001      	movs	r0, #1
 8000848:	e7c5      	b.n	80007d6 <HAL_COMP_Init+0x12>
 800084a:	4905      	ldr	r1, [pc, #20]	; (8000860 <HAL_COMP_Init+0x9c>)
      regshift = COMP_CSR_COMP2_SHIFT;
 800084c:	2510      	movs	r5, #16
 800084e:	e7da      	b.n	8000806 <HAL_COMP_Init+0x42>
 8000850:	40021000 	.word	0x40021000
 8000854:	4001001e 	.word	0x4001001e
 8000858:	ffffc081 	.word	0xffffc081
 800085c:	4001001c 	.word	0x4001001c
 8000860:	c081ffff 	.word	0xc081ffff

08000864 <HAL_COMP_Start_IT>:
  * @brief  Enables the interrupt and starts the comparator
  * @param  hcomp COMP handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_COMP_Start_IT(COMP_HandleTypeDef *hcomp)
{
 8000864:	b510      	push	{r4, lr}
 8000866:	1e03      	subs	r3, r0, #0
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8000868:	d034      	beq.n	80008d4 <HAL_COMP_Start_IT+0x70>
 800086a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800086c:	2001      	movs	r0, #1
 800086e:	06d2      	lsls	r2, r2, #27
 8000870:	d402      	bmi.n	8000878 <HAL_COMP_Start_IT+0x14>
    if(hcomp->State == HAL_COMP_STATE_READY)
 8000872:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8000874:	2c01      	cmp	r4, #1
 8000876:	d000      	beq.n	800087a <HAL_COMP_Start_IT+0x16>
    /* Enable Exti interrupt mode */
    SET_BIT(EXTI->IMR, extiline);
  }

  return status;
}
 8000878:	bd10      	pop	{r4, pc}
      if(hcomp->Instance == COMP2)
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	4a1e      	ldr	r2, [pc, #120]	; (80008f8 <HAL_COMP_Start_IT+0x94>)
 800087e:	4290      	cmp	r0, r2
 8000880:	d02e      	beq.n	80008e0 <HAL_COMP_Start_IT+0x7c>
      SET_BIT(COMP->CSR, COMP_CSR_COMPxEN << regshift);
 8000882:	4a1e      	ldr	r2, [pc, #120]	; (80008fc <HAL_COMP_Start_IT+0x98>)
 8000884:	6811      	ldr	r1, [r2, #0]
 8000886:	4321      	orrs	r1, r4
 8000888:	6011      	str	r1, [r2, #0]
      hcomp->State = HAL_COMP_STATE_BUSY;
 800088a:	2102      	movs	r1, #2
 800088c:	6299      	str	r1, [r3, #40]	; 0x28
    extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 800088e:	4290      	cmp	r0, r2
 8000890:	d022      	beq.n	80008d8 <HAL_COMP_Start_IT+0x74>
 8000892:	2180      	movs	r1, #128	; 0x80
 8000894:	4a1a      	ldr	r2, [pc, #104]	; (8000900 <HAL_COMP_Start_IT+0x9c>)
 8000896:	03c9      	lsls	r1, r1, #15
    if((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_IT_RISING) != RESET)
 8000898:	6a1b      	ldr	r3, [r3, #32]
      SET_BIT(EXTI->RTSR, extiline);
 800089a:	4c1a      	ldr	r4, [pc, #104]	; (8000904 <HAL_COMP_Start_IT+0xa0>)
    if((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_IT_RISING) != RESET)
 800089c:	07d8      	lsls	r0, r3, #31
 800089e:	d50f      	bpl.n	80008c0 <HAL_COMP_Start_IT+0x5c>
      SET_BIT(EXTI->RTSR, extiline);
 80008a0:	68a0      	ldr	r0, [r4, #8]
 80008a2:	4308      	orrs	r0, r1
 80008a4:	60a0      	str	r0, [r4, #8]
    if((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_IT_FALLING) != RESET)
 80008a6:	079b      	lsls	r3, r3, #30
 80008a8:	d50f      	bpl.n	80008ca <HAL_COMP_Start_IT+0x66>
      SET_BIT(EXTI->FTSR, extiline);
 80008aa:	4a16      	ldr	r2, [pc, #88]	; (8000904 <HAL_COMP_Start_IT+0xa0>)
 80008ac:	68d3      	ldr	r3, [r2, #12]
 80008ae:	430b      	orrs	r3, r1
 80008b0:	60d3      	str	r3, [r2, #12]
    WRITE_REG(EXTI->PR, extiline);
 80008b2:	4b14      	ldr	r3, [pc, #80]	; (8000904 <HAL_COMP_Start_IT+0xa0>)
    SET_BIT(EXTI->IMR, extiline);
 80008b4:	2000      	movs	r0, #0
    WRITE_REG(EXTI->PR, extiline);
 80008b6:	6159      	str	r1, [r3, #20]
    SET_BIT(EXTI->IMR, extiline);
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	430a      	orrs	r2, r1
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	e7db      	b.n	8000878 <HAL_COMP_Start_IT+0x14>
      CLEAR_BIT(EXTI->RTSR, extiline);
 80008c0:	68a0      	ldr	r0, [r4, #8]
 80008c2:	4010      	ands	r0, r2
 80008c4:	60a0      	str	r0, [r4, #8]
    if((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_IT_FALLING) != RESET)
 80008c6:	079b      	lsls	r3, r3, #30
 80008c8:	d4ef      	bmi.n	80008aa <HAL_COMP_Start_IT+0x46>
      CLEAR_BIT(EXTI->FTSR, extiline);
 80008ca:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <HAL_COMP_Start_IT+0xa0>)
 80008cc:	68d8      	ldr	r0, [r3, #12]
 80008ce:	4002      	ands	r2, r0
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	e7ee      	b.n	80008b2 <HAL_COMP_Start_IT+0x4e>
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 80008d4:	2001      	movs	r0, #1
 80008d6:	e7cf      	b.n	8000878 <HAL_COMP_Start_IT+0x14>
    extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 80008d8:	2180      	movs	r1, #128	; 0x80
 80008da:	4a0b      	ldr	r2, [pc, #44]	; (8000908 <HAL_COMP_Start_IT+0xa4>)
 80008dc:	0389      	lsls	r1, r1, #14
 80008de:	e7db      	b.n	8000898 <HAL_COMP_Start_IT+0x34>
      SET_BIT(COMP->CSR, COMP_CSR_COMPxEN << regshift);
 80008e0:	2280      	movs	r2, #128	; 0x80
 80008e2:	4906      	ldr	r1, [pc, #24]	; (80008fc <HAL_COMP_Start_IT+0x98>)
 80008e4:	0252      	lsls	r2, r2, #9
 80008e6:	6808      	ldr	r0, [r1, #0]
 80008e8:	4302      	orrs	r2, r0
 80008ea:	600a      	str	r2, [r1, #0]
      hcomp->State = HAL_COMP_STATE_BUSY;
 80008ec:	2202      	movs	r2, #2
    extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 80008ee:	2180      	movs	r1, #128	; 0x80
      hcomp->State = HAL_COMP_STATE_BUSY;
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
    extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 80008f2:	03c9      	lsls	r1, r1, #15
      hcomp->State = HAL_COMP_STATE_BUSY;
 80008f4:	4a02      	ldr	r2, [pc, #8]	; (8000900 <HAL_COMP_Start_IT+0x9c>)
 80008f6:	e7cf      	b.n	8000898 <HAL_COMP_Start_IT+0x34>
 80008f8:	4001001e 	.word	0x4001001e
 80008fc:	4001001c 	.word	0x4001001c
 8000900:	ffbfffff 	.word	0xffbfffff
 8000904:	40010400 	.word	0x40010400
 8000908:	ffdfffff 	.word	0xffdfffff

0800090c <HAL_COMP_GetOutputLevel>:
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
  
  if(hcomp->Instance == COMP2)
 800090c:	6802      	ldr	r2, [r0, #0]
 800090e:	4b07      	ldr	r3, [pc, #28]	; (800092c <HAL_COMP_GetOutputLevel+0x20>)
 8000910:	2080      	movs	r0, #128	; 0x80
 8000912:	429a      	cmp	r2, r3
 8000914:	d007      	beq.n	8000926 <HAL_COMP_GetOutputLevel+0x1a>
 8000916:	01c0      	lsls	r0, r0, #7
  {
    regshift = COMP_CSR_COMP2_SHIFT;
  }
  level = READ_BIT(COMP->CSR, COMP_CSR_COMPxOUT << regshift);
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <HAL_COMP_GetOutputLevel+0x24>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4018      	ands	r0, r3
  
  if(level != 0U)
 800091e:	d001      	beq.n	8000924 <HAL_COMP_GetOutputLevel+0x18>
  {
    return(COMP_OUTPUTLEVEL_HIGH);
 8000920:	2080      	movs	r0, #128	; 0x80
 8000922:	01c0      	lsls	r0, r0, #7
  }
  return(COMP_OUTPUTLEVEL_LOW);
}
 8000924:	4770      	bx	lr
 8000926:	05c0      	lsls	r0, r0, #23
 8000928:	e7f6      	b.n	8000918 <HAL_COMP_GetOutputLevel+0xc>
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	4001001e 	.word	0x4001001e
 8000930:	4001001c 	.word	0x4001001c

08000934 <HAL_COMP_IRQHandler>:
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <HAL_COMP_IRQHandler+0x24>)
 8000936:	6802      	ldr	r2, [r0, #0]
{
 8000938:	b510      	push	{r4, lr}
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 800093a:	429a      	cmp	r2, r3
 800093c:	d009      	beq.n	8000952 <HAL_COMP_IRQHandler+0x1e>
 800093e:	2280      	movs	r2, #128	; 0x80
 8000940:	03d2      	lsls	r2, r2, #15
  if(READ_BIT(EXTI->PR, extiline) != RESET)
 8000942:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_COMP_IRQHandler+0x28>)
 8000944:	6959      	ldr	r1, [r3, #20]
 8000946:	4211      	tst	r1, r2
 8000948:	d002      	beq.n	8000950 <HAL_COMP_IRQHandler+0x1c>
    WRITE_REG(EXTI->PR, extiline);
 800094a:	615a      	str	r2, [r3, #20]
    HAL_COMP_TriggerCallback(hcomp);    
 800094c:	f002 fed0 	bl	80036f0 <HAL_COMP_TriggerCallback>
}
 8000950:	bd10      	pop	{r4, pc}
  uint32_t extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	0392      	lsls	r2, r2, #14
 8000956:	e7f4      	b.n	8000942 <HAL_COMP_IRQHandler+0xe>
 8000958:	4001001c 	.word	0x4001001c
 800095c:	40010400 	.word	0x40010400

08000960 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000960:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000962:	2800      	cmp	r0, #0
 8000964:	db14      	blt.n	8000990 <HAL_NVIC_SetPriority+0x30>
 8000966:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <HAL_NVIC_SetPriority+0x60>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000968:	2403      	movs	r4, #3
 800096a:	4694      	mov	ip, r2
 800096c:	22ff      	movs	r2, #255	; 0xff
 800096e:	0883      	lsrs	r3, r0, #2
 8000970:	4020      	ands	r0, r4
 8000972:	0014      	movs	r4, r2
 8000974:	26c0      	movs	r6, #192	; 0xc0
 8000976:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000978:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800097a:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800097c:	400a      	ands	r2, r1
 800097e:	4082      	lsls	r2, r0
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	4463      	add	r3, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000984:	00b6      	lsls	r6, r6, #2
 8000986:	599d      	ldr	r5, [r3, r6]
 8000988:	43a5      	bics	r5, r4
 800098a:	432a      	orrs	r2, r5
 800098c:	519a      	str	r2, [r3, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	4a0c      	ldr	r2, [pc, #48]	; (80009c4 <HAL_NVIC_SetPriority+0x64>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000992:	24ff      	movs	r4, #255	; 0xff
 8000994:	4694      	mov	ip, r2
 8000996:	230f      	movs	r3, #15
 8000998:	2203      	movs	r2, #3
 800099a:	b2c0      	uxtb	r0, r0
 800099c:	4003      	ands	r3, r0
 800099e:	4010      	ands	r0, r2
 80009a0:	0022      	movs	r2, r4
 80009a2:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009a4:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009a6:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009a8:	400c      	ands	r4, r1
 80009aa:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ac:	3b08      	subs	r3, #8
 80009ae:	089b      	lsrs	r3, r3, #2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	4463      	add	r3, ip
 80009b4:	69dd      	ldr	r5, [r3, #28]
 80009b6:	4395      	bics	r5, r2
 80009b8:	432c      	orrs	r4, r5
 80009ba:	61dc      	str	r4, [r3, #28]
 80009bc:	e7e7      	b.n	800098e <HAL_NVIC_SetPriority+0x2e>
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	e000e100 	.word	0xe000e100
 80009c4:	e000ed00 	.word	0xe000ed00

080009c8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80009c8:	231f      	movs	r3, #31
 80009ca:	4018      	ands	r0, r3
 80009cc:	3b1e      	subs	r3, #30
 80009ce:	4083      	lsls	r3, r0
 80009d0:	4a01      	ldr	r2, [pc, #4]	; (80009d8 <HAL_NVIC_EnableIRQ+0x10>)
 80009d2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80009d4:	4770      	bx	lr
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	e000e100 	.word	0xe000e100

080009dc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009dc:	4a0a      	ldr	r2, [pc, #40]	; (8000a08 <HAL_SYSTICK_Config+0x2c>)
 80009de:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80009e0:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d80e      	bhi.n	8000a04 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009e6:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009e8:	4a08      	ldr	r2, [pc, #32]	; (8000a0c <HAL_SYSTICK_Config+0x30>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ea:	4809      	ldr	r0, [pc, #36]	; (8000a10 <HAL_SYSTICK_Config+0x34>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ec:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ee:	6a03      	ldr	r3, [r0, #32]
 80009f0:	0609      	lsls	r1, r1, #24
 80009f2:	021b      	lsls	r3, r3, #8
 80009f4:	0a1b      	lsrs	r3, r3, #8
 80009f6:	430b      	orrs	r3, r1
 80009f8:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009fa:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009fc:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009fe:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a00:	3307      	adds	r3, #7
 8000a02:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a04:	4770      	bx	lr
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	00ffffff 	.word	0x00ffffff
 8000a0c:	e000e010 	.word	0xe000e010
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000a14:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <HAL_SYSTICK_CLKSourceConfig+0x18>)
 8000a16:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000a18:	2804      	cmp	r0, #4
 8000a1a:	d003      	beq.n	8000a24 <HAL_SYSTICK_CLKSourceConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000a1c:	2104      	movs	r1, #4
 8000a1e:	438b      	bics	r3, r1
 8000a20:	6013      	str	r3, [r2, #0]
  }
}
 8000a22:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000a24:	4318      	orrs	r0, r3
 8000a26:	6010      	str	r0, [r2, #0]
 8000a28:	e7fb      	b.n	8000a22 <HAL_SYSTICK_CLKSourceConfig+0xe>
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	e000e010 	.word	0xe000e010

08000a30 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a30:	4770      	bx	lr
 8000a32:	46c0      	nop			; (mov r8, r8)

08000a34 <HAL_SYSTICK_IRQHandler>:
{
 8000a34:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000a36:	f7ff fffb 	bl	8000a30 <HAL_SYSTICK_Callback>
}
 8000a3a:	bd10      	pop	{r4, pc}

08000a3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000a3c:	b570      	push	{r4, r5, r6, lr}
 8000a3e:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000a40:	d02b      	beq.n	8000a9a <HAL_DMA_Init+0x5e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a42:	2521      	movs	r5, #33	; 0x21
 8000a44:	2302      	movs	r3, #2
 8000a46:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000a48:	6800      	ldr	r0, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a4a:	4a15      	ldr	r2, [pc, #84]	; (8000aa0 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8000a4c:	6803      	ldr	r3, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000a4e:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a50:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000a52:	6863      	ldr	r3, [r4, #4]
 8000a54:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a56:	68e1      	ldr	r1, [r4, #12]
 8000a58:	430b      	orrs	r3, r1
 8000a5a:	6921      	ldr	r1, [r4, #16]
 8000a5c:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a5e:	6961      	ldr	r1, [r4, #20]
 8000a60:	430b      	orrs	r3, r1
 8000a62:	69a1      	ldr	r1, [r4, #24]
 8000a64:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a66:	69e1      	ldr	r1, [r4, #28]
 8000a68:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8000a6a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000a6c:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <HAL_DMA_Init+0x68>)
 8000a70:	2114      	movs	r1, #20
 8000a72:	469c      	mov	ip, r3
 8000a74:	4460      	add	r0, ip
 8000a76:	f7ff fb47 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <HAL_DMA_Init+0x6c>)
  hdma->State = HAL_DMA_STATE_READY;
 8000a7c:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8000a7e:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8000a80:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000a82:	0080      	lsls	r0, r0, #2
 8000a84:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8000a86:	2000      	movs	r0, #0
  hdma->XferCpltCallback = NULL;
 8000a88:	62a3      	str	r3, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000a8a:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000a8c:	6323      	str	r3, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000a8e:	6363      	str	r3, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a90:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8000a92:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8000a94:	321f      	adds	r2, #31
 8000a96:	54a3      	strb	r3, [r4, r2]
}  
 8000a98:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	e7fc      	b.n	8000a98 <HAL_DMA_Init+0x5c>
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	ffffc00f 	.word	0xffffc00f
 8000aa4:	bffdfff8 	.word	0xbffdfff8
 8000aa8:	40020000 	.word	0x40020000

08000aac <HAL_DMA_Start_IT>:
{
 8000aac:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000aae:	2420      	movs	r4, #32
 8000ab0:	5d05      	ldrb	r5, [r0, r4]
 8000ab2:	2602      	movs	r6, #2
 8000ab4:	2d01      	cmp	r5, #1
 8000ab6:	d008      	beq.n	8000aca <HAL_DMA_Start_IT+0x1e>
 8000ab8:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000aba:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8000abc:	5505      	strb	r5, [r0, r4]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000abe:	5dc5      	ldrb	r5, [r0, r7]
 8000ac0:	b2ed      	uxtb	r5, r5
 8000ac2:	2d01      	cmp	r5, #1
 8000ac4:	d003      	beq.n	8000ace <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	5503      	strb	r3, [r0, r4]
} 
 8000aca:	0030      	movs	r0, r6
 8000acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ace:	2400      	movs	r4, #0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000ad0:	55c6      	strb	r6, [r0, r7]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ad2:	6384      	str	r4, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ad4:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000ad6:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ad8:	6826      	ldr	r6, [r4, #0]
 8000ada:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000adc:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ade:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000ae0:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000ae2:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8000ae4:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ae6:	6843      	ldr	r3, [r0, #4]
 8000ae8:	2b10      	cmp	r3, #16
 8000aea:	d00e      	beq.n	8000b0a <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = SrcAddress;
 8000aec:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8000aee:	60e2      	str	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000af0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d00c      	beq.n	8000b10 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000af6:	220e      	movs	r2, #14
 8000af8:	6823      	ldr	r3, [r4, #0]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000afe:	2201      	movs	r2, #1
 8000b00:	6823      	ldr	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000b02:	2600      	movs	r6, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000b04:	4313      	orrs	r3, r2
 8000b06:	6023      	str	r3, [r4, #0]
 8000b08:	e7df      	b.n	8000aca <HAL_DMA_Start_IT+0x1e>
    hdma->Instance->CPAR = DstAddress;
 8000b0a:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000b0c:	60e1      	str	r1, [r4, #12]
 8000b0e:	e7ef      	b.n	8000af0 <HAL_DMA_Start_IT+0x44>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000b10:	220a      	movs	r2, #10
 8000b12:	6823      	ldr	r3, [r4, #0]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000b18:	6823      	ldr	r3, [r4, #0]
 8000b1a:	3a06      	subs	r2, #6
 8000b1c:	4393      	bics	r3, r2
 8000b1e:	6023      	str	r3, [r4, #0]
 8000b20:	e7ed      	b.n	8000afe <HAL_DMA_Start_IT+0x52>
 8000b22:	46c0      	nop			; (mov r8, r8)

08000b24 <HAL_DMA_IRQHandler>:
{
 8000b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b26:	2504      	movs	r5, #4
 8000b28:	002e      	movs	r6, r5
 8000b2a:	6c03      	ldr	r3, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b2c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b2e:	409e      	lsls	r6, r3
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b30:	6822      	ldr	r2, [r4, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000b32:	6801      	ldr	r1, [r0, #0]
 8000b34:	680f      	ldr	r7, [r1, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b36:	4216      	tst	r6, r2
 8000b38:	d00d      	beq.n	8000b56 <HAL_DMA_IRQHandler+0x32>
 8000b3a:	423d      	tst	r5, r7
 8000b3c:	d00b      	beq.n	8000b56 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b3e:	680b      	ldr	r3, [r1, #0]
 8000b40:	069b      	lsls	r3, r3, #26
 8000b42:	d402      	bmi.n	8000b4a <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000b44:	680b      	ldr	r3, [r1, #0]
 8000b46:	43ab      	bics	r3, r5
 8000b48:	600b      	str	r3, [r1, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000b4a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000b4c:	6066      	str	r6, [r4, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d000      	beq.n	8000b54 <HAL_DMA_IRQHandler+0x30>
    	hdma->XferErrorCallback(hdma);
 8000b52:	4798      	blx	r3
}  
 8000b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000b56:	2502      	movs	r5, #2
 8000b58:	002e      	movs	r6, r5
 8000b5a:	409e      	lsls	r6, r3
 8000b5c:	4216      	tst	r6, r2
 8000b5e:	d014      	beq.n	8000b8a <HAL_DMA_IRQHandler+0x66>
 8000b60:	423d      	tst	r5, r7
 8000b62:	d012      	beq.n	8000b8a <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b64:	680b      	ldr	r3, [r1, #0]
 8000b66:	069b      	lsls	r3, r3, #26
 8000b68:	d406      	bmi.n	8000b78 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000b6a:	220a      	movs	r2, #10
 8000b6c:	680b      	ldr	r3, [r1, #0]
 8000b6e:	4393      	bics	r3, r2
 8000b70:	600b      	str	r3, [r1, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000b72:	2321      	movs	r3, #33	; 0x21
 8000b74:	3a09      	subs	r2, #9
 8000b76:	54c2      	strb	r2, [r0, r3]
  	__HAL_UNLOCK(hdma);
 8000b78:	2320      	movs	r3, #32
 8000b7a:	2200      	movs	r2, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000b7c:	6066      	str	r6, [r4, #4]
  	__HAL_UNLOCK(hdma);
 8000b7e:	54c2      	strb	r2, [r0, r3]
  	if(hdma->XferCpltCallback != NULL)
 8000b80:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d0e6      	beq.n	8000b54 <HAL_DMA_IRQHandler+0x30>
    	hdma->XferErrorCallback(hdma);
 8000b86:	4798      	blx	r3
 8000b88:	e7e4      	b.n	8000b54 <HAL_DMA_IRQHandler+0x30>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000b8a:	2508      	movs	r5, #8
 8000b8c:	002e      	movs	r6, r5
 8000b8e:	409e      	lsls	r6, r3
 8000b90:	4232      	tst	r2, r6
 8000b92:	d0df      	beq.n	8000b54 <HAL_DMA_IRQHandler+0x30>
 8000b94:	423d      	tst	r5, r7
 8000b96:	d0dd      	beq.n	8000b54 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b98:	680a      	ldr	r2, [r1, #0]
 8000b9a:	3506      	adds	r5, #6
 8000b9c:	43aa      	bics	r2, r5
 8000b9e:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	0011      	movs	r1, r2
 8000ba4:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;    
 8000ba6:	2321      	movs	r3, #33	; 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000ba8:	6061      	str	r1, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000baa:	6382      	str	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000bac:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma); 
 8000bae:	2200      	movs	r2, #0
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferErrorCallback != NULL)
 8000bb4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d0cc      	beq.n	8000b54 <HAL_DMA_IRQHandler+0x30>
    	hdma->XferErrorCallback(hdma);
 8000bba:	4798      	blx	r3
 8000bbc:	e7ca      	b.n	8000b54 <HAL_DMA_IRQHandler+0x30>
 8000bbe:	46c0      	nop			; (mov r8, r8)

08000bc0 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bc2:	46de      	mov	lr, fp
 8000bc4:	4657      	mov	r7, sl
 8000bc6:	464e      	mov	r6, r9
 8000bc8:	4645      	mov	r5, r8
 8000bca:	b5e0      	push	{r5, r6, r7, lr}
 8000bcc:	469b      	mov	fp, r3
 8000bce:	b083      	sub	sp, #12
  HAL_StatusTypeDef status = HAL_ERROR;
  uint8_t index = 0U;
  uint8_t nbiterations = 0U;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000bd0:	4b67      	ldr	r3, [pc, #412]	; (8000d70 <HAL_FLASH_Program+0x1b0>)
{
 8000bd2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(&pFlash);
 8000bd4:	469a      	mov	sl, r3
 8000bd6:	7e1b      	ldrb	r3, [r3, #24]
{
 8000bd8:	4680      	mov	r8, r0
 8000bda:	4689      	mov	r9, r1
  __HAL_LOCK(&pFlash);
 8000bdc:	2002      	movs	r0, #2
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d106      	bne.n	8000bf0 <HAL_FLASH_Program+0x30>

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);

  return status;
}
 8000be2:	b003      	add	sp, #12
 8000be4:	bc3c      	pop	{r2, r3, r4, r5}
 8000be6:	4690      	mov	r8, r2
 8000be8:	4699      	mov	r9, r3
 8000bea:	46a2      	mov	sl, r4
 8000bec:	46ab      	mov	fp, r5
 8000bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	4652      	mov	r2, sl
 8000bf4:	7613      	strb	r3, [r2, #24]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000bf6:	f7ff fc27 	bl	8000448 <HAL_GetTick>
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000bfa:	4c5e      	ldr	r4, [pc, #376]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
  uint32_t tickstart = HAL_GetTick();
 8000bfc:	0007      	movs	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000bfe:	2501      	movs	r5, #1
  { 
    if (Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000c00:	4e5d      	ldr	r6, [pc, #372]	; (8000d78 <HAL_FLASH_Program+0x1b8>)
 8000c02:	e005      	b.n	8000c10 <HAL_FLASH_Program+0x50>
 8000c04:	f7ff fc20 	bl	8000448 <HAL_GetTick>
 8000c08:	1bc0      	subs	r0, r0, r7
 8000c0a:	42b0      	cmp	r0, r6
 8000c0c:	d900      	bls.n	8000c10 <HAL_FLASH_Program+0x50>
 8000c0e:	e0a6      	b.n	8000d5e <HAL_FLASH_Program+0x19e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000c10:	68e3      	ldr	r3, [r4, #12]
 8000c12:	421d      	tst	r5, r3
 8000c14:	d1f6      	bne.n	8000c04 <HAL_FLASH_Program+0x44>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000c16:	2320      	movs	r3, #32
 8000c18:	68e2      	ldr	r2, [r4, #12]
 8000c1a:	4213      	tst	r3, r2
 8000c1c:	d000      	beq.n	8000c20 <HAL_FLASH_Program+0x60>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000c1e:	60e3      	str	r3, [r4, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000c20:	4b54      	ldr	r3, [pc, #336]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000c22:	68da      	ldr	r2, [r3, #12]
 8000c24:	06d2      	lsls	r2, r2, #27
 8000c26:	d402      	bmi.n	8000c2e <HAL_FLASH_Program+0x6e>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000c28:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000c2a:	075b      	lsls	r3, r3, #29
 8000c2c:	d51e      	bpl.n	8000c6c <HAL_FLASH_Program+0xac>
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000c2e:	4b51      	ldr	r3, [pc, #324]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000c30:	68db      	ldr	r3, [r3, #12]
 8000c32:	06db      	lsls	r3, r3, #27
 8000c34:	d400      	bmi.n	8000c38 <HAL_FLASH_Program+0x78>
 8000c36:	e094      	b.n	8000d62 <HAL_FLASH_Program+0x1a2>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000c38:	4653      	mov	r3, sl
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	2114      	movs	r1, #20
 8000c40:	4313      	orrs	r3, r2
 8000c42:	4652      	mov	r2, sl
 8000c44:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000c46:	2310      	movs	r3, #16
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000c48:	4a4a      	ldr	r2, [pc, #296]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000c4a:	68d2      	ldr	r2, [r2, #12]
 8000c4c:	0752      	lsls	r2, r2, #29
 8000c4e:	d506      	bpl.n	8000c5e <HAL_FLASH_Program+0x9e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000c50:	4653      	mov	r3, sl
 8000c52:	2201      	movs	r2, #1
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	4652      	mov	r2, sl
 8000c5a:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8000c5c:	000b      	movs	r3, r1
    return HAL_ERROR;
 8000c5e:	2001      	movs	r0, #1
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000c60:	4a44      	ldr	r2, [pc, #272]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000c62:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(&pFlash);
 8000c64:	2300      	movs	r3, #0
 8000c66:	4652      	mov	r2, sl
 8000c68:	7613      	strb	r3, [r2, #24]
  return status;
 8000c6a:	e7ba      	b.n	8000be2 <HAL_FLASH_Program+0x22>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000c6c:	4643      	mov	r3, r8
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d07a      	beq.n	8000d68 <HAL_FLASH_Program+0x1a8>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000c72:	4642      	mov	r2, r8
      nbiterations = 4U;
 8000c74:	2304      	movs	r3, #4
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000c76:	2a02      	cmp	r2, #2
 8000c78:	d078      	beq.n	8000d6c <HAL_FLASH_Program+0x1ac>
 8000c7a:	464a      	mov	r2, r9
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	3202      	adds	r2, #2
 8000c84:	189b      	adds	r3, r3, r2
 8000c86:	9300      	str	r3, [sp, #0]
      nbiterations = 4U;
 8000c88:	2300      	movs	r3, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000c8a:	2501      	movs	r5, #1
      nbiterations = 4U;
 8000c8c:	4698      	mov	r8, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000c8e:	4c39      	ldr	r4, [pc, #228]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000c90:	2220      	movs	r2, #32
 8000c92:	4643      	mov	r3, r8
 8000c94:	4252      	negs	r2, r2
 8000c96:	189b      	adds	r3, r3, r2
 8000c98:	d457      	bmi.n	8000d4a <HAL_FLASH_Program+0x18a>
 8000c9a:	465a      	mov	r2, fp
 8000c9c:	40da      	lsrs	r2, r3
 8000c9e:	0013      	movs	r3, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4651      	mov	r1, sl
 8000ca4:	61ca      	str	r2, [r1, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000ca6:	6922      	ldr	r2, [r4, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000ca8:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000caa:	432a      	orrs	r2, r5
 8000cac:	6122      	str	r2, [r4, #16]
  *(__IO uint16_t*)Address = Data;
 8000cae:	464a      	mov	r2, r9
 8000cb0:	8013      	strh	r3, [r2, #0]
  uint32_t tickstart = HAL_GetTick();
 8000cb2:	f7ff fbc9 	bl	8000448 <HAL_GetTick>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000cb6:	4e30      	ldr	r6, [pc, #192]	; (8000d78 <HAL_FLASH_Program+0x1b8>)
  uint32_t tickstart = HAL_GetTick();
 8000cb8:	0007      	movs	r7, r0
 8000cba:	e004      	b.n	8000cc6 <HAL_FLASH_Program+0x106>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000cbc:	f7ff fbc4 	bl	8000448 <HAL_GetTick>
 8000cc0:	1bc0      	subs	r0, r0, r7
 8000cc2:	42b0      	cmp	r0, r6
 8000cc4:	d83c      	bhi.n	8000d40 <HAL_FLASH_Program+0x180>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000cc6:	68e3      	ldr	r3, [r4, #12]
 8000cc8:	421d      	tst	r5, r3
 8000cca:	d1f7      	bne.n	8000cbc <HAL_FLASH_Program+0xfc>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000ccc:	2220      	movs	r2, #32
 8000cce:	68e3      	ldr	r3, [r4, #12]
 8000cd0:	421a      	tst	r2, r3
 8000cd2:	d001      	beq.n	8000cd8 <HAL_FLASH_Program+0x118>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000cd4:	2320      	movs	r3, #32
 8000cd6:	60e3      	str	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000cd8:	68e3      	ldr	r3, [r4, #12]
 8000cda:	06db      	lsls	r3, r3, #27
 8000cdc:	d402      	bmi.n	8000ce4 <HAL_FLASH_Program+0x124>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000cde:	68e3      	ldr	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000ce0:	075b      	lsls	r3, r3, #29
 8000ce2:	d51f      	bpl.n	8000d24 <HAL_FLASH_Program+0x164>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000ce4:	4b23      	ldr	r3, [pc, #140]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	06db      	lsls	r3, r3, #27
 8000cea:	d52b      	bpl.n	8000d44 <HAL_FLASH_Program+0x184>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000cec:	4653      	mov	r3, sl
 8000cee:	2202      	movs	r2, #2
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	2114      	movs	r1, #20
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	4652      	mov	r2, sl
 8000cf8:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000cfa:	2310      	movs	r3, #16
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000cfc:	4a1d      	ldr	r2, [pc, #116]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000cfe:	68d2      	ldr	r2, [r2, #12]
 8000d00:	0752      	lsls	r2, r2, #29
 8000d02:	d506      	bpl.n	8000d12 <HAL_FLASH_Program+0x152>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000d04:	4653      	mov	r3, sl
 8000d06:	2201      	movs	r2, #1
 8000d08:	69db      	ldr	r3, [r3, #28]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	4652      	mov	r2, sl
 8000d0e:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8000d10:	000b      	movs	r3, r1
    return HAL_ERROR;
 8000d12:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000d14:	4a17      	ldr	r2, [pc, #92]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000d16:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000d18:	2101      	movs	r1, #1
 8000d1a:	4a16      	ldr	r2, [pc, #88]	; (8000d74 <HAL_FLASH_Program+0x1b4>)
 8000d1c:	6913      	ldr	r3, [r2, #16]
 8000d1e:	438b      	bics	r3, r1
 8000d20:	6113      	str	r3, [r2, #16]
 8000d22:	e79f      	b.n	8000c64 <HAL_FLASH_Program+0xa4>
 8000d24:	6923      	ldr	r3, [r4, #16]
 8000d26:	43ab      	bics	r3, r5
 8000d28:	6123      	str	r3, [r4, #16]
 8000d2a:	2310      	movs	r3, #16
 8000d2c:	469c      	mov	ip, r3
 8000d2e:	3b0e      	subs	r3, #14
 8000d30:	44e0      	add	r8, ip
 8000d32:	469c      	mov	ip, r3
    for (index = 0U; index < nbiterations; index++)
 8000d34:	9b00      	ldr	r3, [sp, #0]
 8000d36:	44e1      	add	r9, ip
 8000d38:	454b      	cmp	r3, r9
 8000d3a:	d1a9      	bne.n	8000c90 <HAL_FLASH_Program+0xd0>
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	e791      	b.n	8000c64 <HAL_FLASH_Program+0xa4>
        return HAL_TIMEOUT;
 8000d40:	2003      	movs	r0, #3
 8000d42:	e7e9      	b.n	8000d18 <HAL_FLASH_Program+0x158>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000d44:	2104      	movs	r1, #4
  uint32_t flags = 0U;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e7d8      	b.n	8000cfc <HAL_FLASH_Program+0x13c>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000d4a:	4642      	mov	r2, r8
 8000d4c:	2320      	movs	r3, #32
 8000d4e:	1a9b      	subs	r3, r3, r2
 8000d50:	465a      	mov	r2, fp
 8000d52:	4641      	mov	r1, r8
 8000d54:	409a      	lsls	r2, r3
 8000d56:	9b01      	ldr	r3, [sp, #4]
 8000d58:	40cb      	lsrs	r3, r1
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	e7a0      	b.n	8000ca0 <HAL_FLASH_Program+0xe0>
        return HAL_TIMEOUT;
 8000d5e:	2003      	movs	r0, #3
 8000d60:	e780      	b.n	8000c64 <HAL_FLASH_Program+0xa4>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000d62:	2104      	movs	r1, #4
  uint32_t flags = 0U;
 8000d64:	2300      	movs	r3, #0
 8000d66:	e76f      	b.n	8000c48 <HAL_FLASH_Program+0x88>
      nbiterations = 1U;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e786      	b.n	8000c7a <HAL_FLASH_Program+0xba>
      nbiterations = 2U;
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	e784      	b.n	8000c7a <HAL_FLASH_Program+0xba>
 8000d70:	20000128 	.word	0x20000128
 8000d74:	40022000 	.word	0x40022000
 8000d78:	0000c350 	.word	0x0000c350

08000d7c <HAL_FLASH_Unlock>:
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 8000d7c:	4b05      	ldr	r3, [pc, #20]	; (8000d94 <HAL_FLASH_Unlock+0x18>)
    return HAL_ERROR;
 8000d7e:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 8000d80:	691a      	ldr	r2, [r3, #16]
 8000d82:	0612      	lsls	r2, r2, #24
 8000d84:	d504      	bpl.n	8000d90 <HAL_FLASH_Unlock+0x14>
  return HAL_OK; 
 8000d86:	2000      	movs	r0, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000d88:	4a03      	ldr	r2, [pc, #12]	; (8000d98 <HAL_FLASH_Unlock+0x1c>)
 8000d8a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000d8c:	4a03      	ldr	r2, [pc, #12]	; (8000d9c <HAL_FLASH_Unlock+0x20>)
 8000d8e:	605a      	str	r2, [r3, #4]
}
 8000d90:	4770      	bx	lr
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	40022000 	.word	0x40022000
 8000d98:	45670123 	.word	0x45670123
 8000d9c:	cdef89ab 	.word	0xcdef89ab

08000da0 <FLASH_WaitForLastOperation>:
{
 8000da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000da2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000da4:	f7ff fb50 	bl	8000448 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000da8:	2501      	movs	r5, #1
  uint32_t tickstart = HAL_GetTick();
 8000daa:	0007      	movs	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000dac:	4e1f      	ldr	r6, [pc, #124]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000dae:	1c63      	adds	r3, r4, #1
 8000db0:	d125      	bne.n	8000dfe <FLASH_WaitForLastOperation+0x5e>
 8000db2:	2201      	movs	r2, #1
 8000db4:	491d      	ldr	r1, [pc, #116]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000db6:	68cb      	ldr	r3, [r1, #12]
 8000db8:	421a      	tst	r2, r3
 8000dba:	d1fc      	bne.n	8000db6 <FLASH_WaitForLastOperation+0x16>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000dbc:	2220      	movs	r2, #32
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000dc0:	68d9      	ldr	r1, [r3, #12]
 8000dc2:	420a      	tst	r2, r1
 8000dc4:	d127      	bne.n	8000e16 <FLASH_WaitForLastOperation+0x76>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000dc6:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000dc8:	68da      	ldr	r2, [r3, #12]
 8000dca:	06d2      	lsls	r2, r2, #27
 8000dcc:	d403      	bmi.n	8000dd6 <FLASH_WaitForLastOperation+0x36>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000dce:	68db      	ldr	r3, [r3, #12]
  return HAL_OK;
 8000dd0:	2000      	movs	r0, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000dd2:	075b      	lsls	r3, r3, #29
 8000dd4:	d512      	bpl.n	8000dfc <FLASH_WaitForLastOperation+0x5c>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000dd6:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	06db      	lsls	r3, r3, #27
 8000ddc:	d41d      	bmi.n	8000e1a <FLASH_WaitForLastOperation+0x7a>
 8000dde:	2104      	movs	r1, #4
  uint32_t flags = 0U;
 8000de0:	2300      	movs	r3, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000de2:	4a12      	ldr	r2, [pc, #72]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000de4:	68d2      	ldr	r2, [r2, #12]
 8000de6:	0752      	lsls	r2, r2, #29
 8000de8:	d505      	bpl.n	8000df6 <FLASH_WaitForLastOperation+0x56>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000dea:	2001      	movs	r0, #1
 8000dec:	4a10      	ldr	r2, [pc, #64]	; (8000e30 <FLASH_WaitForLastOperation+0x90>)
 8000dee:	69d3      	ldr	r3, [r2, #28]
 8000df0:	4303      	orrs	r3, r0
 8000df2:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8000df4:	000b      	movs	r3, r1
    return HAL_ERROR;
 8000df6:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000df8:	4a0c      	ldr	r2, [pc, #48]	; (8000e2c <FLASH_WaitForLastOperation+0x8c>)
 8000dfa:	60d3      	str	r3, [r2, #12]
}
 8000dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000dfe:	68f3      	ldr	r3, [r6, #12]
 8000e00:	421d      	tst	r5, r3
 8000e02:	d0db      	beq.n	8000dbc <FLASH_WaitForLastOperation+0x1c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000e04:	2c00      	cmp	r4, #0
 8000e06:	d004      	beq.n	8000e12 <FLASH_WaitForLastOperation+0x72>
 8000e08:	f7ff fb1e 	bl	8000448 <HAL_GetTick>
 8000e0c:	1bc0      	subs	r0, r0, r7
 8000e0e:	4284      	cmp	r4, r0
 8000e10:	d2cd      	bcs.n	8000dae <FLASH_WaitForLastOperation+0xe>
        return HAL_TIMEOUT;
 8000e12:	2003      	movs	r0, #3
 8000e14:	e7f2      	b.n	8000dfc <FLASH_WaitForLastOperation+0x5c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	e7d5      	b.n	8000dc6 <FLASH_WaitForLastOperation+0x26>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000e1a:	2102      	movs	r1, #2
 8000e1c:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <FLASH_WaitForLastOperation+0x90>)
 8000e1e:	69d3      	ldr	r3, [r2, #28]
 8000e20:	430b      	orrs	r3, r1
 8000e22:	61d3      	str	r3, [r2, #28]
 8000e24:	3112      	adds	r1, #18
    flags |= FLASH_FLAG_WRPERR;
 8000e26:	2310      	movs	r3, #16
 8000e28:	e7db      	b.n	8000de2 <FLASH_WaitForLastOperation+0x42>
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	40022000 	.word	0x40022000
 8000e30:	20000128 	.word	0x20000128

08000e34 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e36:	464f      	mov	r7, r9
 8000e38:	4646      	mov	r6, r8
 8000e3a:	46d6      	mov	lr, sl
 8000e3c:	b5c0      	push	{r6, r7, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t address = 0U;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e3e:	4f2f      	ldr	r7, [pc, #188]	; (8000efc <HAL_FLASHEx_Erase+0xc8>)
{
 8000e40:	0006      	movs	r6, r0
  __HAL_LOCK(&pFlash);
 8000e42:	7e3b      	ldrb	r3, [r7, #24]
{
 8000e44:	4689      	mov	r9, r1
  __HAL_LOCK(&pFlash);
 8000e46:	2002      	movs	r0, #2
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d041      	beq.n	8000ed0 <HAL_FLASHEx_Erase+0x9c>
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	763b      	strb	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000e50:	6833      	ldr	r3, [r6, #0]
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000e52:	482b      	ldr	r0, [pc, #172]	; (8000f00 <HAL_FLASHEx_Erase+0xcc>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d034      	beq.n	8000ec2 <HAL_FLASHEx_Erase+0x8e>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000e58:	f7ff ffa2 	bl	8000da0 <FLASH_WaitForLastOperation>
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	d134      	bne.n	8000eca <HAL_FLASHEx_Erase+0x96>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000e60:	2301      	movs	r3, #1
 8000e62:	464a      	mov	r2, r9
 8000e64:	425b      	negs	r3, r3
 8000e66:	6013      	str	r3, [r2, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000e68:	68b3      	ldr	r3, [r6, #8]
        for(address = pEraseInit->PageAddress;
 8000e6a:	6875      	ldr	r5, [r6, #4]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000e6c:	029b      	lsls	r3, r3, #10
 8000e6e:	195b      	adds	r3, r3, r5
        for(address = pEraseInit->PageAddress;
 8000e70:	429d      	cmp	r5, r3
 8000e72:	d22a      	bcs.n	8000eca <HAL_FLASHEx_Erase+0x96>
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e74:	2300      	movs	r3, #0

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000e76:	4c23      	ldr	r4, [pc, #140]	; (8000f04 <HAL_FLASHEx_Erase+0xd0>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e78:	4698      	mov	r8, r3
 8000e7a:	e00a      	b.n	8000e92 <HAL_FLASHEx_Erase+0x5e>
            address += FLASH_PAGE_SIZE)
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	469c      	mov	ip, r3
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000e82:	6872      	ldr	r2, [r6, #4]
            address += FLASH_PAGE_SIZE)
 8000e84:	4465      	add	r5, ip
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000e86:	4694      	mov	ip, r2
 8000e88:	68b3      	ldr	r3, [r6, #8]
 8000e8a:	029b      	lsls	r3, r3, #10
 8000e8c:	4463      	add	r3, ip
        for(address = pEraseInit->PageAddress;
 8000e8e:	42ab      	cmp	r3, r5
 8000e90:	d91c      	bls.n	8000ecc <HAL_FLASHEx_Erase+0x98>
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000e92:	2202      	movs	r2, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e94:	4643      	mov	r3, r8
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000e96:	4692      	mov	sl, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e98:	61fb      	str	r3, [r7, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000e9a:	6923      	ldr	r3, [r4, #16]
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000e9c:	4818      	ldr	r0, [pc, #96]	; (8000f00 <HAL_FLASHEx_Erase+0xcc>)
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	6123      	str	r3, [r4, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000ea2:	6165      	str	r5, [r4, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000ea4:	6923      	ldr	r3, [r4, #16]
 8000ea6:	323e      	adds	r2, #62	; 0x3e
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	6123      	str	r3, [r4, #16]
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000eac:	f7ff ff78 	bl	8000da0 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000eb0:	4652      	mov	r2, sl
 8000eb2:	6923      	ldr	r3, [r4, #16]
 8000eb4:	4393      	bics	r3, r2
 8000eb6:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8000eb8:	2800      	cmp	r0, #0
 8000eba:	d0df      	beq.n	8000e7c <HAL_FLASHEx_Erase+0x48>
            *PageError = address;
 8000ebc:	464b      	mov	r3, r9
 8000ebe:	601d      	str	r5, [r3, #0]
            break;
 8000ec0:	e004      	b.n	8000ecc <HAL_FLASHEx_Erase+0x98>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000ec2:	f7ff ff6d 	bl	8000da0 <FLASH_WaitForLastOperation>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	d007      	beq.n	8000eda <HAL_FLASHEx_Erase+0xa6>
  HAL_StatusTypeDef status = HAL_ERROR;
 8000eca:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8000ecc:	2300      	movs	r3, #0
 8000ece:	763b      	strb	r3, [r7, #24]
}
 8000ed0:	bc1c      	pop	{r2, r3, r4}
 8000ed2:	4690      	mov	r8, r2
 8000ed4:	4699      	mov	r9, r3
 8000ed6:	46a2      	mov	sl, r4
 8000ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000eda:	2504      	movs	r5, #4
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000edc:	2240      	movs	r2, #64	; 0x40
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000ede:	4c09      	ldr	r4, [pc, #36]	; (8000f04 <HAL_FLASHEx_Erase+0xd0>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000ee0:	61f8      	str	r0, [r7, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000ee2:	6923      	ldr	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000ee4:	4806      	ldr	r0, [pc, #24]	; (8000f00 <HAL_FLASHEx_Erase+0xcc>)
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000ee6:	432b      	orrs	r3, r5
 8000ee8:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000eea:	6923      	ldr	r3, [r4, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000ef0:	f7ff ff56 	bl	8000da0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000ef4:	6923      	ldr	r3, [r4, #16]
 8000ef6:	43ab      	bics	r3, r5
 8000ef8:	6123      	str	r3, [r4, #16]
 8000efa:	e7e7      	b.n	8000ecc <HAL_FLASHEx_Erase+0x98>
 8000efc:	20000128 	.word	0x20000128
 8000f00:	0000c350 	.word	0x0000c350
 8000f04:	40022000 	.word	0x40022000

08000f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f0a:	46de      	mov	lr, fp
 8000f0c:	4657      	mov	r7, sl
 8000f0e:	464e      	mov	r6, r9
 8000f10:	4645      	mov	r5, r8
 8000f12:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f14:	680b      	ldr	r3, [r1, #0]
{ 
 8000f16:	b085      	sub	sp, #20
 8000f18:	468b      	mov	fp, r1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f1a:	469c      	mov	ip, r3
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d100      	bne.n	8000f24 <HAL_GPIO_Init+0x1c>
 8000f22:	e0b7      	b.n	8001094 <HAL_GPIO_Init+0x18c>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f24:	4b64      	ldr	r3, [pc, #400]	; (80010b8 <HAL_GPIO_Init+0x1b0>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f26:	46e1      	mov	r9, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f28:	469a      	mov	sl, r3
        temp = EXTI->IMR;
 8000f2a:	4b64      	ldr	r3, [pc, #400]	; (80010bc <HAL_GPIO_Init+0x1b4>)
 8000f2c:	4698      	mov	r8, r3
 8000f2e:	e067      	b.n	8001000 <HAL_GPIO_Init+0xf8>
      temp = GPIOx->MODER;
 8000f30:	6803      	ldr	r3, [r0, #0]
 8000f32:	0056      	lsls	r6, r2, #1
 8000f34:	469c      	mov	ip, r3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000f36:	2303      	movs	r3, #3
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f38:	2703      	movs	r7, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000f3a:	40b3      	lsls	r3, r6
 8000f3c:	4664      	mov	r4, ip
 8000f3e:	43db      	mvns	r3, r3
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f40:	400f      	ands	r7, r1
 8000f42:	40b7      	lsls	r7, r6
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000f44:	401c      	ands	r4, r3
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f46:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f48:	9f01      	ldr	r7, [sp, #4]
      GPIOx->MODER = temp;
 8000f4a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f4c:	3f01      	subs	r7, #1
 8000f4e:	2f01      	cmp	r7, #1
 8000f50:	d800      	bhi.n	8000f54 <HAL_GPIO_Init+0x4c>
 8000f52:	e081      	b.n	8001058 <HAL_GPIO_Init+0x150>
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000f54:	465c      	mov	r4, fp
      temp = GPIOx->PUPDR;
 8000f56:	68c5      	ldr	r5, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f58:	402b      	ands	r3, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000f5a:	68a5      	ldr	r5, [r4, #8]
 8000f5c:	40b5      	lsls	r5, r6
 8000f5e:	432b      	orrs	r3, r5
      GPIOx->PUPDR = temp;
 8000f60:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000f62:	2380      	movs	r3, #128	; 0x80
 8000f64:	055b      	lsls	r3, r3, #21
 8000f66:	4219      	tst	r1, r3
 8000f68:	d046      	beq.n	8000ff8 <HAL_GPIO_Init+0xf0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6a:	4653      	mov	r3, sl
 8000f6c:	2401      	movs	r4, #1
 8000f6e:	699b      	ldr	r3, [r3, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000f70:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f72:	4323      	orrs	r3, r4
 8000f74:	4654      	mov	r4, sl
 8000f76:	61a3      	str	r3, [r4, #24]
 8000f78:	69a3      	ldr	r3, [r4, #24]
 8000f7a:	2401      	movs	r4, #1
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000f7c:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4023      	ands	r3, r4
 8000f80:	4c4f      	ldr	r4, [pc, #316]	; (80010c0 <HAL_GPIO_Init+0x1b8>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000f82:	4016      	ands	r6, r2
 8000f84:	46a4      	mov	ip, r4
 8000f86:	00b6      	lsls	r6, r6, #2
 8000f88:	40b7      	lsls	r7, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f8a:	2490      	movs	r4, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8c:	9303      	str	r3, [sp, #12]
 8000f8e:	9b03      	ldr	r3, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000f90:	0893      	lsrs	r3, r2, #2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4463      	add	r3, ip
 8000f96:	689d      	ldr	r5, [r3, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f98:	05e4      	lsls	r4, r4, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000f9a:	43bd      	bics	r5, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f9c:	42a0      	cmp	r0, r4
 8000f9e:	d100      	bne.n	8000fa2 <HAL_GPIO_Init+0x9a>
 8000fa0:	e07f      	b.n	80010a2 <HAL_GPIO_Init+0x19a>
 8000fa2:	4f48      	ldr	r7, [pc, #288]	; (80010c4 <HAL_GPIO_Init+0x1bc>)
 8000fa4:	42b8      	cmp	r0, r7
 8000fa6:	d100      	bne.n	8000faa <HAL_GPIO_Init+0xa2>
 8000fa8:	e07d      	b.n	80010a6 <HAL_GPIO_Init+0x19e>
 8000faa:	4f47      	ldr	r7, [pc, #284]	; (80010c8 <HAL_GPIO_Init+0x1c0>)
 8000fac:	42b8      	cmp	r0, r7
 8000fae:	d100      	bne.n	8000fb2 <HAL_GPIO_Init+0xaa>
 8000fb0:	e07c      	b.n	80010ac <HAL_GPIO_Init+0x1a4>
 8000fb2:	4f46      	ldr	r7, [pc, #280]	; (80010cc <HAL_GPIO_Init+0x1c4>)
 8000fb4:	42b8      	cmp	r0, r7
 8000fb6:	d100      	bne.n	8000fba <HAL_GPIO_Init+0xb2>
 8000fb8:	e07b      	b.n	80010b2 <HAL_GPIO_Init+0x1aa>
 8000fba:	2705      	movs	r7, #5
 8000fbc:	40b7      	lsls	r7, r6
 8000fbe:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000fc0:	609d      	str	r5, [r3, #8]
        temp = EXTI->IMR;
 8000fc2:	4643      	mov	r3, r8
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fc4:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 8000fc6:	681b      	ldr	r3, [r3, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fc8:	43e5      	mvns	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fca:	03cc      	lsls	r4, r1, #15
 8000fcc:	d45f      	bmi.n	800108e <HAL_GPIO_Init+0x186>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fce:	402b      	ands	r3, r5
        {
          SET_BIT(temp, iocurrent); 
        }
        EXTI->IMR = temp;
 8000fd0:	4644      	mov	r4, r8
 8000fd2:	6023      	str	r3, [r4, #0]

        temp = EXTI->EMR;
 8000fd4:	6863      	ldr	r3, [r4, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fd6:	038c      	lsls	r4, r1, #14
 8000fd8:	d456      	bmi.n	8001088 <HAL_GPIO_Init+0x180>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000fda:	402b      	ands	r3, r5
        { 
          SET_BIT(temp, iocurrent); 
        }
        EXTI->EMR = temp;
 8000fdc:	4644      	mov	r4, r8
 8000fde:	6063      	str	r3, [r4, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fe0:	68a3      	ldr	r3, [r4, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fe2:	02cc      	lsls	r4, r1, #11
 8000fe4:	d44d      	bmi.n	8001082 <HAL_GPIO_Init+0x17a>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000fe6:	402b      	ands	r3, r5
        {
          SET_BIT(temp, iocurrent); 
        }
        EXTI->RTSR = temp;
 8000fe8:	4644      	mov	r4, r8
 8000fea:	60a3      	str	r3, [r4, #8]

        temp = EXTI->FTSR;
 8000fec:	68e3      	ldr	r3, [r4, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fee:	0289      	lsls	r1, r1, #10
 8000ff0:	d444      	bmi.n	800107c <HAL_GPIO_Init+0x174>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000ff2:	402b      	ands	r3, r5
        {
          SET_BIT(temp, iocurrent); 
        }
        EXTI->FTSR = temp;
 8000ff4:	4641      	mov	r1, r8
 8000ff6:	60cb      	str	r3, [r1, #12]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ff8:	464b      	mov	r3, r9
      }
    }
    
    position++;
 8000ffa:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ffc:	40d3      	lsrs	r3, r2
 8000ffe:	d049      	beq.n	8001094 <HAL_GPIO_Init+0x18c>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001000:	2501      	movs	r5, #1
 8001002:	464c      	mov	r4, r9
 8001004:	4095      	lsls	r5, r2
 8001006:	402c      	ands	r4, r5
 8001008:	9400      	str	r4, [sp, #0]
    if(iocurrent)
 800100a:	d0f5      	beq.n	8000ff8 <HAL_GPIO_Init+0xf0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800100c:	465b      	mov	r3, fp
 800100e:	6859      	ldr	r1, [r3, #4]
 8001010:	2310      	movs	r3, #16
 8001012:	000f      	movs	r7, r1
 8001014:	439f      	bics	r7, r3
 8001016:	003b      	movs	r3, r7
 8001018:	9701      	str	r7, [sp, #4]
 800101a:	2f02      	cmp	r7, #2
 800101c:	d188      	bne.n	8000f30 <HAL_GPIO_Init+0x28>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800101e:	240f      	movs	r4, #15
 8001020:	3305      	adds	r3, #5
 8001022:	4013      	ands	r3, r2
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	409c      	lsls	r4, r3
        temp = GPIOx->AFR[position >> 3];
 8001028:	08d6      	lsrs	r6, r2, #3
 800102a:	00b6      	lsls	r6, r6, #2
 800102c:	1986      	adds	r6, r0, r6
 800102e:	6a37      	ldr	r7, [r6, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001030:	43a7      	bics	r7, r4
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001032:	465c      	mov	r4, fp
 8001034:	6924      	ldr	r4, [r4, #16]
 8001036:	409c      	lsls	r4, r3
 8001038:	0023      	movs	r3, r4
 800103a:	433b      	orrs	r3, r7
        GPIOx->AFR[position >> 3U] = temp;
 800103c:	6233      	str	r3, [r6, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800103e:	2303      	movs	r3, #3
 8001040:	0056      	lsls	r6, r2, #1
 8001042:	40b3      	lsls	r3, r6
 8001044:	43db      	mvns	r3, r3
      temp = GPIOx->MODER;
 8001046:	6807      	ldr	r7, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001048:	401f      	ands	r7, r3
 800104a:	46bc      	mov	ip, r7
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104c:	2703      	movs	r7, #3
 800104e:	400f      	ands	r7, r1
 8001050:	40b7      	lsls	r7, r6
 8001052:	4664      	mov	r4, ip
 8001054:	4327      	orrs	r7, r4
      GPIOx->MODER = temp;
 8001056:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8001058:	6887      	ldr	r7, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800105a:	465c      	mov	r4, fp
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800105c:	401f      	ands	r7, r3
 800105e:	46bc      	mov	ip, r7
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001060:	68e7      	ldr	r7, [r4, #12]
 8001062:	4664      	mov	r4, ip
 8001064:	40b7      	lsls	r7, r6
 8001066:	4327      	orrs	r7, r4
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001068:	2401      	movs	r4, #1
        GPIOx->OSPEEDR = temp;
 800106a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800106c:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800106e:	43af      	bics	r7, r5
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001070:	090d      	lsrs	r5, r1, #4
 8001072:	4025      	ands	r5, r4
 8001074:	4095      	lsls	r5, r2
 8001076:	433d      	orrs	r5, r7
        GPIOx->OTYPER = temp;
 8001078:	6045      	str	r5, [r0, #4]
 800107a:	e76b      	b.n	8000f54 <HAL_GPIO_Init+0x4c>
          SET_BIT(temp, iocurrent); 
 800107c:	9900      	ldr	r1, [sp, #0]
 800107e:	430b      	orrs	r3, r1
 8001080:	e7b8      	b.n	8000ff4 <HAL_GPIO_Init+0xec>
          SET_BIT(temp, iocurrent); 
 8001082:	9c00      	ldr	r4, [sp, #0]
 8001084:	4323      	orrs	r3, r4
 8001086:	e7af      	b.n	8000fe8 <HAL_GPIO_Init+0xe0>
          SET_BIT(temp, iocurrent); 
 8001088:	9c00      	ldr	r4, [sp, #0]
 800108a:	4323      	orrs	r3, r4
 800108c:	e7a6      	b.n	8000fdc <HAL_GPIO_Init+0xd4>
          SET_BIT(temp, iocurrent); 
 800108e:	9c00      	ldr	r4, [sp, #0]
 8001090:	4323      	orrs	r3, r4
 8001092:	e79d      	b.n	8000fd0 <HAL_GPIO_Init+0xc8>
  } 
}
 8001094:	b005      	add	sp, #20
 8001096:	bc3c      	pop	{r2, r3, r4, r5}
 8001098:	4690      	mov	r8, r2
 800109a:	4699      	mov	r9, r3
 800109c:	46a2      	mov	sl, r4
 800109e:	46ab      	mov	fp, r5
 80010a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010a2:	2700      	movs	r7, #0
 80010a4:	e78b      	b.n	8000fbe <HAL_GPIO_Init+0xb6>
 80010a6:	2701      	movs	r7, #1
 80010a8:	40b7      	lsls	r7, r6
 80010aa:	e788      	b.n	8000fbe <HAL_GPIO_Init+0xb6>
 80010ac:	2702      	movs	r7, #2
 80010ae:	40b7      	lsls	r7, r6
 80010b0:	e785      	b.n	8000fbe <HAL_GPIO_Init+0xb6>
 80010b2:	2703      	movs	r7, #3
 80010b4:	40b7      	lsls	r7, r6
 80010b6:	e782      	b.n	8000fbe <HAL_GPIO_Init+0xb6>
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40010400 	.word	0x40010400
 80010c0:	40010000 	.word	0x40010000
 80010c4:	48000400 	.word	0x48000400
 80010c8:	48000800 	.word	0x48000800
 80010cc:	48000c00 	.word	0x48000c00

080010d0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010d0:	6900      	ldr	r0, [r0, #16]
 80010d2:	4008      	ands	r0, r1
 80010d4:	1e41      	subs	r1, r0, #1
 80010d6:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80010d8:	b2c0      	uxtb	r0, r0
  }
 80010da:	4770      	bx	lr

080010dc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80010dc:	b570      	push	{r4, r5, r6, lr}
 80010de:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 80010e0:	d01e      	beq.n	8001120 <HAL_IWDG_Init+0x44>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80010e2:	6803      	ldr	r3, [r0, #0]
 80010e4:	4a11      	ldr	r2, [pc, #68]	; (800112c <HAL_IWDG_Init+0x50>)
 80010e6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80010e8:	4a11      	ldr	r2, [pc, #68]	; (8001130 <HAL_IWDG_Init+0x54>)
 80010ea:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80010ec:	6842      	ldr	r2, [r0, #4]
 80010ee:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80010f0:	6882      	ldr	r2, [r0, #8]
 80010f2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80010f4:	f7ff f9a8 	bl	8000448 <HAL_GetTick>
 80010f8:	0005      	movs	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 80010fa:	e004      	b.n	8001106 <HAL_IWDG_Init+0x2a>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 80010fc:	f7ff f9a4 	bl	8000448 <HAL_GetTick>
 8001100:	1b40      	subs	r0, r0, r5
 8001102:	2827      	cmp	r0, #39	; 0x27
 8001104:	d80a      	bhi.n	800111c <HAL_IWDG_Init+0x40>
  while(hiwdg->Instance->SR != RESET)
 8001106:	6823      	ldr	r3, [r4, #0]
 8001108:	68da      	ldr	r2, [r3, #12]
 800110a:	2a00      	cmp	r2, #0
 800110c:	d1f6      	bne.n	80010fc <HAL_IWDG_Init+0x20>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 800110e:	6919      	ldr	r1, [r3, #16]
 8001110:	68e2      	ldr	r2, [r4, #12]
 8001112:	4291      	cmp	r1, r2
 8001114:	d006      	beq.n	8001124 <HAL_IWDG_Init+0x48>
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001118:	611a      	str	r2, [r3, #16]
}
 800111a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800111c:	2003      	movs	r0, #3
 800111e:	e7fc      	b.n	800111a <HAL_IWDG_Init+0x3e>
    return HAL_ERROR;
 8001120:	2001      	movs	r0, #1
 8001122:	e7fa      	b.n	800111a <HAL_IWDG_Init+0x3e>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001124:	4a03      	ldr	r2, [pc, #12]	; (8001134 <HAL_IWDG_Init+0x58>)
  return HAL_OK;
 8001126:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	e7f6      	b.n	800111a <HAL_IWDG_Init+0x3e>
 800112c:	0000cccc 	.word	0x0000cccc
 8001130:	00005555 	.word	0x00005555
 8001134:	0000aaaa 	.word	0x0000aaaa

08001138 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001138:	6803      	ldr	r3, [r0, #0]
 800113a:	4a02      	ldr	r2, [pc, #8]	; (8001144 <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 800113c:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800113e:	601a      	str	r2, [r3, #0]
}
 8001140:	4770      	bx	lr
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	0000aaaa 	.word	0x0000aaaa

08001148 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114a:	46ce      	mov	lr, r9
 800114c:	4647      	mov	r7, r8
 800114e:	b580      	push	{r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001150:	6803      	ldr	r3, [r0, #0]
{
 8001152:	b083      	sub	sp, #12
 8001154:	0004      	movs	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001156:	07da      	lsls	r2, r3, #31
 8001158:	d52f      	bpl.n	80011ba <HAL_RCC_OscConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800115a:	220c      	movs	r2, #12
 800115c:	48c4      	ldr	r0, [pc, #784]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 800115e:	6841      	ldr	r1, [r0, #4]
 8001160:	4011      	ands	r1, r2
 8001162:	2904      	cmp	r1, #4
 8001164:	d100      	bne.n	8001168 <HAL_RCC_OscConfig+0x20>
 8001166:	e110      	b.n	800138a <HAL_RCC_OscConfig+0x242>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001168:	6841      	ldr	r1, [r0, #4]
 800116a:	400a      	ands	r2, r1
 800116c:	2a08      	cmp	r2, #8
 800116e:	d100      	bne.n	8001172 <HAL_RCC_OscConfig+0x2a>
 8001170:	e107      	b.n	8001382 <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001172:	6863      	ldr	r3, [r4, #4]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d100      	bne.n	800117a <HAL_RCC_OscConfig+0x32>
 8001178:	e186      	b.n	8001488 <HAL_RCC_OscConfig+0x340>
 800117a:	2b00      	cmp	r3, #0
 800117c:	d100      	bne.n	8001180 <HAL_RCC_OscConfig+0x38>
 800117e:	e11a      	b.n	80013b6 <HAL_RCC_OscConfig+0x26e>
 8001180:	2b05      	cmp	r3, #5
 8001182:	d100      	bne.n	8001186 <HAL_RCC_OscConfig+0x3e>
 8001184:	e1db      	b.n	800153e <HAL_RCC_OscConfig+0x3f6>
 8001186:	4bba      	ldr	r3, [pc, #744]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 8001188:	49ba      	ldr	r1, [pc, #744]	; (8001474 <HAL_RCC_OscConfig+0x32c>)
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	400a      	ands	r2, r1
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	49b9      	ldr	r1, [pc, #740]	; (8001478 <HAL_RCC_OscConfig+0x330>)
 8001194:	400a      	ands	r2, r1
 8001196:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001198:	f7ff f956 	bl	8000448 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119c:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800119e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a0:	4eb3      	ldr	r6, [pc, #716]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 80011a2:	02ad      	lsls	r5, r5, #10
 80011a4:	e005      	b.n	80011b2 <HAL_RCC_OscConfig+0x6a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011a6:	f7ff f94f 	bl	8000448 <HAL_GetTick>
 80011aa:	1bc0      	subs	r0, r0, r7
 80011ac:	2864      	cmp	r0, #100	; 0x64
 80011ae:	d900      	bls.n	80011b2 <HAL_RCC_OscConfig+0x6a>
 80011b0:	e12f      	b.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b2:	6833      	ldr	r3, [r6, #0]
 80011b4:	422b      	tst	r3, r5
 80011b6:	d0f6      	beq.n	80011a6 <HAL_RCC_OscConfig+0x5e>
 80011b8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ba:	079a      	lsls	r2, r3, #30
 80011bc:	d529      	bpl.n	8001212 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011be:	220c      	movs	r2, #12
 80011c0:	49ab      	ldr	r1, [pc, #684]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 80011c2:	6848      	ldr	r0, [r1, #4]
 80011c4:	4202      	tst	r2, r0
 80011c6:	d100      	bne.n	80011ca <HAL_RCC_OscConfig+0x82>
 80011c8:	e0bf      	b.n	800134a <HAL_RCC_OscConfig+0x202>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011ca:	6848      	ldr	r0, [r1, #4]
 80011cc:	4002      	ands	r2, r0
 80011ce:	2a08      	cmp	r2, #8
 80011d0:	d100      	bne.n	80011d4 <HAL_RCC_OscConfig+0x8c>
 80011d2:	e0b6      	b.n	8001342 <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011d4:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011d6:	4da6      	ldr	r5, [pc, #664]	; (8001470 <HAL_RCC_OscConfig+0x328>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d100      	bne.n	80011de <HAL_RCC_OscConfig+0x96>
 80011dc:	e134      	b.n	8001448 <HAL_RCC_OscConfig+0x300>
        __HAL_RCC_HSI_ENABLE();
 80011de:	2201      	movs	r2, #1
 80011e0:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80011e4:	4313      	orrs	r3, r2
 80011e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80011e8:	f7ff f92e 	bl	8000448 <HAL_GetTick>
 80011ec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ee:	e005      	b.n	80011fc <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011f0:	f7ff f92a 	bl	8000448 <HAL_GetTick>
 80011f4:	1bc0      	subs	r0, r0, r7
 80011f6:	2802      	cmp	r0, #2
 80011f8:	d900      	bls.n	80011fc <HAL_RCC_OscConfig+0xb4>
 80011fa:	e10a      	b.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	682b      	ldr	r3, [r5, #0]
 80011fe:	421e      	tst	r6, r3
 8001200:	d0f6      	beq.n	80011f0 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001202:	21f8      	movs	r1, #248	; 0xf8
 8001204:	682a      	ldr	r2, [r5, #0]
 8001206:	6923      	ldr	r3, [r4, #16]
 8001208:	438a      	bics	r2, r1
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4313      	orrs	r3, r2
 800120e:	602b      	str	r3, [r5, #0]
 8001210:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001212:	071a      	lsls	r2, r3, #28
 8001214:	d500      	bpl.n	8001218 <HAL_RCC_OscConfig+0xd0>
 8001216:	e07d      	b.n	8001314 <HAL_RCC_OscConfig+0x1cc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001218:	075a      	lsls	r2, r3, #29
 800121a:	d540      	bpl.n	800129e <HAL_RCC_OscConfig+0x156>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800121e:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001220:	4b93      	ldr	r3, [pc, #588]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 8001222:	0552      	lsls	r2, r2, #21
 8001224:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001226:	4680      	mov	r8, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001228:	4211      	tst	r1, r2
 800122a:	d108      	bne.n	800123e <HAL_RCC_OscConfig+0xf6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800122c:	69d9      	ldr	r1, [r3, #28]
 800122e:	4311      	orrs	r1, r2
 8001230:	61d9      	str	r1, [r3, #28]
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	401a      	ands	r2, r3
 8001236:	9201      	str	r2, [sp, #4]
 8001238:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800123a:	2301      	movs	r3, #1
 800123c:	4698      	mov	r8, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800123e:	2780      	movs	r7, #128	; 0x80
 8001240:	4e8e      	ldr	r6, [pc, #568]	; (800147c <HAL_RCC_OscConfig+0x334>)
 8001242:	007f      	lsls	r7, r7, #1
 8001244:	6833      	ldr	r3, [r6, #0]
 8001246:	423b      	tst	r3, r7
 8001248:	d100      	bne.n	800124c <HAL_RCC_OscConfig+0x104>
 800124a:	e0cd      	b.n	80013e8 <HAL_RCC_OscConfig+0x2a0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800124c:	68a3      	ldr	r3, [r4, #8]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d100      	bne.n	8001254 <HAL_RCC_OscConfig+0x10c>
 8001252:	e0d9      	b.n	8001408 <HAL_RCC_OscConfig+0x2c0>
 8001254:	2b00      	cmp	r3, #0
 8001256:	d100      	bne.n	800125a <HAL_RCC_OscConfig+0x112>
 8001258:	e0dd      	b.n	8001416 <HAL_RCC_OscConfig+0x2ce>
 800125a:	2b05      	cmp	r3, #5
 800125c:	d100      	bne.n	8001260 <HAL_RCC_OscConfig+0x118>
 800125e:	e198      	b.n	8001592 <HAL_RCC_OscConfig+0x44a>
 8001260:	2101      	movs	r1, #1
 8001262:	4b83      	ldr	r3, [pc, #524]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 8001264:	6a1a      	ldr	r2, [r3, #32]
 8001266:	438a      	bics	r2, r1
 8001268:	621a      	str	r2, [r3, #32]
 800126a:	6a1a      	ldr	r2, [r3, #32]
 800126c:	3103      	adds	r1, #3
 800126e:	438a      	bics	r2, r1
 8001270:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff f8e9 	bl	8000448 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001276:	4f7e      	ldr	r7, [pc, #504]	; (8001470 <HAL_RCC_OscConfig+0x328>)
      tickstart = HAL_GetTick();
 8001278:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800127a:	2602      	movs	r6, #2
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800127c:	4d80      	ldr	r5, [pc, #512]	; (8001480 <HAL_RCC_OscConfig+0x338>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800127e:	e006      	b.n	800128e <HAL_RCC_OscConfig+0x146>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001280:	f7ff f8e2 	bl	8000448 <HAL_GetTick>
 8001284:	464b      	mov	r3, r9
 8001286:	1ac0      	subs	r0, r0, r3
 8001288:	42a8      	cmp	r0, r5
 800128a:	d900      	bls.n	800128e <HAL_RCC_OscConfig+0x146>
 800128c:	e0c1      	b.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800128e:	6a3b      	ldr	r3, [r7, #32]
 8001290:	421e      	tst	r6, r3
 8001292:	d0f5      	beq.n	8001280 <HAL_RCC_OscConfig+0x138>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001294:	4643      	mov	r3, r8
 8001296:	2b01      	cmp	r3, #1
 8001298:	d100      	bne.n	800129c <HAL_RCC_OscConfig+0x154>
 800129a:	e113      	b.n	80014c4 <HAL_RCC_OscConfig+0x37c>
 800129c:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800129e:	06db      	lsls	r3, r3, #27
 80012a0:	d512      	bpl.n	80012c8 <HAL_RCC_OscConfig+0x180>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80012a2:	6963      	ldr	r3, [r4, #20]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d100      	bne.n	80012aa <HAL_RCC_OscConfig+0x162>
 80012a8:	e155      	b.n	8001556 <HAL_RCC_OscConfig+0x40e>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80012aa:	3305      	adds	r3, #5
 80012ac:	d000      	beq.n	80012b0 <HAL_RCC_OscConfig+0x168>
 80012ae:	e0f2      	b.n	8001496 <HAL_RCC_OscConfig+0x34e>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80012b0:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012b2:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 80012b4:	4a6e      	ldr	r2, [pc, #440]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 80012b6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80012b8:	438b      	bics	r3, r1
 80012ba:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012bc:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80012be:	69a3      	ldr	r3, [r4, #24]
 80012c0:	4381      	bics	r1, r0
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	430b      	orrs	r3, r1
 80012c6:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012c8:	6a23      	ldr	r3, [r4, #32]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d01c      	beq.n	8001308 <HAL_RCC_OscConfig+0x1c0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012ce:	220c      	movs	r2, #12
 80012d0:	4d67      	ldr	r5, [pc, #412]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 80012d2:	6869      	ldr	r1, [r5, #4]
 80012d4:	400a      	ands	r2, r1
 80012d6:	2a08      	cmp	r2, #8
 80012d8:	d03e      	beq.n	8001358 <HAL_RCC_OscConfig+0x210>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d100      	bne.n	80012e0 <HAL_RCC_OscConfig+0x198>
 80012de:	e0f8      	b.n	80014d2 <HAL_RCC_OscConfig+0x38a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012e0:	682b      	ldr	r3, [r5, #0]
 80012e2:	4a68      	ldr	r2, [pc, #416]	; (8001484 <HAL_RCC_OscConfig+0x33c>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e4:	002c      	movs	r4, r5
        __HAL_RCC_PLL_DISABLE();
 80012e6:	4013      	ands	r3, r2
 80012e8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012ea:	f7ff f8ad 	bl	8000448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ee:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80012f0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f2:	04ad      	lsls	r5, r5, #18
 80012f4:	e005      	b.n	8001302 <HAL_RCC_OscConfig+0x1ba>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012f6:	f7ff f8a7 	bl	8000448 <HAL_GetTick>
 80012fa:	1b80      	subs	r0, r0, r6
 80012fc:	2802      	cmp	r0, #2
 80012fe:	d900      	bls.n	8001302 <HAL_RCC_OscConfig+0x1ba>
 8001300:	e087      	b.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	422b      	tst	r3, r5
 8001306:	d1f6      	bne.n	80012f6 <HAL_RCC_OscConfig+0x1ae>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001308:	2000      	movs	r0, #0
}
 800130a:	b003      	add	sp, #12
 800130c:	bc0c      	pop	{r2, r3}
 800130e:	4690      	mov	r8, r2
 8001310:	4699      	mov	r9, r3
 8001312:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001314:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8001316:	4d56      	ldr	r5, [pc, #344]	; (8001470 <HAL_RCC_OscConfig+0x328>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001318:	2b00      	cmp	r3, #0
 800131a:	d01f      	beq.n	800135c <HAL_RCC_OscConfig+0x214>
      __HAL_RCC_LSI_ENABLE();
 800131c:	2201      	movs	r2, #1
 800131e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001320:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8001322:	4313      	orrs	r3, r2
 8001324:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001326:	f7ff f88f 	bl	8000448 <HAL_GetTick>
 800132a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800132c:	e004      	b.n	8001338 <HAL_RCC_OscConfig+0x1f0>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800132e:	f7ff f88b 	bl	8000448 <HAL_GetTick>
 8001332:	1bc0      	subs	r0, r0, r7
 8001334:	2802      	cmp	r0, #2
 8001336:	d86c      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001338:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800133a:	421e      	tst	r6, r3
 800133c:	d0f7      	beq.n	800132e <HAL_RCC_OscConfig+0x1e6>
 800133e:	6823      	ldr	r3, [r4, #0]
 8001340:	e76a      	b.n	8001218 <HAL_RCC_OscConfig+0xd0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001342:	684a      	ldr	r2, [r1, #4]
 8001344:	03d2      	lsls	r2, r2, #15
 8001346:	d500      	bpl.n	800134a <HAL_RCC_OscConfig+0x202>
 8001348:	e744      	b.n	80011d4 <HAL_RCC_OscConfig+0x8c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134a:	4a49      	ldr	r2, [pc, #292]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 800134c:	6812      	ldr	r2, [r2, #0]
 800134e:	0792      	lsls	r2, r2, #30
 8001350:	d525      	bpl.n	800139e <HAL_RCC_OscConfig+0x256>
 8001352:	68e2      	ldr	r2, [r4, #12]
 8001354:	2a01      	cmp	r2, #1
 8001356:	d022      	beq.n	800139e <HAL_RCC_OscConfig+0x256>
      return HAL_ERROR;
 8001358:	2001      	movs	r0, #1
 800135a:	e7d6      	b.n	800130a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_DISABLE();
 800135c:	2201      	movs	r2, #1
 800135e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001360:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8001362:	4393      	bics	r3, r2
 8001364:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001366:	f7ff f86f 	bl	8000448 <HAL_GetTick>
 800136a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800136c:	e004      	b.n	8001378 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800136e:	f7ff f86b 	bl	8000448 <HAL_GetTick>
 8001372:	1bc0      	subs	r0, r0, r7
 8001374:	2802      	cmp	r0, #2
 8001376:	d84c      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001378:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800137a:	421e      	tst	r6, r3
 800137c:	d1f7      	bne.n	800136e <HAL_RCC_OscConfig+0x226>
 800137e:	6823      	ldr	r3, [r4, #0]
 8001380:	e74a      	b.n	8001218 <HAL_RCC_OscConfig+0xd0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001382:	6842      	ldr	r2, [r0, #4]
 8001384:	03d2      	lsls	r2, r2, #15
 8001386:	d400      	bmi.n	800138a <HAL_RCC_OscConfig+0x242>
 8001388:	e6f3      	b.n	8001172 <HAL_RCC_OscConfig+0x2a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138a:	4a39      	ldr	r2, [pc, #228]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 800138c:	6812      	ldr	r2, [r2, #0]
 800138e:	0392      	lsls	r2, r2, #14
 8001390:	d400      	bmi.n	8001394 <HAL_RCC_OscConfig+0x24c>
 8001392:	e712      	b.n	80011ba <HAL_RCC_OscConfig+0x72>
 8001394:	6862      	ldr	r2, [r4, #4]
 8001396:	2a00      	cmp	r2, #0
 8001398:	d000      	beq.n	800139c <HAL_RCC_OscConfig+0x254>
 800139a:	e70e      	b.n	80011ba <HAL_RCC_OscConfig+0x72>
 800139c:	e7dc      	b.n	8001358 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800139e:	25f8      	movs	r5, #248	; 0xf8
 80013a0:	4833      	ldr	r0, [pc, #204]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 80013a2:	6922      	ldr	r2, [r4, #16]
 80013a4:	6801      	ldr	r1, [r0, #0]
 80013a6:	00d2      	lsls	r2, r2, #3
 80013a8:	43a9      	bics	r1, r5
 80013aa:	430a      	orrs	r2, r1
 80013ac:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ae:	071a      	lsls	r2, r3, #28
 80013b0:	d400      	bmi.n	80013b4 <HAL_RCC_OscConfig+0x26c>
 80013b2:	e731      	b.n	8001218 <HAL_RCC_OscConfig+0xd0>
 80013b4:	e7ae      	b.n	8001314 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b6:	4d2e      	ldr	r5, [pc, #184]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 80013b8:	4a2e      	ldr	r2, [pc, #184]	; (8001474 <HAL_RCC_OscConfig+0x32c>)
 80013ba:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013bc:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013be:	4013      	ands	r3, r2
 80013c0:	602b      	str	r3, [r5, #0]
 80013c2:	682b      	ldr	r3, [r5, #0]
 80013c4:	4a2c      	ldr	r2, [pc, #176]	; (8001478 <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c6:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c8:	4013      	ands	r3, r2
 80013ca:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80013cc:	f7ff f83c 	bl	8000448 <HAL_GetTick>
 80013d0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d2:	e004      	b.n	80013de <HAL_RCC_OscConfig+0x296>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d4:	f7ff f838 	bl	8000448 <HAL_GetTick>
 80013d8:	1bc0      	subs	r0, r0, r7
 80013da:	2864      	cmp	r0, #100	; 0x64
 80013dc:	d819      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013de:	682b      	ldr	r3, [r5, #0]
 80013e0:	4233      	tst	r3, r6
 80013e2:	d1f7      	bne.n	80013d4 <HAL_RCC_OscConfig+0x28c>
 80013e4:	6823      	ldr	r3, [r4, #0]
 80013e6:	e6e8      	b.n	80011ba <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013e8:	6833      	ldr	r3, [r6, #0]
 80013ea:	433b      	orrs	r3, r7
 80013ec:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80013ee:	f7ff f82b 	bl	8000448 <HAL_GetTick>
 80013f2:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f4:	e004      	b.n	8001400 <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013f6:	f7ff f827 	bl	8000448 <HAL_GetTick>
 80013fa:	1b40      	subs	r0, r0, r5
 80013fc:	2864      	cmp	r0, #100	; 0x64
 80013fe:	d808      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001400:	6833      	ldr	r3, [r6, #0]
 8001402:	423b      	tst	r3, r7
 8001404:	d0f7      	beq.n	80013f6 <HAL_RCC_OscConfig+0x2ae>
 8001406:	e721      	b.n	800124c <HAL_RCC_OscConfig+0x104>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001408:	4919      	ldr	r1, [pc, #100]	; (8001470 <HAL_RCC_OscConfig+0x328>)
 800140a:	6a0a      	ldr	r2, [r1, #32]
 800140c:	4313      	orrs	r3, r2
 800140e:	620b      	str	r3, [r1, #32]
 8001410:	e72f      	b.n	8001272 <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 8001412:	2003      	movs	r0, #3
 8001414:	e779      	b.n	800130a <HAL_RCC_OscConfig+0x1c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001416:	2201      	movs	r2, #1
 8001418:	4e15      	ldr	r6, [pc, #84]	; (8001470 <HAL_RCC_OscConfig+0x328>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800141a:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800141c:	6a33      	ldr	r3, [r6, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800141e:	4d18      	ldr	r5, [pc, #96]	; (8001480 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001420:	4393      	bics	r3, r2
 8001422:	6233      	str	r3, [r6, #32]
 8001424:	6a33      	ldr	r3, [r6, #32]
 8001426:	3203      	adds	r2, #3
 8001428:	4393      	bics	r3, r2
 800142a:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 800142c:	f7ff f80c 	bl	8000448 <HAL_GetTick>
 8001430:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001432:	e005      	b.n	8001440 <HAL_RCC_OscConfig+0x2f8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001434:	f7ff f808 	bl	8000448 <HAL_GetTick>
 8001438:	464b      	mov	r3, r9
 800143a:	1ac0      	subs	r0, r0, r3
 800143c:	42a8      	cmp	r0, r5
 800143e:	d8e8      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001440:	6a33      	ldr	r3, [r6, #32]
 8001442:	421f      	tst	r7, r3
 8001444:	d1f6      	bne.n	8001434 <HAL_RCC_OscConfig+0x2ec>
 8001446:	e725      	b.n	8001294 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_HSI_DISABLE();
 8001448:	2201      	movs	r2, #1
 800144a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144c:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 800144e:	4393      	bics	r3, r2
 8001450:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001452:	f7fe fff9 	bl	8000448 <HAL_GetTick>
 8001456:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001458:	e004      	b.n	8001464 <HAL_RCC_OscConfig+0x31c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145a:	f7fe fff5 	bl	8000448 <HAL_GetTick>
 800145e:	1bc0      	subs	r0, r0, r7
 8001460:	2802      	cmp	r0, #2
 8001462:	d8d6      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001464:	682b      	ldr	r3, [r5, #0]
 8001466:	421e      	tst	r6, r3
 8001468:	d1f7      	bne.n	800145a <HAL_RCC_OscConfig+0x312>
 800146a:	6823      	ldr	r3, [r4, #0]
 800146c:	e6d1      	b.n	8001212 <HAL_RCC_OscConfig+0xca>
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	40021000 	.word	0x40021000
 8001474:	fffeffff 	.word	0xfffeffff
 8001478:	fffbffff 	.word	0xfffbffff
 800147c:	40007000 	.word	0x40007000
 8001480:	00001388 	.word	0x00001388
 8001484:	feffffff 	.word	0xfeffffff
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001488:	2380      	movs	r3, #128	; 0x80
 800148a:	4a47      	ldr	r2, [pc, #284]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
 800148c:	025b      	lsls	r3, r3, #9
 800148e:	6811      	ldr	r1, [r2, #0]
 8001490:	430b      	orrs	r3, r1
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	e680      	b.n	8001198 <HAL_RCC_OscConfig+0x50>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001496:	2204      	movs	r2, #4
 8001498:	4d43      	ldr	r5, [pc, #268]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800149a:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800149c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800149e:	4313      	orrs	r3, r2
 80014a0:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80014a2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80014a4:	3a03      	subs	r2, #3
 80014a6:	4393      	bics	r3, r2
 80014a8:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80014aa:	f7fe ffcd 	bl	8000448 <HAL_GetTick>
 80014ae:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014b0:	e004      	b.n	80014bc <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014b2:	f7fe ffc9 	bl	8000448 <HAL_GetTick>
 80014b6:	1bc0      	subs	r0, r0, r7
 80014b8:	2802      	cmp	r0, #2
 80014ba:	d8aa      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014bc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80014be:	421e      	tst	r6, r3
 80014c0:	d1f7      	bne.n	80014b2 <HAL_RCC_OscConfig+0x36a>
 80014c2:	e701      	b.n	80012c8 <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014c4:	4a38      	ldr	r2, [pc, #224]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
 80014c6:	4939      	ldr	r1, [pc, #228]	; (80015ac <HAL_RCC_OscConfig+0x464>)
 80014c8:	69d3      	ldr	r3, [r2, #28]
 80014ca:	400b      	ands	r3, r1
 80014cc:	61d3      	str	r3, [r2, #28]
 80014ce:	6823      	ldr	r3, [r4, #0]
 80014d0:	e6e5      	b.n	800129e <HAL_RCC_OscConfig+0x156>
        __HAL_RCC_PLL_DISABLE();
 80014d2:	682b      	ldr	r3, [r5, #0]
 80014d4:	4a36      	ldr	r2, [pc, #216]	; (80015b0 <HAL_RCC_OscConfig+0x468>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014d6:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80014d8:	4013      	ands	r3, r2
 80014da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80014dc:	f7fe ffb4 	bl	8000448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e0:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 80014e2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e4:	e004      	b.n	80014f0 <HAL_RCC_OscConfig+0x3a8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e6:	f7fe ffaf 	bl	8000448 <HAL_GetTick>
 80014ea:	1bc0      	subs	r0, r0, r7
 80014ec:	2802      	cmp	r0, #2
 80014ee:	d890      	bhi.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f0:	682b      	ldr	r3, [r5, #0]
 80014f2:	4233      	tst	r3, r6
 80014f4:	d1f7      	bne.n	80014e6 <HAL_RCC_OscConfig+0x39e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014f6:	220f      	movs	r2, #15
 80014f8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80014fa:	4393      	bics	r3, r2
 80014fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80014fe:	4313      	orrs	r3, r2
 8001500:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001502:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001504:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001506:	686a      	ldr	r2, [r5, #4]
 8001508:	430b      	orrs	r3, r1
 800150a:	492a      	ldr	r1, [pc, #168]	; (80015b4 <HAL_RCC_OscConfig+0x46c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800150c:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800150e:	400a      	ands	r2, r1
 8001510:	4313      	orrs	r3, r2
 8001512:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	682a      	ldr	r2, [r5, #0]
 8001518:	045b      	lsls	r3, r3, #17
 800151a:	4313      	orrs	r3, r2
 800151c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800151e:	f7fe ff93 	bl	8000448 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001522:	4d21      	ldr	r5, [pc, #132]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
        tickstart = HAL_GetTick();
 8001524:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001526:	04a4      	lsls	r4, r4, #18
 8001528:	e005      	b.n	8001536 <HAL_RCC_OscConfig+0x3ee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800152a:	f7fe ff8d 	bl	8000448 <HAL_GetTick>
 800152e:	1b80      	subs	r0, r0, r6
 8001530:	2802      	cmp	r0, #2
 8001532:	d900      	bls.n	8001536 <HAL_RCC_OscConfig+0x3ee>
 8001534:	e76d      	b.n	8001412 <HAL_RCC_OscConfig+0x2ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001536:	682b      	ldr	r3, [r5, #0]
 8001538:	4223      	tst	r3, r4
 800153a:	d0f6      	beq.n	800152a <HAL_RCC_OscConfig+0x3e2>
 800153c:	e6e4      	b.n	8001308 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800153e:	2280      	movs	r2, #128	; 0x80
 8001540:	4b19      	ldr	r3, [pc, #100]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
 8001542:	02d2      	lsls	r2, r2, #11
 8001544:	6819      	ldr	r1, [r3, #0]
 8001546:	430a      	orrs	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	2280      	movs	r2, #128	; 0x80
 800154c:	6819      	ldr	r1, [r3, #0]
 800154e:	0252      	lsls	r2, r2, #9
 8001550:	430a      	orrs	r2, r1
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	e620      	b.n	8001198 <HAL_RCC_OscConfig+0x50>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001556:	2104      	movs	r1, #4
 8001558:	4d13      	ldr	r5, [pc, #76]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800155a:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800155c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800155e:	430a      	orrs	r2, r1
 8001560:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8001562:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001564:	4313      	orrs	r3, r2
 8001566:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001568:	f7fe ff6e 	bl	8000448 <HAL_GetTick>
 800156c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800156e:	e005      	b.n	800157c <HAL_RCC_OscConfig+0x434>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001570:	f7fe ff6a 	bl	8000448 <HAL_GetTick>
 8001574:	1bc0      	subs	r0, r0, r7
 8001576:	2802      	cmp	r0, #2
 8001578:	d900      	bls.n	800157c <HAL_RCC_OscConfig+0x434>
 800157a:	e74a      	b.n	8001412 <HAL_RCC_OscConfig+0x2ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800157c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800157e:	421e      	tst	r6, r3
 8001580:	d0f6      	beq.n	8001570 <HAL_RCC_OscConfig+0x428>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001582:	21f8      	movs	r1, #248	; 0xf8
 8001584:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001586:	69a3      	ldr	r3, [r4, #24]
 8001588:	438a      	bics	r2, r1
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	4313      	orrs	r3, r2
 800158e:	636b      	str	r3, [r5, #52]	; 0x34
 8001590:	e69a      	b.n	80012c8 <HAL_RCC_OscConfig+0x180>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001592:	2104      	movs	r1, #4
 8001594:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <HAL_RCC_OscConfig+0x460>)
 8001596:	6a1a      	ldr	r2, [r3, #32]
 8001598:	430a      	orrs	r2, r1
 800159a:	621a      	str	r2, [r3, #32]
 800159c:	6a1a      	ldr	r2, [r3, #32]
 800159e:	3903      	subs	r1, #3
 80015a0:	430a      	orrs	r2, r1
 80015a2:	621a      	str	r2, [r3, #32]
 80015a4:	e665      	b.n	8001272 <HAL_RCC_OscConfig+0x12a>
 80015a6:	46c0      	nop			; (mov r8, r8)
 80015a8:	40021000 	.word	0x40021000
 80015ac:	efffffff 	.word	0xefffffff
 80015b0:	feffffff 	.word	0xfeffffff
 80015b4:	ffc2ffff 	.word	0xffc2ffff

080015b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ba:	46ce      	mov	lr, r9
 80015bc:	4647      	mov	r7, r8
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015be:	2201      	movs	r2, #1
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015c4:	495c      	ldr	r1, [pc, #368]	; (8001738 <HAL_RCC_ClockConfig+0x180>)
{
 80015c6:	b089      	sub	sp, #36	; 0x24
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015c8:	680b      	ldr	r3, [r1, #0]
{
 80015ca:	0005      	movs	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015cc:	4013      	ands	r3, r2
 80015ce:	42a3      	cmp	r3, r4
 80015d0:	d20d      	bcs.n	80015ee <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015d2:	680b      	ldr	r3, [r1, #0]
 80015d4:	4393      	bics	r3, r2
 80015d6:	4323      	orrs	r3, r4
 80015d8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015da:	680b      	ldr	r3, [r1, #0]
 80015dc:	401a      	ands	r2, r3
 80015de:	4294      	cmp	r4, r2
 80015e0:	d005      	beq.n	80015ee <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 80015e2:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 80015e4:	b009      	add	sp, #36	; 0x24
 80015e6:	bc0c      	pop	{r2, r3}
 80015e8:	4690      	mov	r8, r2
 80015ea:	4699      	mov	r9, r3
 80015ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ee:	682b      	ldr	r3, [r5, #0]
 80015f0:	079a      	lsls	r2, r3, #30
 80015f2:	d506      	bpl.n	8001602 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015f4:	20f0      	movs	r0, #240	; 0xf0
 80015f6:	4951      	ldr	r1, [pc, #324]	; (800173c <HAL_RCC_ClockConfig+0x184>)
 80015f8:	684a      	ldr	r2, [r1, #4]
 80015fa:	4382      	bics	r2, r0
 80015fc:	68a8      	ldr	r0, [r5, #8]
 80015fe:	4302      	orrs	r2, r0
 8001600:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001602:	07db      	lsls	r3, r3, #31
 8001604:	d524      	bpl.n	8001650 <HAL_RCC_ClockConfig+0x98>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001606:	4b4d      	ldr	r3, [pc, #308]	; (800173c <HAL_RCC_ClockConfig+0x184>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001608:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160a:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800160c:	2a01      	cmp	r2, #1
 800160e:	d06a      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x12e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001610:	2a02      	cmp	r2, #2
 8001612:	d063      	beq.n	80016dc <HAL_RCC_ClockConfig+0x124>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001614:	079b      	lsls	r3, r3, #30
 8001616:	d5e4      	bpl.n	80015e2 <HAL_RCC_ClockConfig+0x2a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001618:	2103      	movs	r1, #3
 800161a:	4e48      	ldr	r6, [pc, #288]	; (800173c <HAL_RCC_ClockConfig+0x184>)
 800161c:	6873      	ldr	r3, [r6, #4]
 800161e:	438b      	bics	r3, r1
 8001620:	4313      	orrs	r3, r2
 8001622:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001624:	f7fe ff10 	bl	8000448 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001628:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800162a:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800162c:	2b01      	cmp	r3, #1
 800162e:	d05d      	beq.n	80016ec <HAL_RCC_ClockConfig+0x134>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001630:	2b02      	cmp	r3, #2
 8001632:	d06b      	beq.n	800170c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001634:	230c      	movs	r3, #12
 8001636:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001638:	4b41      	ldr	r3, [pc, #260]	; (8001740 <HAL_RCC_ClockConfig+0x188>)
 800163a:	4699      	mov	r9, r3
 800163c:	e004      	b.n	8001648 <HAL_RCC_ClockConfig+0x90>
 800163e:	f7fe ff03 	bl	8000448 <HAL_GetTick>
 8001642:	1bc0      	subs	r0, r0, r7
 8001644:	4548      	cmp	r0, r9
 8001646:	d84c      	bhi.n	80016e2 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001648:	4642      	mov	r2, r8
 800164a:	6873      	ldr	r3, [r6, #4]
 800164c:	421a      	tst	r2, r3
 800164e:	d1f6      	bne.n	800163e <HAL_RCC_ClockConfig+0x86>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001650:	2101      	movs	r1, #1
 8001652:	4a39      	ldr	r2, [pc, #228]	; (8001738 <HAL_RCC_ClockConfig+0x180>)
 8001654:	6813      	ldr	r3, [r2, #0]
 8001656:	400b      	ands	r3, r1
 8001658:	429c      	cmp	r4, r3
 800165a:	d205      	bcs.n	8001668 <HAL_RCC_ClockConfig+0xb0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165c:	6813      	ldr	r3, [r2, #0]
 800165e:	438b      	bics	r3, r1
 8001660:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001662:	6813      	ldr	r3, [r2, #0]
 8001664:	4219      	tst	r1, r3
 8001666:	d1bc      	bne.n	80015e2 <HAL_RCC_ClockConfig+0x2a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001668:	682b      	ldr	r3, [r5, #0]
 800166a:	075b      	lsls	r3, r3, #29
 800166c:	d506      	bpl.n	800167c <HAL_RCC_ClockConfig+0xc4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800166e:	4a33      	ldr	r2, [pc, #204]	; (800173c <HAL_RCC_ClockConfig+0x184>)
 8001670:	4934      	ldr	r1, [pc, #208]	; (8001744 <HAL_RCC_ClockConfig+0x18c>)
 8001672:	6853      	ldr	r3, [r2, #4]
 8001674:	400b      	ands	r3, r1
 8001676:	68e9      	ldr	r1, [r5, #12]
 8001678:	430b      	orrs	r3, r1
 800167a:	6053      	str	r3, [r2, #4]
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800167c:	4b32      	ldr	r3, [pc, #200]	; (8001748 <HAL_RCC_ClockConfig+0x190>)
 800167e:	466a      	mov	r2, sp
 8001680:	0018      	movs	r0, r3
 8001682:	c870      	ldmia	r0!, {r4, r5, r6}
 8001684:	c270      	stmia	r2!, {r4, r5, r6}
 8001686:	6800      	ldr	r0, [r0, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001688:	3310      	adds	r3, #16
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800168a:	6010      	str	r0, [r2, #0]
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800168c:	aa04      	add	r2, sp, #16
 800168e:	0010      	movs	r0, r2
 8001690:	cb70      	ldmia	r3!, {r4, r5, r6}
 8001692:	c070      	stmia	r0!, {r4, r5, r6}
 8001694:	681b      	ldr	r3, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001696:	4d29      	ldr	r5, [pc, #164]	; (800173c <HAL_RCC_ClockConfig+0x184>)
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001698:	6003      	str	r3, [r0, #0]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800169a:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 800169c:	6868      	ldr	r0, [r5, #4]
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800169e:	4669      	mov	r1, sp
  switch (tmpreg & RCC_CFGR_SWS)
 80016a0:	4003      	ands	r3, r0
 80016a2:	2b08      	cmp	r3, #8
 80016a4:	d10b      	bne.n	80016be <HAL_RCC_ClockConfig+0x106>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80016a6:	3307      	adds	r3, #7
 80016a8:	0c84      	lsrs	r4, r0, #18
 80016aa:	401c      	ands	r4, r3
 80016ac:	5d0c      	ldrb	r4, [r1, r4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80016ae:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80016b0:	400b      	ands	r3, r1
 80016b2:	5cd1      	ldrb	r1, [r2, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80016b4:	03c3      	lsls	r3, r0, #15
 80016b6:	d439      	bmi.n	800172c <HAL_RCC_ClockConfig+0x174>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80016b8:	4824      	ldr	r0, [pc, #144]	; (800174c <HAL_RCC_ClockConfig+0x194>)
 80016ba:	4360      	muls	r0, r4
 80016bc:	e000      	b.n	80016c0 <HAL_RCC_ClockConfig+0x108>
      sysclockfreq = HSE_VALUE;
 80016be:	4824      	ldr	r0, [pc, #144]	; (8001750 <HAL_RCC_ClockConfig+0x198>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <HAL_RCC_ClockConfig+0x184>)
 80016c2:	4a24      	ldr	r2, [pc, #144]	; (8001754 <HAL_RCC_ClockConfig+0x19c>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	061b      	lsls	r3, r3, #24
 80016c8:	0f1b      	lsrs	r3, r3, #28
 80016ca:	5cd3      	ldrb	r3, [r2, r3]
 80016cc:	40d8      	lsrs	r0, r3
 80016ce:	4b22      	ldr	r3, [pc, #136]	; (8001758 <HAL_RCC_ClockConfig+0x1a0>)
 80016d0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f7fe fe8e 	bl	80003f4 <HAL_InitTick>
  return HAL_OK;
 80016d8:	2000      	movs	r0, #0
 80016da:	e783      	b.n	80015e4 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016dc:	019b      	lsls	r3, r3, #6
 80016de:	d49b      	bmi.n	8001618 <HAL_RCC_ClockConfig+0x60>
 80016e0:	e77f      	b.n	80015e2 <HAL_RCC_ClockConfig+0x2a>
          return HAL_TIMEOUT;
 80016e2:	2003      	movs	r0, #3
 80016e4:	e77e      	b.n	80015e4 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	039b      	lsls	r3, r3, #14
 80016e8:	d496      	bmi.n	8001618 <HAL_RCC_ClockConfig+0x60>
 80016ea:	e77a      	b.n	80015e2 <HAL_RCC_ClockConfig+0x2a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016ec:	330b      	adds	r3, #11
 80016ee:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016f0:	4b13      	ldr	r3, [pc, #76]	; (8001740 <HAL_RCC_ClockConfig+0x188>)
 80016f2:	4699      	mov	r9, r3
 80016f4:	e004      	b.n	8001700 <HAL_RCC_ClockConfig+0x148>
 80016f6:	f7fe fea7 	bl	8000448 <HAL_GetTick>
 80016fa:	1bc0      	subs	r0, r0, r7
 80016fc:	4548      	cmp	r0, r9
 80016fe:	d8f0      	bhi.n	80016e2 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001700:	4642      	mov	r2, r8
 8001702:	6873      	ldr	r3, [r6, #4]
 8001704:	4013      	ands	r3, r2
 8001706:	2b04      	cmp	r3, #4
 8001708:	d1f5      	bne.n	80016f6 <HAL_RCC_ClockConfig+0x13e>
 800170a:	e7a1      	b.n	8001650 <HAL_RCC_ClockConfig+0x98>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800170c:	330a      	adds	r3, #10
 800170e:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001710:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <HAL_RCC_ClockConfig+0x188>)
 8001712:	4699      	mov	r9, r3
 8001714:	e004      	b.n	8001720 <HAL_RCC_ClockConfig+0x168>
 8001716:	f7fe fe97 	bl	8000448 <HAL_GetTick>
 800171a:	1bc0      	subs	r0, r0, r7
 800171c:	4548      	cmp	r0, r9
 800171e:	d8e0      	bhi.n	80016e2 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001720:	4642      	mov	r2, r8
 8001722:	6873      	ldr	r3, [r6, #4]
 8001724:	4013      	ands	r3, r2
 8001726:	2b08      	cmp	r3, #8
 8001728:	d1f5      	bne.n	8001716 <HAL_RCC_ClockConfig+0x15e>
 800172a:	e791      	b.n	8001650 <HAL_RCC_ClockConfig+0x98>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800172c:	4808      	ldr	r0, [pc, #32]	; (8001750 <HAL_RCC_ClockConfig+0x198>)
 800172e:	f7fe fceb 	bl	8000108 <__udivsi3>
 8001732:	4360      	muls	r0, r4
 8001734:	e7c4      	b.n	80016c0 <HAL_RCC_ClockConfig+0x108>
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	40022000 	.word	0x40022000
 800173c:	40021000 	.word	0x40021000
 8001740:	00001388 	.word	0x00001388
 8001744:	fffff8ff 	.word	0xfffff8ff
 8001748:	0800525c 	.word	0x0800525c
 800174c:	003d0900 	.word	0x003d0900
 8001750:	007a1200 	.word	0x007a1200
 8001754:	080052b4 	.word	0x080052b4
 8001758:	20000058 	.word	0x20000058

0800175c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800175c:	4b01      	ldr	r3, [pc, #4]	; (8001764 <HAL_RCC_GetHCLKFreq+0x8>)
 800175e:	6818      	ldr	r0, [r3, #0]
}
 8001760:	4770      	bx	lr
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	20000058 	.word	0x20000058

08001768 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001768:	b510      	push	{r4, lr}
 800176a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800176c:	d064      	beq.n	8001838 <HAL_TIM_Base_Init+0xd0>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800176e:	233d      	movs	r3, #61	; 0x3d
 8001770:	5cc3      	ldrb	r3, [r0, r3]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d03d      	beq.n	80017f4 <HAL_TIM_Base_Init+0x8c>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001778:	2202      	movs	r2, #2
 800177a:	233d      	movs	r3, #61	; 0x3d
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800177c:	492f      	ldr	r1, [pc, #188]	; (800183c <HAL_TIM_Base_Init+0xd4>)
  htim->State= HAL_TIM_STATE_BUSY;
 800177e:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001780:	6823      	ldr	r3, [r4, #0]
  tmpcr1 = TIMx->CR1;
 8001782:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001784:	428b      	cmp	r3, r1
 8001786:	d021      	beq.n	80017cc <HAL_TIM_Base_Init+0x64>
 8001788:	2180      	movs	r1, #128	; 0x80
 800178a:	05c9      	lsls	r1, r1, #23
 800178c:	428b      	cmp	r3, r1
 800178e:	d036      	beq.n	80017fe <HAL_TIM_Base_Init+0x96>
 8001790:	492b      	ldr	r1, [pc, #172]	; (8001840 <HAL_TIM_Base_Init+0xd8>)
 8001792:	428b      	cmp	r3, r1
 8001794:	d033      	beq.n	80017fe <HAL_TIM_Base_Init+0x96>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001796:	492b      	ldr	r1, [pc, #172]	; (8001844 <HAL_TIM_Base_Init+0xdc>)
 8001798:	428b      	cmp	r3, r1
 800179a:	d048      	beq.n	800182e <HAL_TIM_Base_Init+0xc6>
 800179c:	492a      	ldr	r1, [pc, #168]	; (8001848 <HAL_TIM_Base_Init+0xe0>)
 800179e:	428b      	cmp	r3, r1
 80017a0:	d018      	beq.n	80017d4 <HAL_TIM_Base_Init+0x6c>
 80017a2:	492a      	ldr	r1, [pc, #168]	; (800184c <HAL_TIM_Base_Init+0xe4>)
 80017a4:	428b      	cmp	r3, r1
 80017a6:	d015      	beq.n	80017d4 <HAL_TIM_Base_Init+0x6c>
 80017a8:	4929      	ldr	r1, [pc, #164]	; (8001850 <HAL_TIM_Base_Init+0xe8>)
 80017aa:	428b      	cmp	r3, r1
 80017ac:	d012      	beq.n	80017d4 <HAL_TIM_Base_Init+0x6c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	438a      	bics	r2, r1
 80017b2:	69a1      	ldr	r1, [r4, #24]
 80017b4:	430a      	orrs	r2, r1

  TIMx->CR1 = tmpcr1;
 80017b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017b8:	68e2      	ldr	r2, [r4, #12]
 80017ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017bc:	6862      	ldr	r2, [r4, #4]
 80017be:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80017c0:	2201      	movs	r2, #1
 80017c2:	615a      	str	r2, [r3, #20]
  htim->State= HAL_TIM_STATE_READY;
 80017c4:	233d      	movs	r3, #61	; 0x3d
  return HAL_OK;
 80017c6:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80017c8:	54e2      	strb	r2, [r4, r3]
}
 80017ca:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017cc:	2170      	movs	r1, #112	; 0x70
 80017ce:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 80017d0:	68a1      	ldr	r1, [r4, #8]
 80017d2:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80017d4:	491f      	ldr	r1, [pc, #124]	; (8001854 <HAL_TIM_Base_Init+0xec>)
 80017d6:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017d8:	6921      	ldr	r1, [r4, #16]
 80017da:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017dc:	2180      	movs	r1, #128	; 0x80
 80017de:	438a      	bics	r2, r1
 80017e0:	69a1      	ldr	r1, [r4, #24]
 80017e2:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80017e4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017e6:	68e2      	ldr	r2, [r4, #12]
 80017e8:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017ea:	6862      	ldr	r2, [r4, #4]
 80017ec:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80017ee:	6962      	ldr	r2, [r4, #20]
 80017f0:	631a      	str	r2, [r3, #48]	; 0x30
 80017f2:	e7e5      	b.n	80017c0 <HAL_TIM_Base_Init+0x58>
    htim->Lock = HAL_UNLOCKED;
 80017f4:	223c      	movs	r2, #60	; 0x3c
 80017f6:	5483      	strb	r3, [r0, r2]
    HAL_TIM_Base_MspInit(htim);
 80017f8:	f003 fbb0 	bl	8004f5c <HAL_TIM_Base_MspInit>
 80017fc:	e7bc      	b.n	8001778 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017fe:	2170      	movs	r1, #112	; 0x70
 8001800:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 8001802:	68a1      	ldr	r1, [r4, #8]
 8001804:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8001806:	4913      	ldr	r1, [pc, #76]	; (8001854 <HAL_TIM_Base_Init+0xec>)
 8001808:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800180a:	6921      	ldr	r1, [r4, #16]
 800180c:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800180e:	2180      	movs	r1, #128	; 0x80
 8001810:	438a      	bics	r2, r1
 8001812:	69a1      	ldr	r1, [r4, #24]
 8001814:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8001816:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001818:	68e2      	ldr	r2, [r4, #12]
 800181a:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800181c:	6862      	ldr	r2, [r4, #4]
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001820:	4a0a      	ldr	r2, [pc, #40]	; (800184c <HAL_TIM_Base_Init+0xe4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d0e3      	beq.n	80017ee <HAL_TIM_Base_Init+0x86>
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <HAL_TIM_Base_Init+0xe8>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d0e0      	beq.n	80017ee <HAL_TIM_Base_Init+0x86>
 800182c:	e7c8      	b.n	80017c0 <HAL_TIM_Base_Init+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 800182e:	4909      	ldr	r1, [pc, #36]	; (8001854 <HAL_TIM_Base_Init+0xec>)
 8001830:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001832:	6921      	ldr	r1, [r4, #16]
 8001834:	430a      	orrs	r2, r1
 8001836:	e7ba      	b.n	80017ae <HAL_TIM_Base_Init+0x46>
    return HAL_ERROR;
 8001838:	2001      	movs	r0, #1
 800183a:	e7c6      	b.n	80017ca <HAL_TIM_Base_Init+0x62>
 800183c:	40012c00 	.word	0x40012c00
 8001840:	40000400 	.word	0x40000400
 8001844:	40002000 	.word	0x40002000
 8001848:	40014000 	.word	0x40014000
 800184c:	40014400 	.word	0x40014400
 8001850:	40014800 	.word	0x40014800
 8001854:	fffffcff 	.word	0xfffffcff

08001858 <HAL_TIM_Base_Start>:
  htim->State= HAL_TIM_STATE_BUSY;
 8001858:	223d      	movs	r2, #61	; 0x3d
 800185a:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 800185c:	2101      	movs	r1, #1
{
 800185e:	b510      	push	{r4, lr}
  __HAL_TIM_ENABLE(htim);
 8001860:	6804      	ldr	r4, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001862:	5483      	strb	r3, [r0, r2]
  __HAL_TIM_ENABLE(htim);
 8001864:	6823      	ldr	r3, [r4, #0]
 8001866:	430b      	orrs	r3, r1
 8001868:	6023      	str	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_READY;
 800186a:	5481      	strb	r1, [r0, r2]
}
 800186c:	2000      	movs	r0, #0
 800186e:	bd10      	pop	{r4, pc}

08001870 <HAL_TIM_Base_Stop>:
  htim->State= HAL_TIM_STATE_BUSY;
 8001870:	2202      	movs	r2, #2
 8001872:	233d      	movs	r3, #61	; 0x3d
 8001874:	54c2      	strb	r2, [r0, r3]
  __HAL_TIM_DISABLE(htim);
 8001876:	6803      	ldr	r3, [r0, #0]
 8001878:	4a08      	ldr	r2, [pc, #32]	; (800189c <HAL_TIM_Base_Stop+0x2c>)
 800187a:	6a19      	ldr	r1, [r3, #32]
 800187c:	4211      	tst	r1, r2
 800187e:	d107      	bne.n	8001890 <HAL_TIM_Base_Stop+0x20>
 8001880:	6a19      	ldr	r1, [r3, #32]
 8001882:	4a07      	ldr	r2, [pc, #28]	; (80018a0 <HAL_TIM_Base_Stop+0x30>)
 8001884:	4211      	tst	r1, r2
 8001886:	d103      	bne.n	8001890 <HAL_TIM_Base_Stop+0x20>
 8001888:	2101      	movs	r1, #1
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	438a      	bics	r2, r1
 800188e:	601a      	str	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 8001890:	2201      	movs	r2, #1
 8001892:	233d      	movs	r3, #61	; 0x3d
 8001894:	54c2      	strb	r2, [r0, r3]
}
 8001896:	2000      	movs	r0, #0
 8001898:	4770      	bx	lr
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	00001111 	.word	0x00001111
 80018a0:	00000444 	.word	0x00000444

080018a4 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018a4:	6803      	ldr	r3, [r0, #0]
 80018a6:	2001      	movs	r0, #1
 80018a8:	68d9      	ldr	r1, [r3, #12]
 80018aa:	4301      	orrs	r1, r0
 80018ac:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4302      	orrs	r2, r0
 80018b2:	601a      	str	r2, [r3, #0]
}
 80018b4:	2000      	movs	r0, #0
 80018b6:	4770      	bx	lr

080018b8 <HAL_TIM_OC_Start_IT>:
 80018b8:	2904      	cmp	r1, #4
 80018ba:	d023      	beq.n	8001904 <HAL_TIM_OC_Start_IT+0x4c>
 80018bc:	d92d      	bls.n	800191a <HAL_TIM_OC_Start_IT+0x62>
 80018be:	2908      	cmp	r1, #8
 80018c0:	d020      	beq.n	8001904 <HAL_TIM_OC_Start_IT+0x4c>
 80018c2:	290c      	cmp	r1, #12
 80018c4:	d131      	bne.n	800192a <HAL_TIM_OC_Start_IT+0x72>
 80018c6:	6803      	ldr	r3, [r0, #0]
 80018c8:	2010      	movs	r0, #16
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	4302      	orrs	r2, r0
 80018ce:	60da      	str	r2, [r3, #12]
 80018d0:	2201      	movs	r2, #1
 80018d2:	408a      	lsls	r2, r1
 80018d4:	6a19      	ldr	r1, [r3, #32]
 80018d6:	4391      	bics	r1, r2
 80018d8:	6219      	str	r1, [r3, #32]
 80018da:	6a19      	ldr	r1, [r3, #32]
 80018dc:	430a      	orrs	r2, r1
 80018de:	621a      	str	r2, [r3, #32]
 80018e0:	4a13      	ldr	r2, [pc, #76]	; (8001930 <HAL_TIM_OC_Start_IT+0x78>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d013      	beq.n	800190e <HAL_TIM_OC_Start_IT+0x56>
 80018e6:	4a13      	ldr	r2, [pc, #76]	; (8001934 <HAL_TIM_OC_Start_IT+0x7c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d010      	beq.n	800190e <HAL_TIM_OC_Start_IT+0x56>
 80018ec:	4a12      	ldr	r2, [pc, #72]	; (8001938 <HAL_TIM_OC_Start_IT+0x80>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d00d      	beq.n	800190e <HAL_TIM_OC_Start_IT+0x56>
 80018f2:	4a12      	ldr	r2, [pc, #72]	; (800193c <HAL_TIM_OC_Start_IT+0x84>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00a      	beq.n	800190e <HAL_TIM_OC_Start_IT+0x56>
 80018f8:	2101      	movs	r1, #1
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	2000      	movs	r0, #0
 80018fe:	430a      	orrs	r2, r1
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	4770      	bx	lr
 8001904:	6803      	ldr	r3, [r0, #0]
 8001906:	68da      	ldr	r2, [r3, #12]
 8001908:	430a      	orrs	r2, r1
 800190a:	60da      	str	r2, [r3, #12]
 800190c:	e7e0      	b.n	80018d0 <HAL_TIM_OC_Start_IT+0x18>
 800190e:	2280      	movs	r2, #128	; 0x80
 8001910:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001912:	0212      	lsls	r2, r2, #8
 8001914:	430a      	orrs	r2, r1
 8001916:	645a      	str	r2, [r3, #68]	; 0x44
 8001918:	e7ee      	b.n	80018f8 <HAL_TIM_OC_Start_IT+0x40>
 800191a:	2900      	cmp	r1, #0
 800191c:	d105      	bne.n	800192a <HAL_TIM_OC_Start_IT+0x72>
 800191e:	6803      	ldr	r3, [r0, #0]
 8001920:	2002      	movs	r0, #2
 8001922:	68da      	ldr	r2, [r3, #12]
 8001924:	4302      	orrs	r2, r0
 8001926:	60da      	str	r2, [r3, #12]
 8001928:	e7d2      	b.n	80018d0 <HAL_TIM_OC_Start_IT+0x18>
 800192a:	6803      	ldr	r3, [r0, #0]
 800192c:	e7d0      	b.n	80018d0 <HAL_TIM_OC_Start_IT+0x18>
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	40012c00 	.word	0x40012c00
 8001934:	40014000 	.word	0x40014000
 8001938:	40014400 	.word	0x40014400
 800193c:	40014800 	.word	0x40014800

08001940 <HAL_TIM_PWM_MspInit>:
 8001940:	4770      	bx	lr
 8001942:	46c0      	nop			; (mov r8, r8)

08001944 <HAL_TIM_PWM_Init>:
{
 8001944:	b510      	push	{r4, lr}
 8001946:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8001948:	d064      	beq.n	8001a14 <HAL_TIM_PWM_Init+0xd0>
  if(htim->State == HAL_TIM_STATE_RESET)
 800194a:	233d      	movs	r3, #61	; 0x3d
 800194c:	5cc3      	ldrb	r3, [r0, r3]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2b00      	cmp	r3, #0
 8001952:	d03d      	beq.n	80019d0 <HAL_TIM_PWM_Init+0x8c>
  htim->State= HAL_TIM_STATE_BUSY;
 8001954:	2202      	movs	r2, #2
 8001956:	233d      	movs	r3, #61	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001958:	492f      	ldr	r1, [pc, #188]	; (8001a18 <HAL_TIM_PWM_Init+0xd4>)
  htim->State= HAL_TIM_STATE_BUSY;
 800195a:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800195c:	6823      	ldr	r3, [r4, #0]
  tmpcr1 = TIMx->CR1;
 800195e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001960:	428b      	cmp	r3, r1
 8001962:	d021      	beq.n	80019a8 <HAL_TIM_PWM_Init+0x64>
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	05c9      	lsls	r1, r1, #23
 8001968:	428b      	cmp	r3, r1
 800196a:	d036      	beq.n	80019da <HAL_TIM_PWM_Init+0x96>
 800196c:	492b      	ldr	r1, [pc, #172]	; (8001a1c <HAL_TIM_PWM_Init+0xd8>)
 800196e:	428b      	cmp	r3, r1
 8001970:	d033      	beq.n	80019da <HAL_TIM_PWM_Init+0x96>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001972:	492b      	ldr	r1, [pc, #172]	; (8001a20 <HAL_TIM_PWM_Init+0xdc>)
 8001974:	428b      	cmp	r3, r1
 8001976:	d048      	beq.n	8001a0a <HAL_TIM_PWM_Init+0xc6>
 8001978:	492a      	ldr	r1, [pc, #168]	; (8001a24 <HAL_TIM_PWM_Init+0xe0>)
 800197a:	428b      	cmp	r3, r1
 800197c:	d018      	beq.n	80019b0 <HAL_TIM_PWM_Init+0x6c>
 800197e:	492a      	ldr	r1, [pc, #168]	; (8001a28 <HAL_TIM_PWM_Init+0xe4>)
 8001980:	428b      	cmp	r3, r1
 8001982:	d015      	beq.n	80019b0 <HAL_TIM_PWM_Init+0x6c>
 8001984:	4929      	ldr	r1, [pc, #164]	; (8001a2c <HAL_TIM_PWM_Init+0xe8>)
 8001986:	428b      	cmp	r3, r1
 8001988:	d012      	beq.n	80019b0 <HAL_TIM_PWM_Init+0x6c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800198a:	2180      	movs	r1, #128	; 0x80
 800198c:	438a      	bics	r2, r1
 800198e:	69a1      	ldr	r1, [r4, #24]
 8001990:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8001992:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001994:	68e2      	ldr	r2, [r4, #12]
 8001996:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001998:	6862      	ldr	r2, [r4, #4]
 800199a:	629a      	str	r2, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800199c:	2201      	movs	r2, #1
 800199e:	615a      	str	r2, [r3, #20]
  htim->State= HAL_TIM_STATE_READY;
 80019a0:	233d      	movs	r3, #61	; 0x3d
  return HAL_OK;
 80019a2:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80019a4:	54e2      	strb	r2, [r4, r3]
}
 80019a6:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019a8:	2170      	movs	r1, #112	; 0x70
 80019aa:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 80019ac:	68a1      	ldr	r1, [r4, #8]
 80019ae:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80019b0:	491f      	ldr	r1, [pc, #124]	; (8001a30 <HAL_TIM_PWM_Init+0xec>)
 80019b2:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019b4:	6921      	ldr	r1, [r4, #16]
 80019b6:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019b8:	2180      	movs	r1, #128	; 0x80
 80019ba:	438a      	bics	r2, r1
 80019bc:	69a1      	ldr	r1, [r4, #24]
 80019be:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80019c0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019c2:	68e2      	ldr	r2, [r4, #12]
 80019c4:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80019c6:	6862      	ldr	r2, [r4, #4]
 80019c8:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80019ca:	6962      	ldr	r2, [r4, #20]
 80019cc:	631a      	str	r2, [r3, #48]	; 0x30
 80019ce:	e7e5      	b.n	800199c <HAL_TIM_PWM_Init+0x58>
    htim->Lock = HAL_UNLOCKED;
 80019d0:	223c      	movs	r2, #60	; 0x3c
 80019d2:	5483      	strb	r3, [r0, r2]
    HAL_TIM_PWM_MspInit(htim);
 80019d4:	f7ff ffb4 	bl	8001940 <HAL_TIM_PWM_MspInit>
 80019d8:	e7bc      	b.n	8001954 <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019da:	2170      	movs	r1, #112	; 0x70
 80019dc:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 80019de:	68a1      	ldr	r1, [r4, #8]
 80019e0:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80019e2:	4913      	ldr	r1, [pc, #76]	; (8001a30 <HAL_TIM_PWM_Init+0xec>)
 80019e4:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019e6:	6921      	ldr	r1, [r4, #16]
 80019e8:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019ea:	2180      	movs	r1, #128	; 0x80
 80019ec:	438a      	bics	r2, r1
 80019ee:	69a1      	ldr	r1, [r4, #24]
 80019f0:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80019f2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019f4:	68e2      	ldr	r2, [r4, #12]
 80019f6:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80019f8:	6862      	ldr	r2, [r4, #4]
 80019fa:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019fc:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <HAL_TIM_PWM_Init+0xe4>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d0e3      	beq.n	80019ca <HAL_TIM_PWM_Init+0x86>
 8001a02:	4a0a      	ldr	r2, [pc, #40]	; (8001a2c <HAL_TIM_PWM_Init+0xe8>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d0e0      	beq.n	80019ca <HAL_TIM_PWM_Init+0x86>
 8001a08:	e7c8      	b.n	800199c <HAL_TIM_PWM_Init+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a0a:	4909      	ldr	r1, [pc, #36]	; (8001a30 <HAL_TIM_PWM_Init+0xec>)
 8001a0c:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a0e:	6921      	ldr	r1, [r4, #16]
 8001a10:	430a      	orrs	r2, r1
 8001a12:	e7ba      	b.n	800198a <HAL_TIM_PWM_Init+0x46>
    return HAL_ERROR;
 8001a14:	2001      	movs	r0, #1
 8001a16:	e7c6      	b.n	80019a6 <HAL_TIM_PWM_Init+0x62>
 8001a18:	40012c00 	.word	0x40012c00
 8001a1c:	40000400 	.word	0x40000400
 8001a20:	40002000 	.word	0x40002000
 8001a24:	40014000 	.word	0x40014000
 8001a28:	40014400 	.word	0x40014400
 8001a2c:	40014800 	.word	0x40014800
 8001a30:	fffffcff 	.word	0xfffffcff

08001a34 <HAL_TIM_PWM_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001a34:	2201      	movs	r2, #1
 8001a36:	408a      	lsls	r2, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a38:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001a3a:	6a19      	ldr	r1, [r3, #32]
 8001a3c:	4391      	bics	r1, r2
 8001a3e:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001a40:	6a19      	ldr	r1, [r3, #32]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	621a      	str	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a46:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <HAL_TIM_PWM_Start+0x44>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d00e      	beq.n	8001a6a <HAL_TIM_PWM_Start+0x36>
 8001a4c:	4a0b      	ldr	r2, [pc, #44]	; (8001a7c <HAL_TIM_PWM_Start+0x48>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d00b      	beq.n	8001a6a <HAL_TIM_PWM_Start+0x36>
 8001a52:	4a0b      	ldr	r2, [pc, #44]	; (8001a80 <HAL_TIM_PWM_Start+0x4c>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d008      	beq.n	8001a6a <HAL_TIM_PWM_Start+0x36>
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <HAL_TIM_PWM_Start+0x50>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d005      	beq.n	8001a6a <HAL_TIM_PWM_Start+0x36>
  __HAL_TIM_ENABLE(htim);
 8001a5e:	2101      	movs	r1, #1
 8001a60:	681a      	ldr	r2, [r3, #0]
}
 8001a62:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001a64:	430a      	orrs	r2, r1
 8001a66:	601a      	str	r2, [r3, #0]
}
 8001a68:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 8001a6a:	2280      	movs	r2, #128	; 0x80
 8001a6c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001a6e:	0212      	lsls	r2, r2, #8
 8001a70:	430a      	orrs	r2, r1
 8001a72:	645a      	str	r2, [r3, #68]	; 0x44
 8001a74:	e7f3      	b.n	8001a5e <HAL_TIM_PWM_Start+0x2a>
 8001a76:	46c0      	nop			; (mov r8, r8)
 8001a78:	40012c00 	.word	0x40012c00
 8001a7c:	40014000 	.word	0x40014000
 8001a80:	40014400 	.word	0x40014400
 8001a84:	40014800 	.word	0x40014800

08001a88 <HAL_TIM_IC_MspInit>:
 8001a88:	4770      	bx	lr
 8001a8a:	46c0      	nop			; (mov r8, r8)

08001a8c <HAL_TIM_IC_Init>:
{
 8001a8c:	b510      	push	{r4, lr}
 8001a8e:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8001a90:	d064      	beq.n	8001b5c <HAL_TIM_IC_Init+0xd0>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001a92:	233d      	movs	r3, #61	; 0x3d
 8001a94:	5cc3      	ldrb	r3, [r0, r3]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d03d      	beq.n	8001b18 <HAL_TIM_IC_Init+0x8c>
  htim->State= HAL_TIM_STATE_BUSY;
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	233d      	movs	r3, #61	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001aa0:	492f      	ldr	r1, [pc, #188]	; (8001b60 <HAL_TIM_IC_Init+0xd4>)
  htim->State= HAL_TIM_STATE_BUSY;
 8001aa2:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001aa4:	6823      	ldr	r3, [r4, #0]
  tmpcr1 = TIMx->CR1;
 8001aa6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001aa8:	428b      	cmp	r3, r1
 8001aaa:	d021      	beq.n	8001af0 <HAL_TIM_IC_Init+0x64>
 8001aac:	2180      	movs	r1, #128	; 0x80
 8001aae:	05c9      	lsls	r1, r1, #23
 8001ab0:	428b      	cmp	r3, r1
 8001ab2:	d036      	beq.n	8001b22 <HAL_TIM_IC_Init+0x96>
 8001ab4:	492b      	ldr	r1, [pc, #172]	; (8001b64 <HAL_TIM_IC_Init+0xd8>)
 8001ab6:	428b      	cmp	r3, r1
 8001ab8:	d033      	beq.n	8001b22 <HAL_TIM_IC_Init+0x96>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001aba:	492b      	ldr	r1, [pc, #172]	; (8001b68 <HAL_TIM_IC_Init+0xdc>)
 8001abc:	428b      	cmp	r3, r1
 8001abe:	d048      	beq.n	8001b52 <HAL_TIM_IC_Init+0xc6>
 8001ac0:	492a      	ldr	r1, [pc, #168]	; (8001b6c <HAL_TIM_IC_Init+0xe0>)
 8001ac2:	428b      	cmp	r3, r1
 8001ac4:	d018      	beq.n	8001af8 <HAL_TIM_IC_Init+0x6c>
 8001ac6:	492a      	ldr	r1, [pc, #168]	; (8001b70 <HAL_TIM_IC_Init+0xe4>)
 8001ac8:	428b      	cmp	r3, r1
 8001aca:	d015      	beq.n	8001af8 <HAL_TIM_IC_Init+0x6c>
 8001acc:	4929      	ldr	r1, [pc, #164]	; (8001b74 <HAL_TIM_IC_Init+0xe8>)
 8001ace:	428b      	cmp	r3, r1
 8001ad0:	d012      	beq.n	8001af8 <HAL_TIM_IC_Init+0x6c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ad2:	2180      	movs	r1, #128	; 0x80
 8001ad4:	438a      	bics	r2, r1
 8001ad6:	69a1      	ldr	r1, [r4, #24]
 8001ad8:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8001ada:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001adc:	68e2      	ldr	r2, [r4, #12]
 8001ade:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001ae0:	6862      	ldr	r2, [r4, #4]
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	615a      	str	r2, [r3, #20]
  htim->State= HAL_TIM_STATE_READY;
 8001ae8:	233d      	movs	r3, #61	; 0x3d
  return HAL_OK;
 8001aea:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001aec:	54e2      	strb	r2, [r4, r3]
}
 8001aee:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001af0:	2170      	movs	r1, #112	; 0x70
 8001af2:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 8001af4:	68a1      	ldr	r1, [r4, #8]
 8001af6:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8001af8:	491f      	ldr	r1, [pc, #124]	; (8001b78 <HAL_TIM_IC_Init+0xec>)
 8001afa:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001afc:	6921      	ldr	r1, [r4, #16]
 8001afe:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b00:	2180      	movs	r1, #128	; 0x80
 8001b02:	438a      	bics	r2, r1
 8001b04:	69a1      	ldr	r1, [r4, #24]
 8001b06:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8001b08:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b0a:	68e2      	ldr	r2, [r4, #12]
 8001b0c:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001b0e:	6862      	ldr	r2, [r4, #4]
 8001b10:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001b12:	6962      	ldr	r2, [r4, #20]
 8001b14:	631a      	str	r2, [r3, #48]	; 0x30
 8001b16:	e7e5      	b.n	8001ae4 <HAL_TIM_IC_Init+0x58>
    htim->Lock = HAL_UNLOCKED;
 8001b18:	223c      	movs	r2, #60	; 0x3c
 8001b1a:	5483      	strb	r3, [r0, r2]
    HAL_TIM_IC_MspInit(htim);
 8001b1c:	f7ff ffb4 	bl	8001a88 <HAL_TIM_IC_MspInit>
 8001b20:	e7bc      	b.n	8001a9c <HAL_TIM_IC_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b22:	2170      	movs	r1, #112	; 0x70
 8001b24:	438a      	bics	r2, r1
    tmpcr1 |= Structure->CounterMode;
 8001b26:	68a1      	ldr	r1, [r4, #8]
 8001b28:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b2a:	4913      	ldr	r1, [pc, #76]	; (8001b78 <HAL_TIM_IC_Init+0xec>)
 8001b2c:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b2e:	6921      	ldr	r1, [r4, #16]
 8001b30:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	438a      	bics	r2, r1
 8001b36:	69a1      	ldr	r1, [r4, #24]
 8001b38:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8001b3a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b3c:	68e2      	ldr	r2, [r4, #12]
 8001b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001b40:	6862      	ldr	r2, [r4, #4]
 8001b42:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b44:	4a0a      	ldr	r2, [pc, #40]	; (8001b70 <HAL_TIM_IC_Init+0xe4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d0e3      	beq.n	8001b12 <HAL_TIM_IC_Init+0x86>
 8001b4a:	4a0a      	ldr	r2, [pc, #40]	; (8001b74 <HAL_TIM_IC_Init+0xe8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d0e0      	beq.n	8001b12 <HAL_TIM_IC_Init+0x86>
 8001b50:	e7c8      	b.n	8001ae4 <HAL_TIM_IC_Init+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b52:	4909      	ldr	r1, [pc, #36]	; (8001b78 <HAL_TIM_IC_Init+0xec>)
 8001b54:	400a      	ands	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b56:	6921      	ldr	r1, [r4, #16]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	e7ba      	b.n	8001ad2 <HAL_TIM_IC_Init+0x46>
    return HAL_ERROR;
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	e7c6      	b.n	8001aee <HAL_TIM_IC_Init+0x62>
 8001b60:	40012c00 	.word	0x40012c00
 8001b64:	40000400 	.word	0x40000400
 8001b68:	40002000 	.word	0x40002000
 8001b6c:	40014000 	.word	0x40014000
 8001b70:	40014400 	.word	0x40014400
 8001b74:	40014800 	.word	0x40014800
 8001b78:	fffffcff 	.word	0xfffffcff

08001b7c <HAL_TIM_IC_Start_DMA>:
{
 8001b7c:	b570      	push	{r4, r5, r6, lr}
 8001b7e:	000d      	movs	r5, r1
  if((htim->State == HAL_TIM_STATE_BUSY))
 8001b80:	213d      	movs	r1, #61	; 0x3d
 8001b82:	5c46      	ldrb	r6, [r0, r1]
{
 8001b84:	0004      	movs	r4, r0
     return HAL_BUSY;
 8001b86:	2002      	movs	r0, #2
  if((htim->State == HAL_TIM_STATE_BUSY))
 8001b88:	2e02      	cmp	r6, #2
 8001b8a:	d026      	beq.n	8001bda <HAL_TIM_IC_Start_DMA+0x5e>
  else if((htim->State == HAL_TIM_STATE_READY))
 8001b8c:	5c61      	ldrb	r1, [r4, r1]
 8001b8e:	2901      	cmp	r1, #1
 8001b90:	d024      	beq.n	8001bdc <HAL_TIM_IC_Start_DMA+0x60>
  switch (Channel)
 8001b92:	2d04      	cmp	r5, #4
 8001b94:	d03a      	beq.n	8001c0c <HAL_TIM_IC_Start_DMA+0x90>
 8001b96:	2d04      	cmp	r5, #4
 8001b98:	d948      	bls.n	8001c2c <HAL_TIM_IC_Start_DMA+0xb0>
 8001b9a:	2d08      	cmp	r5, #8
 8001b9c:	d026      	beq.n	8001bec <HAL_TIM_IC_Start_DMA+0x70>
 8001b9e:	2d0c      	cmp	r5, #12
 8001ba0:	d156      	bne.n	8001c50 <HAL_TIM_IC_Start_DMA+0xd4>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8001ba2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001ba4:	492d      	ldr	r1, [pc, #180]	; (8001c5c <HAL_TIM_IC_Start_DMA+0xe0>)
 8001ba6:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8001ba8:	492d      	ldr	r1, [pc, #180]	; (8001c60 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001baa:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 8001bac:	6821      	ldr	r1, [r4, #0]
 8001bae:	3140      	adds	r1, #64	; 0x40
 8001bb0:	f7fe ff7c 	bl	8000aac <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001bb4:	2280      	movs	r2, #128	; 0x80
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	0152      	lsls	r2, r2, #5
 8001bba:	68d9      	ldr	r1, [r3, #12]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	60da      	str	r2, [r3, #12]
  tmp = TIM_CCER_CC1E << Channel;
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 8001bc6:	6a19      	ldr	r1, [r3, #32]
 8001bc8:	4391      	bics	r1, r2
 8001bca:	6219      	str	r1, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001bcc:	6a19      	ldr	r1, [r3, #32]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4302      	orrs	r2, r0
  return HAL_OK;
 8001bd6:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001bd8:	601a      	str	r2, [r3, #0]
}
 8001bda:	bd70      	pop	{r4, r5, r6, pc}
    if((pData == 0U ) && (Length > 0U))
 8001bdc:	2a00      	cmp	r2, #0
 8001bde:	d039      	beq.n	8001c54 <HAL_TIM_IC_Start_DMA+0xd8>
      htim->State = HAL_TIM_STATE_BUSY;
 8001be0:	2002      	movs	r0, #2
 8001be2:	213d      	movs	r1, #61	; 0x3d
 8001be4:	5460      	strb	r0, [r4, r1]
  switch (Channel)
 8001be6:	2d04      	cmp	r5, #4
 8001be8:	d1d5      	bne.n	8001b96 <HAL_TIM_IC_Start_DMA+0x1a>
 8001bea:	e00f      	b.n	8001c0c <HAL_TIM_IC_Start_DMA+0x90>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8001bec:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001bee:	491b      	ldr	r1, [pc, #108]	; (8001c5c <HAL_TIM_IC_Start_DMA+0xe0>)
 8001bf0:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001bf2:	491b      	ldr	r1, [pc, #108]	; (8001c60 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001bf4:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 8001bf6:	6821      	ldr	r1, [r4, #0]
 8001bf8:	313c      	adds	r1, #60	; 0x3c
 8001bfa:	f7fe ff57 	bl	8000aac <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8001bfe:	2280      	movs	r2, #128	; 0x80
 8001c00:	6823      	ldr	r3, [r4, #0]
 8001c02:	0112      	lsls	r2, r2, #4
 8001c04:	68d9      	ldr	r1, [r3, #12]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	60da      	str	r2, [r3, #12]
    break;
 8001c0a:	e7d9      	b.n	8001bc0 <HAL_TIM_IC_Start_DMA+0x44>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8001c0c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001c0e:	4913      	ldr	r1, [pc, #76]	; (8001c5c <HAL_TIM_IC_Start_DMA+0xe0>)
 8001c10:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8001c12:	4913      	ldr	r1, [pc, #76]	; (8001c60 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001c14:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 8001c16:	6821      	ldr	r1, [r4, #0]
 8001c18:	3138      	adds	r1, #56	; 0x38
 8001c1a:	f7fe ff47 	bl	8000aac <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8001c1e:	2280      	movs	r2, #128	; 0x80
 8001c20:	6823      	ldr	r3, [r4, #0]
 8001c22:	00d2      	lsls	r2, r2, #3
 8001c24:	68d9      	ldr	r1, [r3, #12]
 8001c26:	430a      	orrs	r2, r1
 8001c28:	60da      	str	r2, [r3, #12]
    break;
 8001c2a:	e7c9      	b.n	8001bc0 <HAL_TIM_IC_Start_DMA+0x44>
  switch (Channel)
 8001c2c:	2d00      	cmp	r5, #0
 8001c2e:	d10f      	bne.n	8001c50 <HAL_TIM_IC_Start_DMA+0xd4>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8001c30:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001c32:	490a      	ldr	r1, [pc, #40]	; (8001c5c <HAL_TIM_IC_Start_DMA+0xe0>)
 8001c34:	6281      	str	r1, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001c36:	490a      	ldr	r1, [pc, #40]	; (8001c60 <HAL_TIM_IC_Start_DMA+0xe4>)
 8001c38:	6301      	str	r1, [r0, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 8001c3a:	6821      	ldr	r1, [r4, #0]
 8001c3c:	3134      	adds	r1, #52	; 0x34
 8001c3e:	f7fe ff35 	bl	8000aac <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8001c42:	2280      	movs	r2, #128	; 0x80
 8001c44:	6823      	ldr	r3, [r4, #0]
 8001c46:	0092      	lsls	r2, r2, #2
 8001c48:	68d9      	ldr	r1, [r3, #12]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	60da      	str	r2, [r3, #12]
    break;
 8001c4e:	e7b7      	b.n	8001bc0 <HAL_TIM_IC_Start_DMA+0x44>
 8001c50:	6823      	ldr	r3, [r4, #0]
 8001c52:	e7b5      	b.n	8001bc0 <HAL_TIM_IC_Start_DMA+0x44>
      return HAL_ERROR;
 8001c54:	3801      	subs	r0, #1
    if((pData == 0U ) && (Length > 0U))
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d0c2      	beq.n	8001be0 <HAL_TIM_IC_Start_DMA+0x64>
 8001c5a:	e7be      	b.n	8001bda <HAL_TIM_IC_Start_DMA+0x5e>
 8001c5c:	08002395 	.word	0x08002395
 8001c60:	08002539 	.word	0x08002539

08001c64 <HAL_TIM_IC_Stop_DMA>:
{
 8001c64:	b530      	push	{r4, r5, lr}
  switch (Channel)
 8001c66:	2904      	cmp	r1, #4
 8001c68:	d031      	beq.n	8001cce <HAL_TIM_IC_Stop_DMA+0x6a>
 8001c6a:	d926      	bls.n	8001cba <HAL_TIM_IC_Stop_DMA+0x56>
 8001c6c:	2908      	cmp	r1, #8
 8001c6e:	d01e      	beq.n	8001cae <HAL_TIM_IC_Stop_DMA+0x4a>
 8001c70:	290c      	cmp	r1, #12
 8001c72:	d12a      	bne.n	8001cca <HAL_TIM_IC_Stop_DMA+0x66>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8001c74:	6803      	ldr	r3, [r0, #0]
 8001c76:	4c19      	ldr	r4, [pc, #100]	; (8001cdc <HAL_TIM_IC_Stop_DMA+0x78>)
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	4022      	ands	r2, r4
 8001c7c:	60da      	str	r2, [r3, #12]
  tmp = TIM_CCER_CC1E << Channel;
 8001c7e:	2401      	movs	r4, #1
 8001c80:	0025      	movs	r5, r4
 8001c82:	408d      	lsls	r5, r1
  TIMx->CCER &= ~tmp;
 8001c84:	6a1a      	ldr	r2, [r3, #32]
 8001c86:	43aa      	bics	r2, r5
 8001c88:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001c8a:	6a1a      	ldr	r2, [r3, #32]
 8001c8c:	621a      	str	r2, [r3, #32]
  __HAL_TIM_DISABLE(htim);
 8001c8e:	6a19      	ldr	r1, [r3, #32]
 8001c90:	4a13      	ldr	r2, [pc, #76]	; (8001ce0 <HAL_TIM_IC_Stop_DMA+0x7c>)
 8001c92:	4211      	tst	r1, r2
 8001c94:	d106      	bne.n	8001ca4 <HAL_TIM_IC_Stop_DMA+0x40>
 8001c96:	6a19      	ldr	r1, [r3, #32]
 8001c98:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <HAL_TIM_IC_Stop_DMA+0x80>)
 8001c9a:	4211      	tst	r1, r2
 8001c9c:	d102      	bne.n	8001ca4 <HAL_TIM_IC_Stop_DMA+0x40>
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	43a2      	bics	r2, r4
 8001ca2:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	233d      	movs	r3, #61	; 0x3d
 8001ca8:	54c2      	strb	r2, [r0, r3]
}
 8001caa:	2000      	movs	r0, #0
 8001cac:	bd30      	pop	{r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001cae:	6803      	ldr	r3, [r0, #0]
 8001cb0:	4c0d      	ldr	r4, [pc, #52]	; (8001ce8 <HAL_TIM_IC_Stop_DMA+0x84>)
 8001cb2:	68da      	ldr	r2, [r3, #12]
 8001cb4:	4022      	ands	r2, r4
 8001cb6:	60da      	str	r2, [r3, #12]
    break;
 8001cb8:	e7e1      	b.n	8001c7e <HAL_TIM_IC_Stop_DMA+0x1a>
  switch (Channel)
 8001cba:	2900      	cmp	r1, #0
 8001cbc:	d105      	bne.n	8001cca <HAL_TIM_IC_Stop_DMA+0x66>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8001cbe:	6803      	ldr	r3, [r0, #0]
 8001cc0:	4c0a      	ldr	r4, [pc, #40]	; (8001cec <HAL_TIM_IC_Stop_DMA+0x88>)
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	4022      	ands	r2, r4
 8001cc6:	60da      	str	r2, [r3, #12]
    break;
 8001cc8:	e7d9      	b.n	8001c7e <HAL_TIM_IC_Stop_DMA+0x1a>
 8001cca:	6803      	ldr	r3, [r0, #0]
 8001ccc:	e7d7      	b.n	8001c7e <HAL_TIM_IC_Stop_DMA+0x1a>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8001cce:	6803      	ldr	r3, [r0, #0]
 8001cd0:	4c07      	ldr	r4, [pc, #28]	; (8001cf0 <HAL_TIM_IC_Stop_DMA+0x8c>)
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	4022      	ands	r2, r4
 8001cd6:	60da      	str	r2, [r3, #12]
    break;
 8001cd8:	e7d1      	b.n	8001c7e <HAL_TIM_IC_Stop_DMA+0x1a>
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	ffffefff 	.word	0xffffefff
 8001ce0:	00001111 	.word	0x00001111
 8001ce4:	00000444 	.word	0x00000444
 8001ce8:	fffff7ff 	.word	0xfffff7ff
 8001cec:	fffffdff 	.word	0xfffffdff
 8001cf0:	fffffbff 	.word	0xfffffbff

08001cf4 <HAL_TIM_IC_ConfigChannel>:
{
 8001cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf6:	46ce      	mov	lr, r9
 8001cf8:	4647      	mov	r7, r8
  __HAL_LOCK(htim);
 8001cfa:	243c      	movs	r4, #60	; 0x3c
{
 8001cfc:	b580      	push	{r7, lr}
  __HAL_LOCK(htim);
 8001cfe:	5d05      	ldrb	r5, [r0, r4]
{
 8001d00:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001d02:	2002      	movs	r0, #2
 8001d04:	2d01      	cmp	r5, #1
 8001d06:	d038      	beq.n	8001d7a <HAL_TIM_IC_ConfigChannel+0x86>
 8001d08:	2501      	movs	r5, #1
 8001d0a:	551d      	strb	r5, [r3, r4]
  htim->State = HAL_TIM_STATE_BUSY;
 8001d0c:	3401      	adds	r4, #1
 8001d0e:	5518      	strb	r0, [r3, r4]
  if (Channel == TIM_CHANNEL_1)
 8001d10:	2a00      	cmp	r2, #0
 8001d12:	d036      	beq.n	8001d82 <HAL_TIM_IC_ConfigChannel+0x8e>
  else if (Channel == TIM_CHANNEL_2)
 8001d14:	2a04      	cmp	r2, #4
 8001d16:	d063      	beq.n	8001de0 <HAL_TIM_IC_ConfigChannel+0xec>
  else if (Channel == TIM_CHANNEL_3)
 8001d18:	2a08      	cmp	r2, #8
 8001d1a:	d100      	bne.n	8001d1e <HAL_TIM_IC_ConfigChannel+0x2a>
 8001d1c:	e086      	b.n	8001e2c <HAL_TIM_IC_ConfigChannel+0x138>
    TIM_TI4_SetConfig(htim->Instance,
 8001d1e:	6808      	ldr	r0, [r1, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	4680      	mov	r8, r0
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d24:	6a16      	ldr	r6, [r2, #32]
 8001d26:	4f58      	ldr	r7, [pc, #352]	; (8001e88 <HAL_TIM_IC_ConfigChannel+0x194>)
    TIM_TI4_SetConfig(htim->Instance,
 8001d28:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d2a:	403e      	ands	r6, r7
    TIM_TI4_SetConfig(htim->Instance,
 8001d2c:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d2e:	6216      	str	r6, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001d30:	69d7      	ldr	r7, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001d32:	4856      	ldr	r0, [pc, #344]	; (8001e8c <HAL_TIM_IC_ConfigChannel+0x198>)
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001d34:	022d      	lsls	r5, r5, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001d36:	4007      	ands	r7, r0
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001d38:	433d      	orrs	r5, r7
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001d3a:	4f55      	ldr	r7, [pc, #340]	; (8001e90 <HAL_TIM_IC_ConfigChannel+0x19c>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001d3c:	0724      	lsls	r4, r4, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001d3e:	403d      	ands	r5, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001d40:	0c24      	lsrs	r4, r4, #16
  tmpccer = TIMx->CCER;
 8001d42:	6a16      	ldr	r6, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001d44:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001d46:	4d53      	ldr	r5, [pc, #332]	; (8001e94 <HAL_TIM_IC_ConfigChannel+0x1a0>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001d48:	4640      	mov	r0, r8
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001d4a:	4035      	ands	r5, r6
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001d4c:	26a0      	movs	r6, #160	; 0xa0
 8001d4e:	0300      	lsls	r0, r0, #12
 8001d50:	0236      	lsls	r6, r6, #8
 8001d52:	4030      	ands	r0, r6
 8001d54:	4328      	orrs	r0, r5
  TIMx->CCMR2 = tmpccmr2;
 8001d56:	61d4      	str	r4, [r2, #28]
  TIMx->CCER = tmpccer ;
 8001d58:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001d5a:	69d0      	ldr	r0, [r2, #28]
 8001d5c:	4c4e      	ldr	r4, [pc, #312]	; (8001e98 <HAL_TIM_IC_ConfigChannel+0x1a4>)
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001d5e:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001d60:	4020      	ands	r0, r4
 8001d62:	61d0      	str	r0, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001d64:	69d0      	ldr	r0, [r2, #28]
 8001d66:	0209      	lsls	r1, r1, #8
 8001d68:	4301      	orrs	r1, r0
 8001d6a:	61d1      	str	r1, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	223d      	movs	r2, #61	; 0x3d
 8001d70:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 8001d72:	2100      	movs	r1, #0
  return HAL_OK;
 8001d74:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8001d76:	3a01      	subs	r2, #1
 8001d78:	5499      	strb	r1, [r3, r2]
}
 8001d7a:	bc0c      	pop	{r2, r3}
 8001d7c:	4690      	mov	r8, r2
 8001d7e:	4699      	mov	r9, r3
 8001d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8001d82:	6848      	ldr	r0, [r1, #4]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4680      	mov	r8, r0
 8001d88:	68c8      	ldr	r0, [r1, #12]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001d8a:	4c44      	ldr	r4, [pc, #272]	; (8001e9c <HAL_TIM_IC_ConfigChannel+0x1a8>)
    TIM_TI1_SetConfig(htim->Instance,
 8001d8c:	4681      	mov	r9, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d8e:	6a10      	ldr	r0, [r2, #32]
    TIM_TI1_SetConfig(htim->Instance,
 8001d90:	680f      	ldr	r7, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d92:	43a8      	bics	r0, r5
 8001d94:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d96:	6990      	ldr	r0, [r2, #24]
  tmpccer = TIMx->CCER;
 8001d98:	6a16      	ldr	r6, [r2, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001d9a:	42a2      	cmp	r2, r4
 8001d9c:	d06d      	beq.n	8001e7a <HAL_TIM_IC_ConfigChannel+0x186>
 8001d9e:	2480      	movs	r4, #128	; 0x80
 8001da0:	05e4      	lsls	r4, r4, #23
 8001da2:	42a2      	cmp	r2, r4
 8001da4:	d069      	beq.n	8001e7a <HAL_TIM_IC_ConfigChannel+0x186>
 8001da6:	4c3e      	ldr	r4, [pc, #248]	; (8001ea0 <HAL_TIM_IC_ConfigChannel+0x1ac>)
 8001da8:	42a2      	cmp	r2, r4
 8001daa:	d066      	beq.n	8001e7a <HAL_TIM_IC_ConfigChannel+0x186>
 8001dac:	4c3d      	ldr	r4, [pc, #244]	; (8001ea4 <HAL_TIM_IC_ConfigChannel+0x1b0>)
 8001dae:	42a2      	cmp	r2, r4
 8001db0:	d063      	beq.n	8001e7a <HAL_TIM_IC_ConfigChannel+0x186>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001db2:	4305      	orrs	r5, r0
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001db4:	20f0      	movs	r0, #240	; 0xf0
 8001db6:	4385      	bics	r5, r0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001db8:	4648      	mov	r0, r9
 8001dba:	24ff      	movs	r4, #255	; 0xff
 8001dbc:	0100      	lsls	r0, r0, #4
 8001dbe:	4004      	ands	r4, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dc0:	200a      	movs	r0, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001dc2:	4325      	orrs	r5, r4
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001dc4:	240c      	movs	r4, #12
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dc6:	4386      	bics	r6, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001dc8:	4038      	ands	r0, r7
 8001dca:	4330      	orrs	r0, r6
  TIMx->CCMR1 = tmpccmr1;
 8001dcc:	6195      	str	r5, [r2, #24]
  TIMx->CCER = tmpccer;
 8001dce:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001dd0:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001dd2:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001dd4:	43a0      	bics	r0, r4
 8001dd6:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001dd8:	6990      	ldr	r0, [r2, #24]
 8001dda:	4301      	orrs	r1, r0
 8001ddc:	6191      	str	r1, [r2, #24]
 8001dde:	e7c5      	b.n	8001d6c <HAL_TIM_IC_ConfigChannel+0x78>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001de0:	2710      	movs	r7, #16
    TIM_TI2_SetConfig(htim->Instance,
 8001de2:	68c8      	ldr	r0, [r1, #12]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	4680      	mov	r8, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001de8:	6a15      	ldr	r5, [r2, #32]
    TIM_TI2_SetConfig(htim->Instance,
 8001dea:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001dec:	43bd      	bics	r5, r7
    TIM_TI2_SetConfig(htim->Instance,
 8001dee:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001df0:	6215      	str	r5, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001df2:	6997      	ldr	r7, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001df4:	4825      	ldr	r0, [pc, #148]	; (8001e8c <HAL_TIM_IC_ConfigChannel+0x198>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001df6:	0224      	lsls	r4, r4, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001df8:	4007      	ands	r7, r0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001dfa:	4640      	mov	r0, r8
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001dfc:	433c      	orrs	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001dfe:	4f24      	ldr	r7, [pc, #144]	; (8001e90 <HAL_TIM_IC_ConfigChannel+0x19c>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001e00:	0700      	lsls	r0, r0, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e02:	403c      	ands	r4, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001e04:	0c00      	lsrs	r0, r0, #16
 8001e06:	4320      	orrs	r0, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e08:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8001e0a:	6a15      	ldr	r5, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001e0c:	0136      	lsls	r6, r6, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e0e:	43a5      	bics	r5, r4
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001e10:	4034      	ands	r4, r6
 8001e12:	4325      	orrs	r5, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8001e14:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8001e16:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001e18:	6990      	ldr	r0, [r2, #24]
 8001e1a:	4c1f      	ldr	r4, [pc, #124]	; (8001e98 <HAL_TIM_IC_ConfigChannel+0x1a4>)
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001e1c:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001e1e:	4020      	ands	r0, r4
 8001e20:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001e22:	6990      	ldr	r0, [r2, #24]
 8001e24:	0209      	lsls	r1, r1, #8
 8001e26:	4301      	orrs	r1, r0
 8001e28:	6191      	str	r1, [r2, #24]
 8001e2a:	e79f      	b.n	8001d6c <HAL_TIM_IC_ConfigChannel+0x78>
    TIM_TI3_SetConfig(htim->Instance,
 8001e2c:	6808      	ldr	r0, [r1, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4680      	mov	r8, r0
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001e32:	2003      	movs	r0, #3
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e34:	6a16      	ldr	r6, [r2, #32]
 8001e36:	4f1c      	ldr	r7, [pc, #112]	; (8001ea8 <HAL_TIM_IC_ConfigChannel+0x1b4>)
    TIM_TI3_SetConfig(htim->Instance,
 8001e38:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e3a:	403e      	ands	r6, r7
    TIM_TI3_SetConfig(htim->Instance,
 8001e3c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e3e:	6216      	str	r6, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001e40:	69d7      	ldr	r7, [r2, #28]
  tmpccer = TIMx->CCER;
 8001e42:	6a16      	ldr	r6, [r2, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001e44:	4387      	bics	r7, r0
  tmpccmr2 |= TIM_ICSelection;
 8001e46:	433d      	orrs	r5, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001e48:	27f0      	movs	r7, #240	; 0xf0
 8001e4a:	43bd      	bics	r5, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001e4c:	0127      	lsls	r7, r4, #4
 8001e4e:	24ff      	movs	r4, #255	; 0xff
 8001e50:	403c      	ands	r4, r7
 8001e52:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001e54:	4d15      	ldr	r5, [pc, #84]	; (8001eac <HAL_TIM_IC_ConfigChannel+0x1b8>)
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001e56:	4640      	mov	r0, r8
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001e58:	4035      	ands	r5, r6
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001e5a:	26a0      	movs	r6, #160	; 0xa0
  TIMx->CCMR2 = tmpccmr2;
 8001e5c:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001e5e:	240c      	movs	r4, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001e60:	0200      	lsls	r0, r0, #8
 8001e62:	0136      	lsls	r6, r6, #4
 8001e64:	4030      	ands	r0, r6
 8001e66:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 8001e68:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001e6a:	69d0      	ldr	r0, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001e6c:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001e6e:	43a0      	bics	r0, r4
 8001e70:	61d0      	str	r0, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001e72:	69d0      	ldr	r0, [r2, #28]
 8001e74:	4301      	orrs	r1, r0
 8001e76:	61d1      	str	r1, [r2, #28]
 8001e78:	e778      	b.n	8001d6c <HAL_TIM_IC_ConfigChannel+0x78>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001e7a:	2503      	movs	r5, #3
 8001e7c:	43a8      	bics	r0, r5
 8001e7e:	0005      	movs	r5, r0
    tmpccmr1 |= TIM_ICSelection;
 8001e80:	4640      	mov	r0, r8
 8001e82:	4328      	orrs	r0, r5
 8001e84:	0005      	movs	r5, r0
 8001e86:	e795      	b.n	8001db4 <HAL_TIM_IC_ConfigChannel+0xc0>
 8001e88:	ffffefff 	.word	0xffffefff
 8001e8c:	fffffcff 	.word	0xfffffcff
 8001e90:	ffff0fff 	.word	0xffff0fff
 8001e94:	ffff5fff 	.word	0xffff5fff
 8001e98:	fffff3ff 	.word	0xfffff3ff
 8001e9c:	40012c00 	.word	0x40012c00
 8001ea0:	40000400 	.word	0x40000400
 8001ea4:	40014000 	.word	0x40014000
 8001ea8:	fffffeff 	.word	0xfffffeff
 8001eac:	fffff5ff 	.word	0xfffff5ff

08001eb0 <HAL_TIM_PWM_ConfigChannel>:
{
 8001eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001eb2:	243c      	movs	r4, #60	; 0x3c
 8001eb4:	5d05      	ldrb	r5, [r0, r4]
{
 8001eb6:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001eb8:	2002      	movs	r0, #2
 8001eba:	2d01      	cmp	r5, #1
 8001ebc:	d048      	beq.n	8001f50 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8001ebe:	2501      	movs	r5, #1
 8001ec0:	551d      	strb	r5, [r3, r4]
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec2:	3401      	adds	r4, #1
 8001ec4:	5518      	strb	r0, [r3, r4]
  switch (Channel)
 8001ec6:	2a04      	cmp	r2, #4
 8001ec8:	d043      	beq.n	8001f52 <HAL_TIM_PWM_ConfigChannel+0xa2>
 8001eca:	d800      	bhi.n	8001ece <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001ecc:	e0a6      	b.n	800201c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001ece:	2a08      	cmp	r2, #8
 8001ed0:	d100      	bne.n	8001ed4 <HAL_TIM_PWM_ConfigChannel+0x24>
 8001ed2:	e074      	b.n	8001fbe <HAL_TIM_PWM_ConfigChannel+0x10e>
 8001ed4:	2a0c      	cmp	r2, #12
 8001ed6:	d134      	bne.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x92>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ed8:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001eda:	4c81      	ldr	r4, [pc, #516]	; (80020e0 <HAL_TIM_PWM_ConfigChannel+0x230>)
 8001edc:	6a10      	ldr	r0, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ede:	4d81      	ldr	r5, [pc, #516]	; (80020e4 <HAL_TIM_PWM_ConfigChannel+0x234>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ee0:	4020      	ands	r0, r4
 8001ee2:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8001ee4:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001ee6:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001ee8:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001eea:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eec:	680d      	ldr	r5, [r1, #0]
 8001eee:	022d      	lsls	r5, r5, #8
 8001ef0:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC4P;
 8001ef2:	4c7d      	ldr	r4, [pc, #500]	; (80020e8 <HAL_TIM_PWM_ConfigChannel+0x238>)
 8001ef4:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ef6:	6888      	ldr	r0, [r1, #8]
 8001ef8:	0300      	lsls	r0, r0, #12
 8001efa:	4320      	orrs	r0, r4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001efc:	4c7b      	ldr	r4, [pc, #492]	; (80020ec <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8001efe:	42a2      	cmp	r2, r4
 8001f00:	d100      	bne.n	8001f04 <HAL_TIM_PWM_ConfigChannel+0x54>
 8001f02:	e0ca      	b.n	800209a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8001f04:	4c7a      	ldr	r4, [pc, #488]	; (80020f0 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001f06:	42a2      	cmp	r2, r4
 8001f08:	d100      	bne.n	8001f0c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001f0a:	e0c6      	b.n	800209a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8001f0c:	4c79      	ldr	r4, [pc, #484]	; (80020f4 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001f0e:	42a2      	cmp	r2, r4
 8001f10:	d100      	bne.n	8001f14 <HAL_TIM_PWM_ConfigChannel+0x64>
 8001f12:	e0c2      	b.n	800209a <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8001f14:	4c78      	ldr	r4, [pc, #480]	; (80020f8 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001f16:	42a2      	cmp	r2, r4
 8001f18:	d100      	bne.n	8001f1c <HAL_TIM_PWM_ConfigChannel+0x6c>
 8001f1a:	e0be      	b.n	800209a <HAL_TIM_PWM_ConfigChannel+0x1ea>
  TIMx->CCR4 = OC_Config->Pulse;
 8001f1c:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001f1e:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001f20:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001f22:	6414      	str	r4, [r2, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8001f24:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f26:	2080      	movs	r0, #128	; 0x80
 8001f28:	69d4      	ldr	r4, [r2, #28]
 8001f2a:	0100      	lsls	r0, r0, #4
 8001f2c:	4320      	orrs	r0, r4
 8001f2e:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f30:	69d0      	ldr	r0, [r2, #28]
 8001f32:	4c72      	ldr	r4, [pc, #456]	; (80020fc <HAL_TIM_PWM_ConfigChannel+0x24c>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f34:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f36:	4020      	ands	r0, r4
 8001f38:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f3a:	69d0      	ldr	r0, [r2, #28]
 8001f3c:	0209      	lsls	r1, r1, #8
 8001f3e:	4301      	orrs	r1, r0
 8001f40:	61d1      	str	r1, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8001f42:	2101      	movs	r1, #1
 8001f44:	223d      	movs	r2, #61	; 0x3d
 8001f46:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 8001f48:	2100      	movs	r1, #0
  return HAL_OK;
 8001f4a:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8001f4c:	3a01      	subs	r2, #1
 8001f4e:	5499      	strb	r1, [r3, r2]
}
 8001f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f52:	2410      	movs	r4, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f54:	681a      	ldr	r2, [r3, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f56:	4d63      	ldr	r5, [pc, #396]	; (80020e4 <HAL_TIM_PWM_ConfigChannel+0x234>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f58:	6a10      	ldr	r0, [r2, #32]
 8001f5a:	43a0      	bics	r0, r4
 8001f5c:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8001f5e:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001f60:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8001f62:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f64:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f66:	680d      	ldr	r5, [r1, #0]
 8001f68:	022d      	lsls	r5, r5, #8
 8001f6a:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8001f6c:	2420      	movs	r4, #32
 8001f6e:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001f70:	688c      	ldr	r4, [r1, #8]
 8001f72:	0124      	lsls	r4, r4, #4
 8001f74:	4320      	orrs	r0, r4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001f76:	4c5d      	ldr	r4, [pc, #372]	; (80020ec <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8001f78:	42a2      	cmp	r2, r4
 8001f7a:	d100      	bne.n	8001f7e <HAL_TIM_PWM_ConfigChannel+0xce>
 8001f7c:	e093      	b.n	80020a6 <HAL_TIM_PWM_ConfigChannel+0x1f6>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001f7e:	4c5c      	ldr	r4, [pc, #368]	; (80020f0 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001f80:	42a2      	cmp	r2, r4
 8001f82:	d100      	bne.n	8001f86 <HAL_TIM_PWM_ConfigChannel+0xd6>
 8001f84:	e096      	b.n	80020b4 <HAL_TIM_PWM_ConfigChannel+0x204>
 8001f86:	4c5b      	ldr	r4, [pc, #364]	; (80020f4 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001f88:	42a2      	cmp	r2, r4
 8001f8a:	d100      	bne.n	8001f8e <HAL_TIM_PWM_ConfigChannel+0xde>
 8001f8c:	e092      	b.n	80020b4 <HAL_TIM_PWM_ConfigChannel+0x204>
 8001f8e:	4c5a      	ldr	r4, [pc, #360]	; (80020f8 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001f90:	42a2      	cmp	r2, r4
 8001f92:	d100      	bne.n	8001f96 <HAL_TIM_PWM_ConfigChannel+0xe6>
 8001f94:	e08e      	b.n	80020b4 <HAL_TIM_PWM_ConfigChannel+0x204>
  TIMx->CCR2 = OC_Config->Pulse;
 8001f96:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001f98:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001f9a:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001f9c:	6394      	str	r4, [r2, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001f9e:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fa0:	2080      	movs	r0, #128	; 0x80
 8001fa2:	6994      	ldr	r4, [r2, #24]
 8001fa4:	0100      	lsls	r0, r0, #4
 8001fa6:	4320      	orrs	r0, r4
 8001fa8:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001faa:	6990      	ldr	r0, [r2, #24]
 8001fac:	4c53      	ldr	r4, [pc, #332]	; (80020fc <HAL_TIM_PWM_ConfigChannel+0x24c>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fae:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fb0:	4020      	ands	r0, r4
 8001fb2:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fb4:	6990      	ldr	r0, [r2, #24]
 8001fb6:	0209      	lsls	r1, r1, #8
 8001fb8:	4301      	orrs	r1, r0
 8001fba:	6191      	str	r1, [r2, #24]
    break;
 8001fbc:	e7c1      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x92>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001fbe:	2673      	movs	r6, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fc0:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001fc2:	4c4f      	ldr	r4, [pc, #316]	; (8002100 <HAL_TIM_PWM_ConfigChannel+0x250>)
 8001fc4:	6a10      	ldr	r0, [r2, #32]
 8001fc6:	4020      	ands	r0, r4
 8001fc8:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8001fca:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001fcc:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001fce:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001fd0:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8001fd2:	680e      	ldr	r6, [r1, #0]
 8001fd4:	4326      	orrs	r6, r4
  tmpccer &= ~TIM_CCER_CC3P;
 8001fd6:	4c4b      	ldr	r4, [pc, #300]	; (8002104 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8001fd8:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001fda:	688c      	ldr	r4, [r1, #8]
 8001fdc:	0224      	lsls	r4, r4, #8
 8001fde:	4320      	orrs	r0, r4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001fe0:	4c42      	ldr	r4, [pc, #264]	; (80020ec <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8001fe2:	42a2      	cmp	r2, r4
 8001fe4:	d04a      	beq.n	800207c <HAL_TIM_PWM_ConfigChannel+0x1cc>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001fe6:	4c42      	ldr	r4, [pc, #264]	; (80020f0 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8001fe8:	42a2      	cmp	r2, r4
 8001fea:	d04e      	beq.n	800208a <HAL_TIM_PWM_ConfigChannel+0x1da>
 8001fec:	4c41      	ldr	r4, [pc, #260]	; (80020f4 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8001fee:	42a2      	cmp	r2, r4
 8001ff0:	d04b      	beq.n	800208a <HAL_TIM_PWM_ConfigChannel+0x1da>
 8001ff2:	4c41      	ldr	r4, [pc, #260]	; (80020f8 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8001ff4:	42a2      	cmp	r2, r4
 8001ff6:	d048      	beq.n	800208a <HAL_TIM_PWM_ConfigChannel+0x1da>
  TIMx->CCR3 = OC_Config->Pulse;
 8001ff8:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001ffa:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001ffc:	61d6      	str	r6, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001ffe:	63d4      	str	r4, [r2, #60]	; 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002000:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8002002:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002004:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002006:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002008:	4320      	orrs	r0, r4
 800200a:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800200c:	69d0      	ldr	r0, [r2, #28]
 800200e:	3c04      	subs	r4, #4
 8002010:	43a0      	bics	r0, r4
 8002012:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002014:	69d0      	ldr	r0, [r2, #28]
 8002016:	4301      	orrs	r1, r0
 8002018:	61d1      	str	r1, [r2, #28]
    break;
 800201a:	e792      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x92>
  switch (Channel)
 800201c:	2a00      	cmp	r2, #0
 800201e:	d000      	beq.n	8002022 <HAL_TIM_PWM_ConfigChannel+0x172>
 8002020:	e78f      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x92>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002022:	681a      	ldr	r2, [r3, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002024:	2773      	movs	r7, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002026:	6a14      	ldr	r4, [r2, #32]
 8002028:	43ac      	bics	r4, r5
 800202a:	6214      	str	r4, [r2, #32]
  tmpccer = TIMx->CCER;
 800202c:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800202e:	6856      	ldr	r6, [r2, #4]
  tmpccer &= ~TIM_CCER_CC1P;
 8002030:	4384      	bics	r4, r0
 8002032:	0020      	movs	r0, r4
  tmpccmrx = TIMx->CCMR1;
 8002034:	6995      	ldr	r5, [r2, #24]
  tmpccer |= OC_Config->OCPolarity;
 8002036:	688c      	ldr	r4, [r1, #8]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002038:	43bd      	bics	r5, r7
  tmpccer |= OC_Config->OCPolarity;
 800203a:	4320      	orrs	r0, r4
  tmpccmrx |= OC_Config->OCMode;
 800203c:	680f      	ldr	r7, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800203e:	4c2b      	ldr	r4, [pc, #172]	; (80020ec <HAL_TIM_PWM_ConfigChannel+0x23c>)
  tmpccmrx |= OC_Config->OCMode;
 8002040:	433d      	orrs	r5, r7
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002042:	42a2      	cmp	r2, r4
 8002044:	d03e      	beq.n	80020c4 <HAL_TIM_PWM_ConfigChannel+0x214>
 8002046:	4c2a      	ldr	r4, [pc, #168]	; (80020f0 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8002048:	42a2      	cmp	r2, r4
 800204a:	d03b      	beq.n	80020c4 <HAL_TIM_PWM_ConfigChannel+0x214>
 800204c:	4c29      	ldr	r4, [pc, #164]	; (80020f4 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800204e:	42a2      	cmp	r2, r4
 8002050:	d038      	beq.n	80020c4 <HAL_TIM_PWM_ConfigChannel+0x214>
 8002052:	4c29      	ldr	r4, [pc, #164]	; (80020f8 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8002054:	42a2      	cmp	r2, r4
 8002056:	d035      	beq.n	80020c4 <HAL_TIM_PWM_ConfigChannel+0x214>
  TIMx->CCR1 = OC_Config->Pulse;
 8002058:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800205a:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 800205c:	6195      	str	r5, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800205e:	6354      	str	r4, [r2, #52]	; 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002060:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8002062:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002064:	6990      	ldr	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002066:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002068:	4320      	orrs	r0, r4
 800206a:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800206c:	6990      	ldr	r0, [r2, #24]
 800206e:	3c04      	subs	r4, #4
 8002070:	43a0      	bics	r0, r4
 8002072:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002074:	6990      	ldr	r0, [r2, #24]
 8002076:	4301      	orrs	r1, r0
 8002078:	6191      	str	r1, [r2, #24]
    break;
 800207a:	e762      	b.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x92>
    tmpccer &= ~TIM_CCER_CC3NP;
 800207c:	4c22      	ldr	r4, [pc, #136]	; (8002108 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800207e:	4004      	ands	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002080:	68c8      	ldr	r0, [r1, #12]
 8002082:	0200      	lsls	r0, r0, #8
 8002084:	4320      	orrs	r0, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 8002086:	4c1d      	ldr	r4, [pc, #116]	; (80020fc <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8002088:	4020      	ands	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800208a:	4c20      	ldr	r4, [pc, #128]	; (800210c <HAL_TIM_PWM_ConfigChannel+0x25c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800208c:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800208e:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002090:	698d      	ldr	r5, [r1, #24]
 8002092:	433d      	orrs	r5, r7
 8002094:	012d      	lsls	r5, r5, #4
 8002096:	4325      	orrs	r5, r4
 8002098:	e7ae      	b.n	8001ff8 <HAL_TIM_PWM_ConfigChannel+0x148>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800209a:	4c1d      	ldr	r4, [pc, #116]	; (8002110 <HAL_TIM_PWM_ConfigChannel+0x260>)
 800209c:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800209e:	694e      	ldr	r6, [r1, #20]
 80020a0:	01b6      	lsls	r6, r6, #6
 80020a2:	4326      	orrs	r6, r4
 80020a4:	e73a      	b.n	8001f1c <HAL_TIM_PWM_ConfigChannel+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 80020a6:	2480      	movs	r4, #128	; 0x80
 80020a8:	43a0      	bics	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80020aa:	68cc      	ldr	r4, [r1, #12]
 80020ac:	0127      	lsls	r7, r4, #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80020ae:	2440      	movs	r4, #64	; 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80020b0:	4338      	orrs	r0, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80020b2:	43a0      	bics	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020b4:	4c17      	ldr	r4, [pc, #92]	; (8002114 <HAL_TIM_PWM_ConfigChannel+0x264>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020b6:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020b8:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020ba:	698e      	ldr	r6, [r1, #24]
 80020bc:	433e      	orrs	r6, r7
 80020be:	00b6      	lsls	r6, r6, #2
 80020c0:	4326      	orrs	r6, r4
 80020c2:	e768      	b.n	8001f96 <HAL_TIM_PWM_ConfigChannel+0xe6>
    tmpccer &= ~TIM_CCER_CC1NP;
 80020c4:	2408      	movs	r4, #8
 80020c6:	43a0      	bics	r0, r4
    tmpccer |= OC_Config->OCNPolarity;
 80020c8:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80020ca:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80020cc:	4320      	orrs	r0, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 80020ce:	2404      	movs	r4, #4
 80020d0:	43a0      	bics	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80020d2:	4c11      	ldr	r4, [pc, #68]	; (8002118 <HAL_TIM_PWM_ConfigChannel+0x268>)
 80020d4:	4026      	ands	r6, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80020d6:	694c      	ldr	r4, [r1, #20]
 80020d8:	433c      	orrs	r4, r7
 80020da:	4326      	orrs	r6, r4
 80020dc:	e7bc      	b.n	8002058 <HAL_TIM_PWM_ConfigChannel+0x1a8>
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	ffffefff 	.word	0xffffefff
 80020e4:	ffff8cff 	.word	0xffff8cff
 80020e8:	ffffdfff 	.word	0xffffdfff
 80020ec:	40012c00 	.word	0x40012c00
 80020f0:	40014000 	.word	0x40014000
 80020f4:	40014400 	.word	0x40014400
 80020f8:	40014800 	.word	0x40014800
 80020fc:	fffffbff 	.word	0xfffffbff
 8002100:	fffffeff 	.word	0xfffffeff
 8002104:	fffffdff 	.word	0xfffffdff
 8002108:	fffff7ff 	.word	0xfffff7ff
 800210c:	ffffcfff 	.word	0xffffcfff
 8002110:	ffffbfff 	.word	0xffffbfff
 8002114:	fffff3ff 	.word	0xfffff3ff
 8002118:	fffffcff 	.word	0xfffffcff

0800211c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800211c:	223c      	movs	r2, #60	; 0x3c
{
 800211e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002120:	5c84      	ldrb	r4, [r0, r2]
 8002122:	2302      	movs	r3, #2
 8002124:	2c01      	cmp	r4, #1
 8002126:	d03d      	beq.n	80021a4 <HAL_TIM_ConfigClockSource+0x88>
 8002128:	2401      	movs	r4, #1
 800212a:	5484      	strb	r4, [r0, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 800212c:	3201      	adds	r2, #1
 800212e:	5483      	strb	r3, [r0, r2]
  tmpsmcr = htim->Instance->SMCR;
 8002130:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002132:	4d59      	ldr	r5, [pc, #356]	; (8002298 <HAL_TIM_ConfigClockSource+0x17c>)
  tmpsmcr = htim->Instance->SMCR;
 8002134:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002136:	402a      	ands	r2, r5
  htim->Instance->SMCR = tmpsmcr;
 8002138:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800213a:	680a      	ldr	r2, [r1, #0]
 800213c:	2a40      	cmp	r2, #64	; 0x40
 800213e:	d100      	bne.n	8002142 <HAL_TIM_ConfigClockSource+0x26>
 8002140:	e074      	b.n	800222c <HAL_TIM_ConfigClockSource+0x110>
 8002142:	d91b      	bls.n	800217c <HAL_TIM_ConfigClockSource+0x60>
 8002144:	2a70      	cmp	r2, #112	; 0x70
 8002146:	d061      	beq.n	800220c <HAL_TIM_ConfigClockSource+0xf0>
 8002148:	d92e      	bls.n	80021a8 <HAL_TIM_ConfigClockSource+0x8c>
 800214a:	2480      	movs	r4, #128	; 0x80
 800214c:	0164      	lsls	r4, r4, #5
 800214e:	42a2      	cmp	r2, r4
 8002150:	d057      	beq.n	8002202 <HAL_TIM_ConfigClockSource+0xe6>
 8002152:	2480      	movs	r4, #128	; 0x80
 8002154:	01a4      	lsls	r4, r4, #6
 8002156:	42a2      	cmp	r2, r4
 8002158:	d11d      	bne.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
  tmpsmcr = TIMx->SMCR;
 800215a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800215c:	4c4f      	ldr	r4, [pc, #316]	; (800229c <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800215e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002160:	4014      	ands	r4, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002162:	688a      	ldr	r2, [r1, #8]
 8002164:	68c9      	ldr	r1, [r1, #12]
 8002166:	432a      	orrs	r2, r5
 8002168:	0209      	lsls	r1, r1, #8
 800216a:	430a      	orrs	r2, r1
 800216c:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 800216e:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002170:	2280      	movs	r2, #128	; 0x80
 8002172:	6899      	ldr	r1, [r3, #8]
 8002174:	01d2      	lsls	r2, r2, #7
 8002176:	430a      	orrs	r2, r1
 8002178:	609a      	str	r2, [r3, #8]
    break;
 800217a:	e00c      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
  switch (sClockSourceConfig->ClockSource)
 800217c:	2a10      	cmp	r2, #16
 800217e:	d030      	beq.n	80021e2 <HAL_TIM_ConfigClockSource+0xc6>
 8002180:	d936      	bls.n	80021f0 <HAL_TIM_ConfigClockSource+0xd4>
 8002182:	2a20      	cmp	r2, #32
 8002184:	d069      	beq.n	800225a <HAL_TIM_ConfigClockSource+0x13e>
 8002186:	2a30      	cmp	r2, #48	; 0x30
 8002188:	d105      	bne.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 800218a:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800218c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800218e:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002190:	3939      	subs	r1, #57	; 0x39
 8002192:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8002194:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002196:	2201      	movs	r2, #1
 8002198:	233d      	movs	r3, #61	; 0x3d
 800219a:	54c2      	strb	r2, [r0, r3]
  __HAL_UNLOCK(htim);
 800219c:	2200      	movs	r2, #0
 800219e:	3b01      	subs	r3, #1
 80021a0:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	0018      	movs	r0, r3
 80021a6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80021a8:	2a50      	cmp	r2, #80	; 0x50
 80021aa:	d05d      	beq.n	8002268 <HAL_TIM_ConfigClockSource+0x14c>
 80021ac:	2a60      	cmp	r2, #96	; 0x60
 80021ae:	d1f2      	bne.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021b0:	2510      	movs	r5, #16
 80021b2:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021b4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021b6:	43ac      	bics	r4, r5
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021b8:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021ba:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021bc:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021be:	4e38      	ldr	r6, [pc, #224]	; (80022a0 <HAL_TIM_ConfigClockSource+0x184>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021c0:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021c2:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021c4:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021c6:	25a0      	movs	r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
 80021c8:	6a1c      	ldr	r4, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80021ca:	6199      	str	r1, [r3, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021cc:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021ce:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 80021d0:	0112      	lsls	r2, r2, #4
 80021d2:	4322      	orrs	r2, r4
  TIMx->CCER = tmpccer;
 80021d4:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80021d6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021d8:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021da:	3909      	subs	r1, #9
 80021dc:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	e7d9      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 80021e2:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80021e4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021e6:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021e8:	3959      	subs	r1, #89	; 0x59
 80021ea:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	e7d2      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
  switch (sClockSourceConfig->ClockSource)
 80021f0:	2a00      	cmp	r2, #0
 80021f2:	d1d0      	bne.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 80021f4:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80021f6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80021f8:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021fa:	3969      	subs	r1, #105	; 0x69
 80021fc:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	e7c9      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002202:	2107      	movs	r1, #7
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	438a      	bics	r2, r1
 8002208:	609a      	str	r2, [r3, #8]
    break;
 800220a:	e7c4      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
  tmpsmcr = TIMx->SMCR;
 800220c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800220e:	4c23      	ldr	r4, [pc, #140]	; (800229c <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002210:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002212:	4014      	ands	r4, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002214:	688a      	ldr	r2, [r1, #8]
 8002216:	68c9      	ldr	r1, [r1, #12]
 8002218:	432a      	orrs	r2, r5
 800221a:	0209      	lsls	r1, r1, #8
 800221c:	430a      	orrs	r2, r1
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800221e:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002220:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002222:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002224:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002226:	430a      	orrs	r2, r1
      htim->Instance->SMCR = tmpsmcr;
 8002228:	609a      	str	r2, [r3, #8]
    break;
 800222a:	e7b4      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800222c:	684d      	ldr	r5, [r1, #4]
 800222e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8002230:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002232:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002234:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002236:	43a6      	bics	r6, r4
 8002238:	621e      	str	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800223a:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800223c:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800223e:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002240:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002242:	240a      	movs	r4, #10
 8002244:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8002246:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8002248:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800224a:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 800224c:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800224e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002250:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002252:	3929      	subs	r1, #41	; 0x29
 8002254:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	e79d      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
   tmpsmcr &= ~TIM_SMCR_TS;
 800225a:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800225c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800225e:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002260:	3949      	subs	r1, #73	; 0x49
 8002262:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	e796      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002268:	684d      	ldr	r5, [r1, #4]
 800226a:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 800226c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800226e:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002270:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002272:	43a6      	bics	r6, r4
 8002274:	621e      	str	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002276:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8002278:	699c      	ldr	r4, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800227a:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800227c:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800227e:	240a      	movs	r4, #10
 8002280:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8002282:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8002284:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002286:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002288:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800228a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800228c:	438a      	bics	r2, r1
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800228e:	3919      	subs	r1, #25
 8002290:	430a      	orrs	r2, r1
   TIMx->SMCR = tmpsmcr;
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	e77f      	b.n	8002196 <HAL_TIM_ConfigClockSource+0x7a>
 8002296:	46c0      	nop			; (mov r8, r8)
 8002298:	ffff0088 	.word	0xffff0088
 800229c:	ffff00ff 	.word	0xffff00ff
 80022a0:	ffff0fff 	.word	0xffff0fff

080022a4 <HAL_TIM_SlaveConfigSynchronization>:
  __HAL_LOCK(htim);
 80022a4:	233c      	movs	r3, #60	; 0x3c
{
 80022a6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80022a8:	5cc4      	ldrb	r4, [r0, r3]
{
 80022aa:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 80022ac:	2002      	movs	r0, #2
 80022ae:	2c01      	cmp	r4, #1
 80022b0:	d100      	bne.n	80022b4 <HAL_TIM_SlaveConfigSynchronization+0x10>
    }
 80022b2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80022b4:	2501      	movs	r5, #1
  tmpsmcr &= ~TIM_SMCR_TS;
 80022b6:	2470      	movs	r4, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_SMS;
 80022b8:	2607      	movs	r6, #7
  __HAL_LOCK(htim);
 80022ba:	54d5      	strb	r5, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 80022bc:	3301      	adds	r3, #1
 80022be:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 80022c0:	6813      	ldr	r3, [r2, #0]
 80022c2:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80022c4:	43a0      	bics	r0, r4
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80022c6:	684c      	ldr	r4, [r1, #4]
 80022c8:	4320      	orrs	r0, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 80022ca:	43b0      	bics	r0, r6
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80022cc:	680e      	ldr	r6, [r1, #0]
 80022ce:	4330      	orrs	r0, r6
  htim->Instance->SMCR = tmpsmcr;
 80022d0:	6098      	str	r0, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 80022d2:	2c50      	cmp	r4, #80	; 0x50
 80022d4:	d042      	beq.n	800235c <HAL_TIM_SlaveConfigSynchronization+0xb8>
 80022d6:	d91e      	bls.n	8002316 <HAL_TIM_SlaveConfigSynchronization+0x72>
 80022d8:	2c60      	cmp	r4, #96	; 0x60
 80022da:	d02b      	beq.n	8002334 <HAL_TIM_SlaveConfigSynchronization+0x90>
 80022dc:	2c70      	cmp	r4, #112	; 0x70
 80022de:	d10a      	bne.n	80022f6 <HAL_TIM_SlaveConfigSynchronization+0x52>
  tmpsmcr = TIMx->SMCR;
 80022e0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022e2:	4827      	ldr	r0, [pc, #156]	; (8002380 <HAL_TIM_SlaveConfigSynchronization+0xdc>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022e4:	688d      	ldr	r5, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022e6:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022e8:	68c8      	ldr	r0, [r1, #12]
 80022ea:	6909      	ldr	r1, [r1, #16]
 80022ec:	4328      	orrs	r0, r5
 80022ee:	0209      	lsls	r1, r1, #8
 80022f0:	4301      	orrs	r1, r0
 80022f2:	4321      	orrs	r1, r4
  TIMx->SMCR = tmpsmcr;
 80022f4:	6099      	str	r1, [r3, #8]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80022f6:	2040      	movs	r0, #64	; 0x40
 80022f8:	68d9      	ldr	r1, [r3, #12]
 80022fa:	4381      	bics	r1, r0
 80022fc:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80022fe:	68d9      	ldr	r1, [r3, #12]
 8002300:	4820      	ldr	r0, [pc, #128]	; (8002384 <HAL_TIM_SlaveConfigSynchronization+0xe0>)
 8002302:	4001      	ands	r1, r0
 8002304:	60d9      	str	r1, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8002306:	2101      	movs	r1, #1
 8002308:	233d      	movs	r3, #61	; 0x3d
 800230a:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 800230c:	2100      	movs	r1, #0
 800230e:	3b01      	subs	r3, #1
 8002310:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002312:	2000      	movs	r0, #0
 8002314:	e7cd      	b.n	80022b2 <HAL_TIM_SlaveConfigSynchronization+0xe>
  switch (sSlaveConfig->InputTrigger)
 8002316:	2c40      	cmp	r4, #64	; 0x40
 8002318:	d1ed      	bne.n	80022f6 <HAL_TIM_SlaveConfigSynchronization+0x52>
      tmpccer = htim->Instance->CCER;
 800231a:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800231c:	6a18      	ldr	r0, [r3, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800231e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002320:	43a8      	bics	r0, r5
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002322:	25f0      	movs	r5, #240	; 0xf0
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002324:	6218      	str	r0, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8002326:	6998      	ldr	r0, [r3, #24]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002328:	0109      	lsls	r1, r1, #4
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800232a:	43a8      	bics	r0, r5
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800232c:	4301      	orrs	r1, r0
      htim->Instance->CCMR1 = tmpccmr1;
 800232e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8002330:	621c      	str	r4, [r3, #32]
 8002332:	e7e0      	b.n	80022f6 <HAL_TIM_SlaveConfigSynchronization+0x52>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002334:	2510      	movs	r5, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002336:	6888      	ldr	r0, [r1, #8]
 8002338:	690c      	ldr	r4, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800233a:	6a19      	ldr	r1, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800233c:	4e12      	ldr	r6, [pc, #72]	; (8002388 <HAL_TIM_SlaveConfigSynchronization+0xe4>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800233e:	43a9      	bics	r1, r5
 8002340:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002342:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002344:	0324      	lsls	r4, r4, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002346:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002348:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800234a:	25a0      	movs	r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
 800234c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800234e:	619c      	str	r4, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002350:	43a9      	bics	r1, r5
 8002352:	000d      	movs	r5, r1
  tmpccer |= (TIM_ICPolarity << 4U);
 8002354:	0101      	lsls	r1, r0, #4
 8002356:	4329      	orrs	r1, r5
  TIMx->CCER = tmpccer;
 8002358:	6219      	str	r1, [r3, #32]
 800235a:	e7cc      	b.n	80022f6 <HAL_TIM_SlaveConfigSynchronization+0x52>
  tmpccer = TIMx->CCER;
 800235c:	6a1c      	ldr	r4, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800235e:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002360:	6888      	ldr	r0, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002362:	43ae      	bics	r6, r5
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002364:	6909      	ldr	r1, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002366:	621e      	str	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002368:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800236a:	699d      	ldr	r5, [r3, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800236c:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800236e:	43b5      	bics	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002370:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002372:	250a      	movs	r5, #10
 8002374:	43ac      	bics	r4, r5
  tmpccer |= TIM_ICPolarity;
 8002376:	4320      	orrs	r0, r4
  TIMx->CCMR1 = tmpccmr1;
 8002378:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800237a:	6218      	str	r0, [r3, #32]
 800237c:	e7bb      	b.n	80022f6 <HAL_TIM_SlaveConfigSynchronization+0x52>
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	ffff00ff 	.word	0xffff00ff
 8002384:	ffffbfff 	.word	0xffffbfff
 8002388:	ffff0fff 	.word	0xffff0fff

0800238c <HAL_TIM_OC_DelayElapsedCallback>:
 800238c:	4770      	bx	lr
 800238e:	46c0      	nop			; (mov r8, r8)

08002390 <HAL_TIM_IC_CaptureCallback>:
 8002390:	4770      	bx	lr
 8002392:	46c0      	nop			; (mov r8, r8)

08002394 <TIM_DMACaptureCplt>:
  htim->State= HAL_TIM_STATE_READY;
 8002394:	223d      	movs	r2, #61	; 0x3d
 8002396:	2301      	movs	r3, #1
{
 8002398:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800239a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 800239c:	54a3      	strb	r3, [r4, r2]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800239e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80023a0:	4290      	cmp	r0, r2
 80023a2:	d00f      	beq.n	80023c4 <TIM_DMACaptureCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80023a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023a6:	4298      	cmp	r0, r3
 80023a8:	d00e      	beq.n	80023c8 <TIM_DMACaptureCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80023aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023ac:	4298      	cmp	r0, r3
 80023ae:	d00e      	beq.n	80023ce <TIM_DMACaptureCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80023b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80023b2:	4298      	cmp	r0, r3
 80023b4:	d005      	beq.n	80023c2 <TIM_DMACaptureCplt+0x2e>
  HAL_TIM_IC_CaptureCallback(htim);
 80023b6:	0020      	movs	r0, r4
 80023b8:	f7ff ffea 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023bc:	2300      	movs	r3, #0
 80023be:	7723      	strb	r3, [r4, #28]
}
 80023c0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023c2:	2308      	movs	r3, #8
 80023c4:	7723      	strb	r3, [r4, #28]
 80023c6:	e7f6      	b.n	80023b6 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023c8:	2302      	movs	r3, #2
 80023ca:	7723      	strb	r3, [r4, #28]
 80023cc:	e7f3      	b.n	80023b6 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023ce:	2304      	movs	r3, #4
 80023d0:	7723      	strb	r3, [r4, #28]
 80023d2:	e7f0      	b.n	80023b6 <TIM_DMACaptureCplt+0x22>

080023d4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80023d4:	4770      	bx	lr
 80023d6:	46c0      	nop			; (mov r8, r8)

080023d8 <HAL_TIM_TriggerCallback>:
 80023d8:	4770      	bx	lr
 80023da:	46c0      	nop			; (mov r8, r8)

080023dc <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023dc:	2202      	movs	r2, #2
 80023de:	6803      	ldr	r3, [r0, #0]
{
 80023e0:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e2:	6919      	ldr	r1, [r3, #16]
{
 80023e4:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e6:	420a      	tst	r2, r1
 80023e8:	d002      	beq.n	80023f0 <HAL_TIM_IRQHandler+0x14>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80023ea:	68d9      	ldr	r1, [r3, #12]
 80023ec:	420a      	tst	r2, r1
 80023ee:	d168      	bne.n	80024c2 <HAL_TIM_IRQHandler+0xe6>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023f0:	2204      	movs	r2, #4
 80023f2:	6919      	ldr	r1, [r3, #16]
 80023f4:	420a      	tst	r2, r1
 80023f6:	d002      	beq.n	80023fe <HAL_TIM_IRQHandler+0x22>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80023f8:	68d9      	ldr	r1, [r3, #12]
 80023fa:	420a      	tst	r2, r1
 80023fc:	d14e      	bne.n	800249c <HAL_TIM_IRQHandler+0xc0>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023fe:	2208      	movs	r2, #8
 8002400:	6919      	ldr	r1, [r3, #16]
 8002402:	420a      	tst	r2, r1
 8002404:	d002      	beq.n	800240c <HAL_TIM_IRQHandler+0x30>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002406:	68d9      	ldr	r1, [r3, #12]
 8002408:	420a      	tst	r2, r1
 800240a:	d136      	bne.n	800247a <HAL_TIM_IRQHandler+0x9e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800240c:	2210      	movs	r2, #16
 800240e:	6919      	ldr	r1, [r3, #16]
 8002410:	420a      	tst	r2, r1
 8002412:	d002      	beq.n	800241a <HAL_TIM_IRQHandler+0x3e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002414:	68d9      	ldr	r1, [r3, #12]
 8002416:	420a      	tst	r2, r1
 8002418:	d11c      	bne.n	8002454 <HAL_TIM_IRQHandler+0x78>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800241a:	2201      	movs	r2, #1
 800241c:	6919      	ldr	r1, [r3, #16]
 800241e:	420a      	tst	r2, r1
 8002420:	d002      	beq.n	8002428 <HAL_TIM_IRQHandler+0x4c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002422:	68d9      	ldr	r1, [r3, #12]
 8002424:	420a      	tst	r2, r1
 8002426:	d169      	bne.n	80024fc <HAL_TIM_IRQHandler+0x120>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002428:	2280      	movs	r2, #128	; 0x80
 800242a:	6919      	ldr	r1, [r3, #16]
 800242c:	420a      	tst	r2, r1
 800242e:	d002      	beq.n	8002436 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002430:	68d9      	ldr	r1, [r3, #12]
 8002432:	420a      	tst	r2, r1
 8002434:	d169      	bne.n	800250a <HAL_TIM_IRQHandler+0x12e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002436:	2240      	movs	r2, #64	; 0x40
 8002438:	6919      	ldr	r1, [r3, #16]
 800243a:	420a      	tst	r2, r1
 800243c:	d002      	beq.n	8002444 <HAL_TIM_IRQHandler+0x68>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800243e:	68d9      	ldr	r1, [r3, #12]
 8002440:	420a      	tst	r2, r1
 8002442:	d154      	bne.n	80024ee <HAL_TIM_IRQHandler+0x112>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002444:	2220      	movs	r2, #32
 8002446:	6919      	ldr	r1, [r3, #16]
 8002448:	420a      	tst	r2, r1
 800244a:	d002      	beq.n	8002452 <HAL_TIM_IRQHandler+0x76>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800244c:	68d9      	ldr	r1, [r3, #12]
 800244e:	420a      	tst	r2, r1
 8002450:	d147      	bne.n	80024e2 <HAL_TIM_IRQHandler+0x106>
}
 8002452:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002454:	3a21      	subs	r2, #33	; 0x21
 8002456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002458:	3219      	adds	r2, #25
 800245a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800245c:	69da      	ldr	r2, [r3, #28]
 800245e:	23c0      	movs	r3, #192	; 0xc0
 8002460:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002462:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002464:	421a      	tst	r2, r3
 8002466:	d15b      	bne.n	8002520 <HAL_TIM_IRQHandler+0x144>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002468:	f7ff ff90 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800246c:	0020      	movs	r0, r4
 800246e:	f7ff ffb1 	bl	80023d4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002472:	2300      	movs	r3, #0
 8002474:	7723      	strb	r3, [r4, #28]
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	e7cf      	b.n	800241a <HAL_TIM_IRQHandler+0x3e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800247a:	3a11      	subs	r2, #17
 800247c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800247e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002480:	320d      	adds	r2, #13
 8002482:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002484:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002486:	079b      	lsls	r3, r3, #30
 8002488:	d150      	bne.n	800252c <HAL_TIM_IRQHandler+0x150>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800248a:	f7ff ff7f 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248e:	0020      	movs	r0, r4
 8002490:	f7ff ffa0 	bl	80023d4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002494:	2300      	movs	r3, #0
 8002496:	7723      	strb	r3, [r4, #28]
 8002498:	6823      	ldr	r3, [r4, #0]
 800249a:	e7b7      	b.n	800240c <HAL_TIM_IRQHandler+0x30>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800249c:	3a09      	subs	r2, #9
 800249e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024a0:	3207      	adds	r2, #7
 80024a2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024a4:	699a      	ldr	r2, [r3, #24]
 80024a6:	23c0      	movs	r3, #192	; 0xc0
 80024a8:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80024aa:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024ac:	421a      	tst	r2, r3
 80024ae:	d13a      	bne.n	8002526 <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b0:	f7ff ff6c 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024b4:	0020      	movs	r0, r4
 80024b6:	f7ff ff8d 	bl	80023d4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ba:	2300      	movs	r3, #0
 80024bc:	7723      	strb	r3, [r4, #28]
 80024be:	6823      	ldr	r3, [r4, #0]
 80024c0:	e79d      	b.n	80023fe <HAL_TIM_IRQHandler+0x22>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024c2:	3a05      	subs	r2, #5
 80024c4:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024c6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024c8:	3204      	adds	r2, #4
 80024ca:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024cc:	079b      	lsls	r3, r3, #30
 80024ce:	d124      	bne.n	800251a <HAL_TIM_IRQHandler+0x13e>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d0:	f7ff ff5c 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d4:	0020      	movs	r0, r4
 80024d6:	f7ff ff7d 	bl	80023d4 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024da:	2300      	movs	r3, #0
 80024dc:	7723      	strb	r3, [r4, #28]
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	e786      	b.n	80023f0 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024e2:	3a41      	subs	r2, #65	; 0x41
 80024e4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80024e6:	0020      	movs	r0, r4
 80024e8:	f000 f89e 	bl	8002628 <HAL_TIMEx_CommutationCallback>
}
 80024ec:	e7b1      	b.n	8002452 <HAL_TIM_IRQHandler+0x76>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024ee:	3a81      	subs	r2, #129	; 0x81
 80024f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024f2:	0020      	movs	r0, r4
 80024f4:	f7ff ff70 	bl	80023d8 <HAL_TIM_TriggerCallback>
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	e7a3      	b.n	8002444 <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024fc:	3a03      	subs	r2, #3
 80024fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002500:	0020      	movs	r0, r4
 8002502:	f000 ffdb 	bl	80034bc <HAL_TIM_PeriodElapsedCallback>
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	e78e      	b.n	8002428 <HAL_TIM_IRQHandler+0x4c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800250a:	3a02      	subs	r2, #2
 800250c:	3aff      	subs	r2, #255	; 0xff
 800250e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002510:	0020      	movs	r0, r4
 8002512:	f000 f88b 	bl	800262c <HAL_TIMEx_BreakCallback>
 8002516:	6823      	ldr	r3, [r4, #0]
 8002518:	e78d      	b.n	8002436 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_IC_CaptureCallback(htim);
 800251a:	f7ff ff39 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 800251e:	e7dc      	b.n	80024da <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8002520:	f7ff ff36 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 8002524:	e7a5      	b.n	8002472 <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 8002526:	f7ff ff33 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 800252a:	e7c6      	b.n	80024ba <HAL_TIM_IRQHandler+0xde>
        HAL_TIM_IC_CaptureCallback(htim);
 800252c:	f7ff ff30 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 8002530:	e7b0      	b.n	8002494 <HAL_TIM_IRQHandler+0xb8>
 8002532:	46c0      	nop			; (mov r8, r8)

08002534 <HAL_TIM_ErrorCallback>:
}
 8002534:	4770      	bx	lr
 8002536:	46c0      	nop			; (mov r8, r8)

08002538 <TIM_DMAError>:
  htim->State= HAL_TIM_STATE_READY;
 8002538:	2201      	movs	r2, #1
 800253a:	233d      	movs	r3, #61	; 0x3d
{
 800253c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800253e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 8002540:	54c2      	strb	r2, [r0, r3]
  HAL_TIM_ErrorCallback(htim);
 8002542:	f7ff fff7 	bl	8002534 <HAL_TIM_ErrorCallback>
}
 8002546:	bd10      	pop	{r4, pc}

08002548 <HAL_TIMEx_PWMN_Start>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 8002548:	2204      	movs	r2, #4
 800254a:	408a      	lsls	r2, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800254c:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800254e:	6a19      	ldr	r1, [r3, #32]
}
 8002550:	2000      	movs	r0, #0
  TIMx->CCER &=  ~tmp;
 8002552:	4391      	bics	r1, r2
 8002554:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 8002556:	6a19      	ldr	r1, [r3, #32]
 8002558:	430a      	orrs	r2, r1
 800255a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 800255c:	2280      	movs	r2, #128	; 0x80
 800255e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002560:	0212      	lsls	r2, r2, #8
 8002562:	430a      	orrs	r2, r1
  __HAL_TIM_ENABLE(htim);
 8002564:	2101      	movs	r1, #1
  __HAL_TIM_MOE_ENABLE(htim);
 8002566:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	601a      	str	r2, [r3, #0]
}
 800256e:	4770      	bx	lr

08002570 <HAL_TIMEx_MasterConfigSynchronization>:
{
 8002570:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002572:	243c      	movs	r4, #60	; 0x3c
 8002574:	5d03      	ldrb	r3, [r0, r4]
{
 8002576:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002578:	2002      	movs	r0, #2
 800257a:	2b01      	cmp	r3, #1
 800257c:	d017      	beq.n	80025ae <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  htim->State = HAL_TIM_STATE_BUSY;
 800257e:	253d      	movs	r5, #61	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002580:	2670      	movs	r6, #112	; 0x70
 8002582:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002584:	5550      	strb	r0, [r2, r5]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002586:	6858      	ldr	r0, [r3, #4]
 8002588:	43b0      	bics	r0, r6
 800258a:	6058      	str	r0, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800258c:	6858      	ldr	r0, [r3, #4]
 800258e:	680e      	ldr	r6, [r1, #0]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002590:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002592:	4330      	orrs	r0, r6
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002594:	2680      	movs	r6, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002596:	6058      	str	r0, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002598:	6898      	ldr	r0, [r3, #8]
 800259a:	43b0      	bics	r0, r6
 800259c:	6098      	str	r0, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800259e:	6898      	ldr	r0, [r3, #8]
 80025a0:	4301      	orrs	r1, r0
 80025a2:	6099      	str	r1, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80025a4:	2301      	movs	r3, #1
 80025a6:	5553      	strb	r3, [r2, r5]
  __HAL_UNLOCK(htim);
 80025a8:	2300      	movs	r3, #0
  return HAL_OK;
 80025aa:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 80025ac:	5513      	strb	r3, [r2, r4]
}
 80025ae:	bd70      	pop	{r4, r5, r6, pc}

080025b0 <HAL_TIMEx_ConfigBreakDeadTime>:
{
 80025b0:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80025b2:	243c      	movs	r4, #60	; 0x3c
 80025b4:	5d03      	ldrb	r3, [r0, r4]
{
 80025b6:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 80025b8:	2002      	movs	r0, #2
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d024      	beq.n	8002608 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  htim->State = HAL_TIM_STATE_BUSY;
 80025be:	253d      	movs	r5, #61	; 0x3d
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80025c0:	4b12      	ldr	r3, [pc, #72]	; (800260c <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80025c2:	5550      	strb	r0, [r2, r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80025c4:	68c8      	ldr	r0, [r1, #12]
 80025c6:	4003      	ands	r3, r0
 80025c8:	6888      	ldr	r0, [r1, #8]
 80025ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80025cc:	4810      	ldr	r0, [pc, #64]	; (8002610 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80025ce:	4003      	ands	r3, r0
 80025d0:	6848      	ldr	r0, [r1, #4]
 80025d2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80025d4:	480f      	ldr	r0, [pc, #60]	; (8002614 <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 80025d6:	4003      	ands	r3, r0
 80025d8:	6808      	ldr	r0, [r1, #0]
 80025da:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80025dc:	480e      	ldr	r0, [pc, #56]	; (8002618 <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 80025de:	4003      	ands	r3, r0
 80025e0:	6908      	ldr	r0, [r1, #16]
 80025e2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80025e4:	480d      	ldr	r0, [pc, #52]	; (800261c <HAL_TIMEx_ConfigBreakDeadTime+0x6c>)
 80025e6:	4003      	ands	r3, r0
 80025e8:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025ea:	6989      	ldr	r1, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80025ec:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025ee:	480c      	ldr	r0, [pc, #48]	; (8002620 <HAL_TIMEx_ConfigBreakDeadTime+0x70>)
 80025f0:	4003      	ands	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025f2:	480c      	ldr	r0, [pc, #48]	; (8002624 <HAL_TIMEx_ConfigBreakDeadTime+0x74>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025f4:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025f6:	4003      	ands	r3, r0
 80025f8:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80025fa:	6811      	ldr	r1, [r2, #0]
  return HAL_OK;
 80025fc:	2000      	movs	r0, #0
  htim->Instance->BDTR = tmpbdtr;
 80025fe:	644b      	str	r3, [r1, #68]	; 0x44
  htim->State = HAL_TIM_STATE_READY;
 8002600:	2301      	movs	r3, #1
 8002602:	5553      	strb	r3, [r2, r5]
  __HAL_UNLOCK(htim);
 8002604:	2300      	movs	r3, #0
 8002606:	5513      	strb	r3, [r2, r4]
}
 8002608:	bd30      	pop	{r4, r5, pc}
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	fffffcff 	.word	0xfffffcff
 8002610:	fffffbff 	.word	0xfffffbff
 8002614:	fffff7ff 	.word	0xfffff7ff
 8002618:	ffffefff 	.word	0xffffefff
 800261c:	ffffdfff 	.word	0xffffdfff
 8002620:	ffffbfff 	.word	0xffffbfff
 8002624:	ffff7fff 	.word	0xffff7fff

08002628 <HAL_TIMEx_CommutationCallback>:
 8002628:	4770      	bx	lr
 800262a:	46c0      	nop			; (mov r8, r8)

0800262c <HAL_TIMEx_BreakCallback>:
}
 800262c:	4770      	bx	lr
 800262e:	46c0      	nop			; (mov r8, r8)

08002630 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002632:	46de      	mov	lr, fp
 8002634:	464e      	mov	r6, r9
 8002636:	4657      	mov	r7, sl
 8002638:	4645      	mov	r5, r8
 800263a:	b5e0      	push	{r5, r6, r7, lr}
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800263c:	680e      	ldr	r6, [r1, #0]
{
 800263e:	468b      	mov	fp, r1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002640:	2e00      	cmp	r6, #0
 8002642:	d100      	bne.n	8002646 <LL_GPIO_Init+0x16>
 8002644:	e073      	b.n	800272e <LL_GPIO_Init+0xfe>
 8002646:	684b      	ldr	r3, [r1, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	469c      	mov	ip, r3
 800264c:	2301      	movs	r3, #1
 800264e:	425b      	negs	r3, r3
 8002650:	4463      	add	r3, ip
 8002652:	4698      	mov	r8, r3
 8002654:	e00a      	b.n	800266c <LL_GPIO_Init+0x3c>
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8002656:	4659      	mov	r1, fp
 8002658:	6909      	ldr	r1, [r1, #16]
 800265a:	68c3      	ldr	r3, [r0, #12]
 800265c:	434d      	muls	r5, r1
 800265e:	401c      	ands	r4, r3
 8002660:	432c      	orrs	r4, r5
 8002662:	60c4      	str	r4, [r0, #12]
 8002664:	0033      	movs	r3, r6
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }
    }
    pinpos++;
 8002666:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002668:	40d3      	lsrs	r3, r2
 800266a:	d042      	beq.n	80026f2 <LL_GPIO_Init+0xc2>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800266c:	2301      	movs	r3, #1
 800266e:	4093      	lsls	r3, r2
 8002670:	4033      	ands	r3, r6
    if (currentpin)
 8002672:	d0f7      	beq.n	8002664 <LL_GPIO_Init+0x34>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8002674:	001d      	movs	r5, r3
 8002676:	6804      	ldr	r4, [r0, #0]
 8002678:	435d      	muls	r5, r3
 800267a:	46a1      	mov	r9, r4
 800267c:	006c      	lsls	r4, r5, #1
 800267e:	1964      	adds	r4, r4, r5
 8002680:	464f      	mov	r7, r9
 8002682:	43e4      	mvns	r4, r4
 8002684:	4027      	ands	r7, r4
 8002686:	46b9      	mov	r9, r7
 8002688:	4667      	mov	r7, ip
 800268a:	436f      	muls	r7, r5
 800268c:	46ba      	mov	sl, r7
 800268e:	464f      	mov	r7, r9
 8002690:	4651      	mov	r1, sl
 8002692:	430f      	orrs	r7, r1
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002694:	4641      	mov	r1, r8
 8002696:	6007      	str	r7, [r0, #0]
 8002698:	2901      	cmp	r1, #1
 800269a:	d8dc      	bhi.n	8002656 <LL_GPIO_Init+0x26>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 800269c:	6881      	ldr	r1, [r0, #8]
 800269e:	468a      	mov	sl, r1
 80026a0:	4659      	mov	r1, fp
 80026a2:	6889      	ldr	r1, [r1, #8]
 80026a4:	4369      	muls	r1, r5
 80026a6:	4689      	mov	r9, r1
 80026a8:	4651      	mov	r1, sl
 80026aa:	4021      	ands	r1, r4
 80026ac:	468a      	mov	sl, r1
 80026ae:	4649      	mov	r1, r9
 80026b0:	4657      	mov	r7, sl
 80026b2:	4339      	orrs	r1, r7
 80026b4:	6081      	str	r1, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80026b6:	68c1      	ldr	r1, [r0, #12]
 80026b8:	468a      	mov	sl, r1
 80026ba:	4659      	mov	r1, fp
 80026bc:	6909      	ldr	r1, [r1, #16]
 80026be:	4369      	muls	r1, r5
 80026c0:	4689      	mov	r9, r1
 80026c2:	4651      	mov	r1, sl
 80026c4:	400c      	ands	r4, r1
 80026c6:	4649      	mov	r1, r9
 80026c8:	430c      	orrs	r4, r1
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80026ca:	4661      	mov	r1, ip
 80026cc:	60c4      	str	r4, [r0, #12]
 80026ce:	2902      	cmp	r1, #2
 80026d0:	d1c8      	bne.n	8002664 <LL_GPIO_Init+0x34>
        if (currentpin < LL_GPIO_PIN_8)
 80026d2:	2bff      	cmp	r3, #255	; 0xff
 80026d4:	d81e      	bhi.n	8002714 <LL_GPIO_Init+0xe4>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80026d6:	4659      	mov	r1, fp
 80026d8:	436d      	muls	r5, r5
 80026da:	6949      	ldr	r1, [r1, #20]
 80026dc:	012c      	lsls	r4, r5, #4
 80026de:	1b64      	subs	r4, r4, r5
 80026e0:	434d      	muls	r5, r1
 80026e2:	6a03      	ldr	r3, [r0, #32]
    pinpos++;
 80026e4:	3201      	adds	r2, #1
 80026e6:	43a3      	bics	r3, r4
 80026e8:	431d      	orrs	r5, r3
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80026ea:	0033      	movs	r3, r6
 80026ec:	6205      	str	r5, [r0, #32]
 80026ee:	40d3      	lsrs	r3, r2
 80026f0:	d1bc      	bne.n	800266c <LL_GPIO_Init+0x3c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80026f2:	4643      	mov	r3, r8
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d806      	bhi.n	8002706 <LL_GPIO_Init+0xd6>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80026f8:	465a      	mov	r2, fp
 80026fa:	6843      	ldr	r3, [r0, #4]
 80026fc:	68d2      	ldr	r2, [r2, #12]
 80026fe:	43b3      	bics	r3, r6
 8002700:	4356      	muls	r6, r2
 8002702:	431e      	orrs	r6, r3
 8002704:	6046      	str	r6, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 8002706:	2001      	movs	r0, #1
 8002708:	bc3c      	pop	{r2, r3, r4, r5}
 800270a:	4690      	mov	r8, r2
 800270c:	4699      	mov	r9, r3
 800270e:	46a2      	mov	sl, r4
 8002710:	46ab      	mov	fp, r5
 8002712:	bdf0      	pop	{r4, r5, r6, r7, pc}
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002714:	4659      	mov	r1, fp
 8002716:	0a1b      	lsrs	r3, r3, #8
 8002718:	435b      	muls	r3, r3
 800271a:	435b      	muls	r3, r3
 800271c:	6949      	ldr	r1, [r1, #20]
 800271e:	011d      	lsls	r5, r3, #4
 8002720:	1aed      	subs	r5, r5, r3
 8002722:	434b      	muls	r3, r1
 8002724:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8002726:	43ac      	bics	r4, r5
 8002728:	4323      	orrs	r3, r4
 800272a:	6243      	str	r3, [r0, #36]	; 0x24
 800272c:	e79a      	b.n	8002664 <LL_GPIO_Init+0x34>
 800272e:	684b      	ldr	r3, [r1, #4]
 8002730:	3b01      	subs	r3, #1
 8002732:	4698      	mov	r8, r3
 8002734:	e7dd      	b.n	80026f2 <LL_GPIO_Init+0xc2>
 8002736:	46c0      	nop			; (mov r8, r8)

08002738 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8002738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800273a:	4647      	mov	r7, r8
 800273c:	46ce      	mov	lr, r9
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
  uint16_t varidx = 0;
  uint16_t eepromstatus = 0, readstatus = 0;
  int16_t x = -1;
  HAL_StatusTypeDef  flashstatus;
  uint32_t page_error = 0;
 800273e:	2500      	movs	r5, #0
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);

  /* Fill EraseInit structure*/
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
  s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
  s_eraseinit.NbPages     = 1;
 8002740:	2601      	movs	r6, #1
{
 8002742:	b580      	push	{r7, lr}
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002744:	49a5      	ldr	r1, [pc, #660]	; (80029dc <EE_Init+0x2a4>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002746:	4fa6      	ldr	r7, [pc, #664]	; (80029e0 <EE_Init+0x2a8>)
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002748:	880b      	ldrh	r3, [r1, #0]
  
  /* Check for invalid header states and repair if necessary */
  switch (pagestatus0)
 800274a:	48a6      	ldr	r0, [pc, #664]	; (80029e4 <EE_Init+0x2ac>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 800274c:	883c      	ldrh	r4, [r7, #0]
{
 800274e:	b089      	sub	sp, #36	; 0x24
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002750:	b29b      	uxth	r3, r3
  uint32_t page_error = 0;
 8002752:	9500      	str	r5, [sp, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002754:	b2a4      	uxth	r4, r4
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002756:	9502      	str	r5, [sp, #8]
  s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 8002758:	9103      	str	r1, [sp, #12]
  s_eraseinit.NbPages     = 1;
 800275a:	9604      	str	r6, [sp, #16]
  switch (pagestatus0)
 800275c:	4283      	cmp	r3, r0
 800275e:	d100      	bne.n	8002762 <EE_Init+0x2a>
 8002760:	e096      	b.n	8002890 <EE_Init+0x158>
 8002762:	4aa1      	ldr	r2, [pc, #644]	; (80029e8 <EE_Init+0x2b0>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d022      	beq.n	80027ae <EE_Init+0x76>
 8002768:	2b00      	cmp	r3, #0
 800276a:	d03e      	beq.n	80027ea <EE_Init+0xb2>
{
  HAL_StatusTypeDef flashstatus = HAL_OK;
  uint32_t page_error = 0;
  FLASH_EraseInitTypeDef s_eraseinit;

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800276c:	a805      	add	r0, sp, #20
  uint32_t page_error = 0;
 800276e:	9501      	str	r5, [sp, #4]
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002770:	9505      	str	r5, [sp, #20]
  s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 8002772:	6041      	str	r1, [r0, #4]
  s_eraseinit.NbPages     = 1;
 8002774:	6086      	str	r6, [r0, #8]
  while (Address <= PAGE0_END_ADDRESS)
 8002776:	4c9d      	ldr	r4, [pc, #628]	; (80029ec <EE_Init+0x2b4>)
 8002778:	e002      	b.n	8002780 <EE_Init+0x48>
    Address = Address + 4;
 800277a:	3104      	adds	r1, #4
  while (Address <= PAGE0_END_ADDRESS)
 800277c:	42a1      	cmp	r1, r4
 800277e:	d007      	beq.n	8002790 <EE_Init+0x58>
    addressvalue = (*(__IO uint16_t*)Address);
 8002780:	880b      	ldrh	r3, [r1, #0]
    if (addressvalue != ERASED)
 8002782:	4293      	cmp	r3, r2
 8002784:	d0f9      	beq.n	800277a <EE_Init+0x42>
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error); 
 8002786:	a901      	add	r1, sp, #4
 8002788:	f7fe fb54 	bl	8000e34 <HAL_FLASHEx_Erase>
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 800278c:	2800      	cmp	r0, #0
 800278e:	d12a      	bne.n	80027e6 <EE_Init+0xae>
    {
      return flashstatus;
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8002790:	2200      	movs	r2, #0
 8002792:	2300      	movs	r3, #0
 8002794:	4991      	ldr	r1, [pc, #580]	; (80029dc <EE_Init+0x2a4>)
 8002796:	2001      	movs	r0, #1
 8002798:	f7fe fa12 	bl	8000bc0 <HAL_FLASH_Program>
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 800279c:	2800      	cmp	r0, #0
 800279e:	d122      	bne.n	80027e6 <EE_Init+0xae>
  return HAL_OK;
 80027a0:	2400      	movs	r4, #0
}
 80027a2:	0020      	movs	r0, r4
 80027a4:	b009      	add	sp, #36	; 0x24
 80027a6:	bc0c      	pop	{r2, r3}
 80027a8:	4690      	mov	r8, r2
 80027aa:	4699      	mov	r9, r3
 80027ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pagestatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 80027ae:	2c00      	cmp	r4, #0
 80027b0:	d100      	bne.n	80027b4 <EE_Init+0x7c>
 80027b2:	e0a0      	b.n	80028f6 <EE_Init+0x1be>
      else if (pagestatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 80027b4:	4284      	cmp	r4, r0
 80027b6:	d000      	beq.n	80027ba <EE_Init+0x82>
 80027b8:	e101      	b.n	80029be <EE_Init+0x286>
  while (Address <= PAGE0_END_ADDRESS)
 80027ba:	488c      	ldr	r0, [pc, #560]	; (80029ec <EE_Init+0x2b4>)
 80027bc:	e002      	b.n	80027c4 <EE_Init+0x8c>
    Address = Address + 4;
 80027be:	3104      	adds	r1, #4
  while (Address <= PAGE0_END_ADDRESS)
 80027c0:	4281      	cmp	r1, r0
 80027c2:	d008      	beq.n	80027d6 <EE_Init+0x9e>
    addressvalue = (*(__IO uint16_t*)Address);
 80027c4:	880a      	ldrh	r2, [r1, #0]
    if (addressvalue != ERASED)
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d0f9      	beq.n	80027be <EE_Init+0x86>
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80027ca:	4669      	mov	r1, sp
 80027cc:	a802      	add	r0, sp, #8
 80027ce:	f7fe fb31 	bl	8000e34 <HAL_FLASHEx_Erase>
          if (flashstatus != HAL_OK)
 80027d2:	2800      	cmp	r0, #0
 80027d4:	d107      	bne.n	80027e6 <EE_Init+0xae>
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2300      	movs	r3, #0
 80027da:	4981      	ldr	r1, [pc, #516]	; (80029e0 <EE_Init+0x2a8>)
 80027dc:	2001      	movs	r0, #1
 80027de:	f7fe f9ef 	bl	8000bc0 <HAL_FLASH_Program>
        if (flashstatus != HAL_OK)
 80027e2:	2800      	cmp	r0, #0
 80027e4:	d0dc      	beq.n	80027a0 <EE_Init+0x68>
        return flashstatus;
 80027e6:	b284      	uxth	r4, r0
 80027e8:	e7db      	b.n	80027a2 <EE_Init+0x6a>
      if (pagestatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80027ea:	2c00      	cmp	r4, #0
 80027ec:	d100      	bne.n	80027f0 <EE_Init+0xb8>
 80027ee:	e092      	b.n	8002916 <EE_Init+0x1de>
      else if (pagestatus1 == ERASED) /* Page0 valid, Page1 erased */
 80027f0:	4294      	cmp	r4, r2
 80027f2:	d0d5      	beq.n	80027a0 <EE_Init+0x68>
 80027f4:	2301      	movs	r3, #1
 80027f6:	425b      	negs	r3, r3
 80027f8:	4698      	mov	r8, r3
      *Data = (*(__IO uint16_t*)(address - 2));
 80027fa:	4b7d      	ldr	r3, [pc, #500]	; (80029f0 <EE_Init+0x2b8>)
 80027fc:	2600      	movs	r6, #0
 80027fe:	4699      	mov	r9, r3
 8002800:	4f7c      	ldr	r7, [pc, #496]	; (80029f4 <EE_Init+0x2bc>)
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8002802:	4b7d      	ldr	r3, [pc, #500]	; (80029f8 <EE_Init+0x2c0>)
 8002804:	0072      	lsls	r2, r6, #1
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	5abc      	ldrh	r4, [r7, r2]
 800280a:	42a3      	cmp	r3, r4
 800280c:	d100      	bne.n	8002810 <EE_Init+0xd8>
 800280e:	e0be      	b.n	800298e <EE_Init+0x256>
          if (varidx != x)
 8002810:	4546      	cmp	r6, r8
 8002812:	d01a      	beq.n	800284a <EE_Init+0x112>
static uint16_t EE_FindValidPage(uint8_t Operation)
{
  uint16_t pagestatus0 = 6, pagestatus1 = 6;

  /* Get Page0 actual status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002814:	4b71      	ldr	r3, [pc, #452]	; (80029dc <EE_Init+0x2a4>)
 8002816:	881a      	ldrh	r2, [r3, #0]

  /* Get Page1 actual status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002818:	4b71      	ldr	r3, [pc, #452]	; (80029e0 <EE_Init+0x2a8>)
 800281a:	881b      	ldrh	r3, [r3, #0]
 800281c:	b29b      	uxth	r3, r3
      {
        return NO_VALID_PAGE;   /* No valid Page */
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (pagestatus0 == VALID_PAGE)
 800281e:	2a00      	cmp	r2, #0
 8002820:	d100      	bne.n	8002824 <EE_Init+0xec>
 8002822:	e0b7      	b.n	8002994 <EE_Init+0x25c>
      {
        return PAGE0;           /* Page0 valid */
      }
      else if (pagestatus1 == VALID_PAGE)
 8002824:	2b00      	cmp	r3, #0
 8002826:	d000      	beq.n	800282a <EE_Init+0xf2>
 8002828:	e11f      	b.n	8002a6a <EE_Init+0x332>
 800282a:	4b74      	ldr	r3, [pc, #464]	; (80029fc <EE_Init+0x2c4>)
 800282c:	4974      	ldr	r1, [pc, #464]	; (8002a00 <EE_Init+0x2c8>)
 800282e:	001a      	movs	r2, r3
 8002830:	4874      	ldr	r0, [pc, #464]	; (8002a04 <EE_Init+0x2cc>)
    addressvalue = (*(__IO uint16_t*)address);
 8002832:	881b      	ldrh	r3, [r3, #0]
    if (addressvalue == VirtAddress)
 8002834:	429c      	cmp	r4, r3
 8002836:	d105      	bne.n	8002844 <EE_Init+0x10c>
 8002838:	e0ef      	b.n	8002a1a <EE_Init+0x2e2>
    addressvalue = (*(__IO uint16_t*)address);
 800283a:	8819      	ldrh	r1, [r3, #0]
    if (addressvalue == VirtAddress)
 800283c:	428c      	cmp	r4, r1
 800283e:	d100      	bne.n	8002842 <EE_Init+0x10a>
 8002840:	e0ea      	b.n	8002a18 <EE_Init+0x2e0>
 8002842:	001a      	movs	r2, r3
      address = address - 4;
 8002844:	1f13      	subs	r3, r2, #4
  while (address > (PageStartAddress + 2))
 8002846:	4283      	cmp	r3, r0
 8002848:	d8f7      	bhi.n	800283a <EE_Init+0x102>
 800284a:	3601      	adds	r6, #1
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 800284c:	2e03      	cmp	r6, #3
 800284e:	d1d8      	bne.n	8002802 <EE_Init+0xca>
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8002850:	2200      	movs	r2, #0
 8002852:	2300      	movs	r3, #0
 8002854:	4962      	ldr	r1, [pc, #392]	; (80029e0 <EE_Init+0x2a8>)
 8002856:	2001      	movs	r0, #1
 8002858:	f7fe f9b2 	bl	8000bc0 <HAL_FLASH_Program>
        if (flashstatus != HAL_OK)
 800285c:	2800      	cmp	r0, #0
 800285e:	d1c2      	bne.n	80027e6 <EE_Init+0xae>
        s_eraseinit.NbPages     = 1;
 8002860:	2201      	movs	r2, #1
        s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 8002862:	4b5e      	ldr	r3, [pc, #376]	; (80029dc <EE_Init+0x2a4>)
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002864:	9002      	str	r0, [sp, #8]
        s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 8002866:	9303      	str	r3, [sp, #12]
        s_eraseinit.NbPages     = 1;
 8002868:	9204      	str	r2, [sp, #16]
    if (addressvalue != ERASED)
 800286a:	495f      	ldr	r1, [pc, #380]	; (80029e8 <EE_Init+0x2b0>)
  while (Address <= PAGE0_END_ADDRESS)
 800286c:	485f      	ldr	r0, [pc, #380]	; (80029ec <EE_Init+0x2b4>)
 800286e:	e003      	b.n	8002878 <EE_Init+0x140>
    Address = Address + 4;
 8002870:	3304      	adds	r3, #4
  while (Address <= PAGE0_END_ADDRESS)
 8002872:	4283      	cmp	r3, r0
 8002874:	d100      	bne.n	8002878 <EE_Init+0x140>
 8002876:	e793      	b.n	80027a0 <EE_Init+0x68>
    addressvalue = (*(__IO uint16_t*)Address);
 8002878:	881a      	ldrh	r2, [r3, #0]
    if (addressvalue != ERASED)
 800287a:	428a      	cmp	r2, r1
 800287c:	d0f8      	beq.n	8002870 <EE_Init+0x138>
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800287e:	4669      	mov	r1, sp
 8002880:	a802      	add	r0, sp, #8
 8002882:	f7fe fad7 	bl	8000e34 <HAL_FLASHEx_Erase>
          if (flashstatus != HAL_OK)
 8002886:	2800      	cmp	r0, #0
 8002888:	d100      	bne.n	800288c <EE_Init+0x154>
 800288a:	e789      	b.n	80027a0 <EE_Init+0x68>
        return flashstatus;
 800288c:	b284      	uxth	r4, r0
 800288e:	e788      	b.n	80027a2 <EE_Init+0x6a>
      if (pagestatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8002890:	2c00      	cmp	r4, #0
 8002892:	d11d      	bne.n	80028d0 <EE_Init+0x198>
 8002894:	2301      	movs	r3, #1
 8002896:	2600      	movs	r6, #0
 8002898:	425b      	negs	r3, r3
 800289a:	4698      	mov	r8, r3
      *Data = (*(__IO uint16_t*)(address - 2));
 800289c:	4b54      	ldr	r3, [pc, #336]	; (80029f0 <EE_Init+0x2b8>)
 800289e:	4f55      	ldr	r7, [pc, #340]	; (80029f4 <EE_Init+0x2bc>)
 80028a0:	4699      	mov	r9, r3
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 80028a2:	4b59      	ldr	r3, [pc, #356]	; (8002a08 <EE_Init+0x2d0>)
 80028a4:	0072      	lsls	r2, r6, #1
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	5abc      	ldrh	r4, [r7, r2]
 80028aa:	42a3      	cmp	r3, r4
 80028ac:	d06c      	beq.n	8002988 <EE_Init+0x250>
          if (varidx != x)
 80028ae:	4546      	cmp	r6, r8
 80028b0:	d060      	beq.n	8002974 <EE_Init+0x23c>
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80028b2:	4b4a      	ldr	r3, [pc, #296]	; (80029dc <EE_Init+0x2a4>)
 80028b4:	881a      	ldrh	r2, [r3, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80028b6:	4b4a      	ldr	r3, [pc, #296]	; (80029e0 <EE_Init+0x2a8>)
 80028b8:	881b      	ldrh	r3, [r3, #0]
 80028ba:	b29b      	uxth	r3, r3
      if (pagestatus0 == VALID_PAGE)
 80028bc:	2a00      	cmp	r2, #0
 80028be:	d06e      	beq.n	800299e <EE_Init+0x266>
      else if (pagestatus1 == VALID_PAGE)
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d000      	beq.n	80028c6 <EE_Init+0x18e>
 80028c4:	e0fc      	b.n	8002ac0 <EE_Init+0x388>
 80028c6:	4b4d      	ldr	r3, [pc, #308]	; (80029fc <EE_Init+0x2c4>)
 80028c8:	494d      	ldr	r1, [pc, #308]	; (8002a00 <EE_Init+0x2c8>)
 80028ca:	001a      	movs	r2, r3
 80028cc:	484d      	ldr	r0, [pc, #308]	; (8002a04 <EE_Init+0x2cc>)
 80028ce:	e06a      	b.n	80029a6 <EE_Init+0x26e>
      else if (pagestatus1 == ERASED) /* Page0 receive, Page1 erased */
 80028d0:	4a45      	ldr	r2, [pc, #276]	; (80029e8 <EE_Init+0x2b0>)
 80028d2:	4294      	cmp	r4, r2
 80028d4:	d100      	bne.n	80028d8 <EE_Init+0x1a0>
 80028d6:	e0f6      	b.n	8002ac6 <EE_Init+0x38e>
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80028d8:	a805      	add	r0, sp, #20
  uint32_t page_error = 0;
 80028da:	9501      	str	r5, [sp, #4]
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80028dc:	9505      	str	r5, [sp, #20]
  s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 80028de:	6041      	str	r1, [r0, #4]
  s_eraseinit.NbPages     = 1;
 80028e0:	6086      	str	r6, [r0, #8]
  while (Address <= PAGE0_END_ADDRESS)
 80028e2:	4c42      	ldr	r4, [pc, #264]	; (80029ec <EE_Init+0x2b4>)
 80028e4:	e003      	b.n	80028ee <EE_Init+0x1b6>
    Address = Address + 4;
 80028e6:	3104      	adds	r1, #4
  while (Address <= PAGE0_END_ADDRESS)
 80028e8:	42a1      	cmp	r1, r4
 80028ea:	d100      	bne.n	80028ee <EE_Init+0x1b6>
 80028ec:	e750      	b.n	8002790 <EE_Init+0x58>
    addressvalue = (*(__IO uint16_t*)Address);
 80028ee:	880b      	ldrh	r3, [r1, #0]
    if (addressvalue != ERASED)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d0f8      	beq.n	80028e6 <EE_Init+0x1ae>
 80028f4:	e747      	b.n	8002786 <EE_Init+0x4e>
  while (Address <= PAGE0_END_ADDRESS)
 80028f6:	483d      	ldr	r0, [pc, #244]	; (80029ec <EE_Init+0x2b4>)
 80028f8:	e003      	b.n	8002902 <EE_Init+0x1ca>
    Address = Address + 4;
 80028fa:	3104      	adds	r1, #4
  while (Address <= PAGE0_END_ADDRESS)
 80028fc:	4281      	cmp	r1, r0
 80028fe:	d100      	bne.n	8002902 <EE_Init+0x1ca>
 8002900:	e74e      	b.n	80027a0 <EE_Init+0x68>
    addressvalue = (*(__IO uint16_t*)Address);
 8002902:	880a      	ldrh	r2, [r1, #0]
    if (addressvalue != ERASED)
 8002904:	429a      	cmp	r2, r3
 8002906:	d0f8      	beq.n	80028fa <EE_Init+0x1c2>
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8002908:	4669      	mov	r1, sp
 800290a:	a802      	add	r0, sp, #8
 800290c:	f7fe fa92 	bl	8000e34 <HAL_FLASHEx_Erase>
          if (flashstatus != HAL_OK)
 8002910:	2800      	cmp	r0, #0
 8002912:	d1bb      	bne.n	800288c <EE_Init+0x154>
 8002914:	e744      	b.n	80027a0 <EE_Init+0x68>
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002916:	a805      	add	r0, sp, #20
  uint32_t page_error = 0;
 8002918:	9401      	str	r4, [sp, #4]
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800291a:	9405      	str	r4, [sp, #20]
  s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 800291c:	6041      	str	r1, [r0, #4]
  s_eraseinit.NbPages     = 1;
 800291e:	6086      	str	r6, [r0, #8]
  while (Address <= PAGE0_END_ADDRESS)
 8002920:	4d32      	ldr	r5, [pc, #200]	; (80029ec <EE_Init+0x2b4>)
 8002922:	e002      	b.n	800292a <EE_Init+0x1f2>
    Address = Address + 4;
 8002924:	3104      	adds	r1, #4
  while (Address <= PAGE0_END_ADDRESS)
 8002926:	42a9      	cmp	r1, r5
 8002928:	d008      	beq.n	800293c <EE_Init+0x204>
    addressvalue = (*(__IO uint16_t*)Address);
 800292a:	880b      	ldrh	r3, [r1, #0]
    if (addressvalue != ERASED)
 800292c:	4293      	cmp	r3, r2
 800292e:	d0f9      	beq.n	8002924 <EE_Init+0x1ec>
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error); 
 8002930:	a901      	add	r1, sp, #4
 8002932:	f7fe fa7f 	bl	8000e34 <HAL_FLASHEx_Erase>
    if (flashstatus != HAL_OK)
 8002936:	2800      	cmp	r0, #0
 8002938:	d000      	beq.n	800293c <EE_Init+0x204>
 800293a:	e754      	b.n	80027e6 <EE_Init+0xae>
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 800293c:	2200      	movs	r2, #0
 800293e:	2300      	movs	r3, #0
 8002940:	4926      	ldr	r1, [pc, #152]	; (80029dc <EE_Init+0x2a4>)
 8002942:	2001      	movs	r0, #1
 8002944:	f7fe f93c 	bl	8000bc0 <HAL_FLASH_Program>
  if (flashstatus != HAL_OK)
 8002948:	2800      	cmp	r0, #0
 800294a:	d100      	bne.n	800294e <EE_Init+0x216>
 800294c:	e729      	b.n	80027a2 <EE_Init+0x6a>
 800294e:	e74a      	b.n	80027e6 <EE_Init+0xae>
  {
    /* Verify if address and address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
    {
      /* Set variable data */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);       
 8002950:	2300      	movs	r3, #0
 8002952:	0029      	movs	r1, r5
 8002954:	2001      	movs	r0, #1
 8002956:	f7fe f933 	bl	8000bc0 <HAL_FLASH_Program>
      /* If program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 800295a:	2800      	cmp	r0, #0
 800295c:	d000      	beq.n	8002960 <EE_Init+0x228>
 800295e:	e742      	b.n	80027e6 <EE_Init+0xae>
      {
        return flashstatus;
      }
      /* Set variable virtual address */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);       
 8002960:	0022      	movs	r2, r4
 8002962:	1ca9      	adds	r1, r5, #2
 8002964:	2300      	movs	r3, #0
 8002966:	2001      	movs	r0, #1
 8002968:	f7fe f92a 	bl	8000bc0 <HAL_FLASH_Program>
      /* Return program operation status */
      return flashstatus;
 800296c:	b284      	uxth	r4, r0
              if (eepromstatus != HAL_OK)
 800296e:	2c00      	cmp	r4, #0
 8002970:	d000      	beq.n	8002974 <EE_Init+0x23c>
 8002972:	e716      	b.n	80027a2 <EE_Init+0x6a>
 8002974:	3601      	adds	r6, #1
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8002976:	2e03      	cmp	r6, #3
 8002978:	d100      	bne.n	800297c <EE_Init+0x244>
 800297a:	e709      	b.n	8002790 <EE_Init+0x58>
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 800297c:	4b22      	ldr	r3, [pc, #136]	; (8002a08 <EE_Init+0x2d0>)
 800297e:	0072      	lsls	r2, r6, #1
 8002980:	881b      	ldrh	r3, [r3, #0]
 8002982:	5abc      	ldrh	r4, [r7, r2]
 8002984:	42a3      	cmp	r3, r4
 8002986:	d192      	bne.n	80028ae <EE_Init+0x176>
            x = varidx;
 8002988:	b233      	sxth	r3, r6
 800298a:	4698      	mov	r8, r3
 800298c:	e78f      	b.n	80028ae <EE_Init+0x176>
            x = varidx;
 800298e:	b233      	sxth	r3, r6
 8002990:	4698      	mov	r8, r3
 8002992:	e73d      	b.n	8002810 <EE_Init+0xd8>
      if (pagestatus0 == VALID_PAGE)
 8002994:	4b1d      	ldr	r3, [pc, #116]	; (8002a0c <EE_Init+0x2d4>)
 8002996:	491e      	ldr	r1, [pc, #120]	; (8002a10 <EE_Init+0x2d8>)
 8002998:	001a      	movs	r2, r3
 800299a:	481e      	ldr	r0, [pc, #120]	; (8002a14 <EE_Init+0x2dc>)
 800299c:	e749      	b.n	8002832 <EE_Init+0xfa>
 800299e:	4b1b      	ldr	r3, [pc, #108]	; (8002a0c <EE_Init+0x2d4>)
 80029a0:	491b      	ldr	r1, [pc, #108]	; (8002a10 <EE_Init+0x2d8>)
 80029a2:	001a      	movs	r2, r3
 80029a4:	481b      	ldr	r0, [pc, #108]	; (8002a14 <EE_Init+0x2dc>)
    addressvalue = (*(__IO uint16_t*)address);
 80029a6:	881b      	ldrh	r3, [r3, #0]
    if (addressvalue == VirtAddress)
 80029a8:	429c      	cmp	r4, r3
 80029aa:	d104      	bne.n	80029b6 <EE_Init+0x27e>
 80029ac:	e061      	b.n	8002a72 <EE_Init+0x33a>
    addressvalue = (*(__IO uint16_t*)address);
 80029ae:	8819      	ldrh	r1, [r3, #0]
    if (addressvalue == VirtAddress)
 80029b0:	428c      	cmp	r4, r1
 80029b2:	d05d      	beq.n	8002a70 <EE_Init+0x338>
 80029b4:	001a      	movs	r2, r3
      address = address - 4;
 80029b6:	1f13      	subs	r3, r2, #4
  while (address > (PageStartAddress + 2))
 80029b8:	4298      	cmp	r0, r3
 80029ba:	d3f8      	bcc.n	80029ae <EE_Init+0x276>
 80029bc:	e7da      	b.n	8002974 <EE_Init+0x23c>
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80029be:	a805      	add	r0, sp, #20
  uint32_t page_error = 0;
 80029c0:	9501      	str	r5, [sp, #4]
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80029c2:	9505      	str	r5, [sp, #20]
  s_eraseinit.PageAddress = PAGE0_BASE_ADDRESS;
 80029c4:	6041      	str	r1, [r0, #4]
  s_eraseinit.NbPages     = 1;
 80029c6:	6086      	str	r6, [r0, #8]
  while (Address <= PAGE0_END_ADDRESS)
 80029c8:	4c08      	ldr	r4, [pc, #32]	; (80029ec <EE_Init+0x2b4>)
 80029ca:	e003      	b.n	80029d4 <EE_Init+0x29c>
    Address = Address + 4;
 80029cc:	3104      	adds	r1, #4
  while (Address <= PAGE0_END_ADDRESS)
 80029ce:	42a1      	cmp	r1, r4
 80029d0:	d100      	bne.n	80029d4 <EE_Init+0x29c>
 80029d2:	e6dd      	b.n	8002790 <EE_Init+0x58>
    addressvalue = (*(__IO uint16_t*)Address);
 80029d4:	880a      	ldrh	r2, [r1, #0]
    if (addressvalue != ERASED)
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d0f8      	beq.n	80029cc <EE_Init+0x294>
 80029da:	e6d4      	b.n	8002786 <EE_Init+0x4e>
 80029dc:	08007000 	.word	0x08007000
 80029e0:	08007800 	.word	0x08007800
 80029e4:	0000eeee 	.word	0x0000eeee
 80029e8:	0000ffff 	.word	0x0000ffff
 80029ec:	08007400 	.word	0x08007400
 80029f0:	2000007c 	.word	0x2000007c
 80029f4:	20000004 	.word	0x20000004
 80029f8:	08007806 	.word	0x08007806
 80029fc:	0800f3fe 	.word	0x0800f3fe
 8002a00:	0800f3fc 	.word	0x0800f3fc
 8002a04:	0800f002 	.word	0x0800f002
 8002a08:	08007006 	.word	0x08007006
 8002a0c:	080073fe 	.word	0x080073fe
 8002a10:	080073fc 	.word	0x080073fc
 8002a14:	08007002 	.word	0x08007002
 8002a18:	1f91      	subs	r1, r2, #6
      *Data = (*(__IO uint16_t*)(address - 2));
 8002a1a:	464b      	mov	r3, r9
 8002a1c:	880a      	ldrh	r2, [r1, #0]
 8002a1e:	b292      	uxth	r2, r2
 8002a20:	801a      	strh	r2, [r3, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002a22:	4d38      	ldr	r5, [pc, #224]	; (8002b04 <EE_Init+0x3cc>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002a24:	4b38      	ldr	r3, [pc, #224]	; (8002b08 <EE_Init+0x3d0>)
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002a26:	8828      	ldrh	r0, [r5, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002a28:	881b      	ldrh	r3, [r3, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002a2a:	b280      	uxth	r0, r0
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002a2c:	b29b      	uxth	r3, r3
      if (pagestatus1 == VALID_PAGE)
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d111      	bne.n	8002a56 <EE_Init+0x31e>
        if (pagestatus0 == RECEIVE_DATA)
 8002a32:	4b36      	ldr	r3, [pc, #216]	; (8002b0c <EE_Init+0x3d4>)
 8002a34:	4298      	cmp	r0, r3
 8002a36:	d013      	beq.n	8002a60 <EE_Init+0x328>
 8002a38:	4d35      	ldr	r5, [pc, #212]	; (8002b10 <EE_Init+0x3d8>)
 8002a3a:	4936      	ldr	r1, [pc, #216]	; (8002b14 <EE_Init+0x3dc>)
 8002a3c:	002b      	movs	r3, r5
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3301      	adds	r3, #1
 8002a42:	d103      	bne.n	8002a4c <EE_Init+0x314>
 8002a44:	e04a      	b.n	8002adc <EE_Init+0x3a4>
 8002a46:	682b      	ldr	r3, [r5, #0]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	d047      	beq.n	8002adc <EE_Init+0x3a4>
    }
    else
    {
      /* Next address location */
      address = address + 4;
 8002a4c:	3504      	adds	r5, #4
  while (address < pageendaddress)
 8002a4e:	42a9      	cmp	r1, r5
 8002a50:	d8f9      	bhi.n	8002a46 <EE_Init+0x30e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8002a52:	2480      	movs	r4, #128	; 0x80
 8002a54:	e6a5      	b.n	80027a2 <EE_Init+0x6a>
      else if (pagestatus0 == VALID_PAGE)
 8002a56:	2800      	cmp	r0, #0
 8002a58:	d105      	bne.n	8002a66 <EE_Init+0x32e>
        if (pagestatus1 == RECEIVE_DATA)
 8002a5a:	492c      	ldr	r1, [pc, #176]	; (8002b0c <EE_Init+0x3d4>)
 8002a5c:	428b      	cmp	r3, r1
 8002a5e:	d0eb      	beq.n	8002a38 <EE_Init+0x300>
 8002a60:	492d      	ldr	r1, [pc, #180]	; (8002b18 <EE_Init+0x3e0>)
 8002a62:	002b      	movs	r3, r5
 8002a64:	e7eb      	b.n	8002a3e <EE_Init+0x306>
    return  NO_VALID_PAGE;
 8002a66:	24ab      	movs	r4, #171	; 0xab
 8002a68:	e69b      	b.n	80027a2 <EE_Init+0x6a>
 8002a6a:	4b2c      	ldr	r3, [pc, #176]	; (8002b1c <EE_Init+0x3e4>)
 8002a6c:	881a      	ldrh	r2, [r3, #0]
 8002a6e:	e7d8      	b.n	8002a22 <EE_Init+0x2ea>
 8002a70:	1f91      	subs	r1, r2, #6
      *Data = (*(__IO uint16_t*)(address - 2));
 8002a72:	464b      	mov	r3, r9
 8002a74:	880a      	ldrh	r2, [r1, #0]
 8002a76:	b292      	uxth	r2, r2
 8002a78:	801a      	strh	r2, [r3, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002a7a:	4d22      	ldr	r5, [pc, #136]	; (8002b04 <EE_Init+0x3cc>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002a7c:	4b22      	ldr	r3, [pc, #136]	; (8002b08 <EE_Init+0x3d0>)
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002a7e:	8828      	ldrh	r0, [r5, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002a80:	881b      	ldrh	r3, [r3, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002a82:	b280      	uxth	r0, r0
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002a84:	b29b      	uxth	r3, r3
      if (pagestatus1 == VALID_PAGE)
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d013      	beq.n	8002ab2 <EE_Init+0x37a>
      else if (pagestatus0 == VALID_PAGE)
 8002a8a:	2800      	cmp	r0, #0
 8002a8c:	d1eb      	bne.n	8002a66 <EE_Init+0x32e>
        if (pagestatus1 == RECEIVE_DATA)
 8002a8e:	491f      	ldr	r1, [pc, #124]	; (8002b0c <EE_Init+0x3d4>)
 8002a90:	428b      	cmp	r3, r1
 8002a92:	d011      	beq.n	8002ab8 <EE_Init+0x380>
 8002a94:	002b      	movs	r3, r5
 8002a96:	4920      	ldr	r1, [pc, #128]	; (8002b18 <EE_Init+0x3e0>)
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	d104      	bne.n	8002aa8 <EE_Init+0x370>
 8002a9e:	e757      	b.n	8002950 <EE_Init+0x218>
 8002aa0:	682b      	ldr	r3, [r5, #0]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	d100      	bne.n	8002aa8 <EE_Init+0x370>
 8002aa6:	e753      	b.n	8002950 <EE_Init+0x218>
      address = address + 4;
 8002aa8:	3504      	adds	r5, #4
  while (address < pageendaddress)
 8002aaa:	42a9      	cmp	r1, r5
 8002aac:	d8f8      	bhi.n	8002aa0 <EE_Init+0x368>
  return PAGE_FULL;
 8002aae:	2480      	movs	r4, #128	; 0x80
 8002ab0:	e677      	b.n	80027a2 <EE_Init+0x6a>
        if (pagestatus0 == RECEIVE_DATA)
 8002ab2:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <EE_Init+0x3d4>)
 8002ab4:	4298      	cmp	r0, r3
 8002ab6:	d0ed      	beq.n	8002a94 <EE_Init+0x35c>
 8002ab8:	4d15      	ldr	r5, [pc, #84]	; (8002b10 <EE_Init+0x3d8>)
 8002aba:	4916      	ldr	r1, [pc, #88]	; (8002b14 <EE_Init+0x3dc>)
 8002abc:	002b      	movs	r3, r5
 8002abe:	e7eb      	b.n	8002a98 <EE_Init+0x360>
 8002ac0:	4b16      	ldr	r3, [pc, #88]	; (8002b1c <EE_Init+0x3e4>)
 8002ac2:	881a      	ldrh	r2, [r3, #0]
 8002ac4:	e7d9      	b.n	8002a7a <EE_Init+0x342>
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2300      	movs	r3, #0
 8002aca:	2001      	movs	r0, #1
        s_eraseinit.PageAddress = PAGE1_BASE_ADDRESS;
 8002acc:	9703      	str	r7, [sp, #12]
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8002ace:	f7fe f877 	bl	8000bc0 <HAL_FLASH_Program>
        if (flashstatus != HAL_OK)
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	d100      	bne.n	8002ad8 <EE_Init+0x3a0>
 8002ad6:	e663      	b.n	80027a0 <EE_Init+0x68>
        return flashstatus;
 8002ad8:	b284      	uxth	r4, r0
 8002ada:	e662      	b.n	80027a2 <EE_Init+0x6a>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);       
 8002adc:	2300      	movs	r3, #0
 8002ade:	0029      	movs	r1, r5
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f7fe f86d 	bl	8000bc0 <HAL_FLASH_Program>
      if (flashstatus != HAL_OK)
 8002ae6:	2800      	cmp	r0, #0
 8002ae8:	d000      	beq.n	8002aec <EE_Init+0x3b4>
 8002aea:	e67c      	b.n	80027e6 <EE_Init+0xae>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);       
 8002aec:	0022      	movs	r2, r4
 8002aee:	1ca9      	adds	r1, r5, #2
 8002af0:	2300      	movs	r3, #0
 8002af2:	2001      	movs	r0, #1
 8002af4:	f7fe f864 	bl	8000bc0 <HAL_FLASH_Program>
      return flashstatus;
 8002af8:	b284      	uxth	r4, r0
              if (eepromstatus != HAL_OK)
 8002afa:	2c00      	cmp	r4, #0
 8002afc:	d100      	bne.n	8002b00 <EE_Init+0x3c8>
 8002afe:	e6a4      	b.n	800284a <EE_Init+0x112>
 8002b00:	e64f      	b.n	80027a2 <EE_Init+0x6a>
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	08007000 	.word	0x08007000
 8002b08:	08007800 	.word	0x08007800
 8002b0c:	0000eeee 	.word	0x0000eeee
 8002b10:	0800f000 	.word	0x0800f000
 8002b14:	0800f3ff 	.word	0x0800f3ff
 8002b18:	080073ff 	.word	0x080073ff
 8002b1c:	2000007c 	.word	0x2000007c

08002b20 <EE_ReadVariable>:
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002b20:	4b13      	ldr	r3, [pc, #76]	; (8002b70 <EE_ReadVariable+0x50>)
{
 8002b22:	b530      	push	{r4, r5, lr}
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002b24:	881a      	ldrh	r2, [r3, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002b26:	4b13      	ldr	r3, [pc, #76]	; (8002b74 <EE_ReadVariable+0x54>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	b29b      	uxth	r3, r3
      if (pagestatus0 == VALID_PAGE)
 8002b2c:	2a00      	cmp	r2, #0
 8002b2e:	d006      	beq.n	8002b3e <EE_ReadVariable+0x1e>
      else if (pagestatus1 == VALID_PAGE)
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d115      	bne.n	8002b60 <EE_ReadVariable+0x40>
 8002b34:	4a10      	ldr	r2, [pc, #64]	; (8002b78 <EE_ReadVariable+0x58>)
 8002b36:	4c11      	ldr	r4, [pc, #68]	; (8002b7c <EE_ReadVariable+0x5c>)
 8002b38:	4d11      	ldr	r5, [pc, #68]	; (8002b80 <EE_ReadVariable+0x60>)
 8002b3a:	0013      	movs	r3, r2
 8002b3c:	e003      	b.n	8002b46 <EE_ReadVariable+0x26>
      if (pagestatus0 == VALID_PAGE)
 8002b3e:	4a11      	ldr	r2, [pc, #68]	; (8002b84 <EE_ReadVariable+0x64>)
 8002b40:	4c11      	ldr	r4, [pc, #68]	; (8002b88 <EE_ReadVariable+0x68>)
 8002b42:	0013      	movs	r3, r2
 8002b44:	4d11      	ldr	r5, [pc, #68]	; (8002b8c <EE_ReadVariable+0x6c>)
    addressvalue = (*(__IO uint16_t*)address);
 8002b46:	881b      	ldrh	r3, [r3, #0]
    if (addressvalue == VirtAddress)
 8002b48:	4298      	cmp	r0, r3
 8002b4a:	d104      	bne.n	8002b56 <EE_ReadVariable+0x36>
 8002b4c:	e00b      	b.n	8002b66 <EE_ReadVariable+0x46>
    addressvalue = (*(__IO uint16_t*)address);
 8002b4e:	881c      	ldrh	r4, [r3, #0]
    if (addressvalue == VirtAddress)
 8002b50:	4284      	cmp	r4, r0
 8002b52:	d007      	beq.n	8002b64 <EE_ReadVariable+0x44>
 8002b54:	001a      	movs	r2, r3
      address = address - 4;
 8002b56:	1f13      	subs	r3, r2, #4
  while (address > (PageStartAddress + 2))
 8002b58:	429d      	cmp	r5, r3
 8002b5a:	d3f8      	bcc.n	8002b4e <EE_ReadVariable+0x2e>
  uint16_t addressvalue = 0x5555, readstatus = 1;
 8002b5c:	2001      	movs	r0, #1
}
 8002b5e:	bd30      	pop	{r4, r5, pc}
    return  NO_VALID_PAGE;
 8002b60:	20ab      	movs	r0, #171	; 0xab
 8002b62:	e7fc      	b.n	8002b5e <EE_ReadVariable+0x3e>
 8002b64:	1f94      	subs	r4, r2, #6
      *Data = (*(__IO uint16_t*)(address - 2));
 8002b66:	8823      	ldrh	r3, [r4, #0]
      readstatus = 0;
 8002b68:	2000      	movs	r0, #0
      *Data = (*(__IO uint16_t*)(address - 2));
 8002b6a:	800b      	strh	r3, [r1, #0]
      break;
 8002b6c:	e7f7      	b.n	8002b5e <EE_ReadVariable+0x3e>
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	08007000 	.word	0x08007000
 8002b74:	08007800 	.word	0x08007800
 8002b78:	0800f3fe 	.word	0x0800f3fe
 8002b7c:	0800f3fc 	.word	0x0800f3fc
 8002b80:	0800f002 	.word	0x0800f002
 8002b84:	080073fe 	.word	0x080073fe
 8002b88:	080073fc 	.word	0x080073fc
 8002b8c:	08007002 	.word	0x08007002

08002b90 <EE_WriteVariable>:
{
 8002b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b92:	464e      	mov	r6, r9
 8002b94:	4645      	mov	r5, r8
 8002b96:	46de      	mov	lr, fp
 8002b98:	4657      	mov	r7, sl
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002b9a:	4b86      	ldr	r3, [pc, #536]	; (8002db4 <EE_WriteVariable+0x224>)
{
 8002b9c:	b5e0      	push	{r5, r6, r7, lr}
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002b9e:	4a86      	ldr	r2, [pc, #536]	; (8002db8 <EE_WriteVariable+0x228>)
{
 8002ba0:	000d      	movs	r5, r1
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002ba2:	8819      	ldrh	r1, [r3, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002ba4:	8812      	ldrh	r2, [r2, #0]
{
 8002ba6:	b085      	sub	sp, #20
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002ba8:	b292      	uxth	r2, r2
{
 8002baa:	0006      	movs	r6, r0
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002bac:	b289      	uxth	r1, r1
      if (pagestatus1 == VALID_PAGE)
 8002bae:	2a00      	cmp	r2, #0
 8002bb0:	d129      	bne.n	8002c06 <EE_WriteVariable+0x76>
        if (pagestatus0 == RECEIVE_DATA)
 8002bb2:	4a82      	ldr	r2, [pc, #520]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002bb4:	4291      	cmp	r1, r2
 8002bb6:	d02c      	beq.n	8002c12 <EE_WriteVariable+0x82>
 8002bb8:	4b81      	ldr	r3, [pc, #516]	; (8002dc0 <EE_WriteVariable+0x230>)
 8002bba:	4a82      	ldr	r2, [pc, #520]	; (8002dc4 <EE_WriteVariable+0x234>)
 8002bbc:	001c      	movs	r4, r3
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	d103      	bne.n	8002bcc <EE_WriteVariable+0x3c>
 8002bc4:	e028      	b.n	8002c18 <EE_WriteVariable+0x88>
 8002bc6:	6823      	ldr	r3, [r4, #0]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	d025      	beq.n	8002c18 <EE_WriteVariable+0x88>
      address = address + 4;
 8002bcc:	3404      	adds	r4, #4
  while (address < pageendaddress)
 8002bce:	42a2      	cmp	r2, r4
 8002bd0:	d8f9      	bhi.n	8002bc6 <EE_WriteVariable+0x36>
  HAL_StatusTypeDef flashstatus = HAL_OK;
  uint32_t newpageaddress = EEPROM_START_ADDRESS;
  uint32_t oldpageid = 0;
  uint16_t validpage = PAGE0, varidx = 0;
  uint16_t eepromstatus = 0, readstatus = 0;
  uint32_t page_error = 0;
 8002bd2:	2300      	movs	r3, #0
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002bd4:	4a77      	ldr	r2, [pc, #476]	; (8002db4 <EE_WriteVariable+0x224>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002bd6:	4c78      	ldr	r4, [pc, #480]	; (8002db8 <EE_WriteVariable+0x228>)
  uint32_t page_error = 0;
 8002bd8:	9300      	str	r3, [sp, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002bda:	8811      	ldrh	r1, [r2, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002bdc:	8823      	ldrh	r3, [r4, #0]
 8002bde:	b29b      	uxth	r3, r3
      if (pagestatus0 == VALID_PAGE)
 8002be0:	2900      	cmp	r1, #0
 8002be2:	d125      	bne.n	8002c30 <EE_WriteVariable+0xa0>
  {
    /* New page address  where variable will be moved to */
    newpageaddress = PAGE1_BASE_ADDRESS;

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE0_BASE_ADDRESS;
 8002be4:	4690      	mov	r8, r2
  {
    return NO_VALID_PAGE;       /* No valid Page */
  }

  /* Set the new Page status to RECEIVE_DATA status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, RECEIVE_DATA);  
 8002be6:	4a75      	ldr	r2, [pc, #468]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002be8:	2300      	movs	r3, #0
 8002bea:	0021      	movs	r1, r4
 8002bec:	2001      	movs	r0, #1
 8002bee:	f7fd ffe7 	bl	8000bc0 <HAL_FLASH_Program>
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8002bf2:	2800      	cmp	r0, #0
 8002bf4:	d02a      	beq.n	8002c4c <EE_WriteVariable+0xbc>
  /* Erase the old Page: Set old Page status to ERASED status */
  flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);  
  /* If erase operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
  {
    return flashstatus;
 8002bf6:	b280      	uxth	r0, r0
}
 8002bf8:	b005      	add	sp, #20
 8002bfa:	bc3c      	pop	{r2, r3, r4, r5}
 8002bfc:	4690      	mov	r8, r2
 8002bfe:	4699      	mov	r9, r3
 8002c00:	46a2      	mov	sl, r4
 8002c02:	46ab      	mov	fp, r5
 8002c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return  NO_VALID_PAGE;
 8002c06:	20ab      	movs	r0, #171	; 0xab
      else if (pagestatus0 == VALID_PAGE)
 8002c08:	2900      	cmp	r1, #0
 8002c0a:	d1f5      	bne.n	8002bf8 <EE_WriteVariable+0x68>
        if (pagestatus1 == RECEIVE_DATA)
 8002c0c:	496b      	ldr	r1, [pc, #428]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002c0e:	428a      	cmp	r2, r1
 8002c10:	d0d2      	beq.n	8002bb8 <EE_WriteVariable+0x28>
 8002c12:	001c      	movs	r4, r3
 8002c14:	4a6c      	ldr	r2, [pc, #432]	; (8002dc8 <EE_WriteVariable+0x238>)
 8002c16:	e7d2      	b.n	8002bbe <EE_WriteVariable+0x2e>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);       
 8002c18:	002a      	movs	r2, r5
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	0021      	movs	r1, r4
 8002c1e:	2001      	movs	r0, #1
 8002c20:	f7fd ffce 	bl	8000bc0 <HAL_FLASH_Program>
      if (flashstatus != HAL_OK)
 8002c24:	2800      	cmp	r0, #0
 8002c26:	d008      	beq.n	8002c3a <EE_WriteVariable+0xaa>
      return flashstatus;
 8002c28:	b280      	uxth	r0, r0
  if (Status == PAGE_FULL)
 8002c2a:	2880      	cmp	r0, #128	; 0x80
 8002c2c:	d1e4      	bne.n	8002bf8 <EE_WriteVariable+0x68>
 8002c2e:	e7d0      	b.n	8002bd2 <EE_WriteVariable+0x42>
      else if (pagestatus1 == VALID_PAGE)
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d109      	bne.n	8002c48 <EE_WriteVariable+0xb8>
    oldpageid = PAGE1_BASE_ADDRESS;
 8002c34:	46a0      	mov	r8, r4
    newpageaddress = PAGE0_BASE_ADDRESS;
 8002c36:	0014      	movs	r4, r2
 8002c38:	e7d5      	b.n	8002be6 <EE_WriteVariable+0x56>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);       
 8002c3a:	1ca1      	adds	r1, r4, #2
 8002c3c:	0032      	movs	r2, r6
 8002c3e:	2300      	movs	r3, #0
 8002c40:	2001      	movs	r0, #1
 8002c42:	f7fd ffbd 	bl	8000bc0 <HAL_FLASH_Program>
 8002c46:	e7ef      	b.n	8002c28 <EE_WriteVariable+0x98>
    return NO_VALID_PAGE;       /* No valid Page */
 8002c48:	20ab      	movs	r0, #171	; 0xab
 8002c4a:	e7d5      	b.n	8002bf8 <EE_WriteVariable+0x68>
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002c4c:	4b59      	ldr	r3, [pc, #356]	; (8002db4 <EE_WriteVariable+0x224>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002c4e:	4a5a      	ldr	r2, [pc, #360]	; (8002db8 <EE_WriteVariable+0x228>)
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002c50:	8819      	ldrh	r1, [r3, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002c52:	8812      	ldrh	r2, [r2, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002c54:	b289      	uxth	r1, r1
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002c56:	b292      	uxth	r2, r2
      if (pagestatus1 == VALID_PAGE)
 8002c58:	2a00      	cmp	r2, #0
 8002c5a:	d111      	bne.n	8002c80 <EE_WriteVariable+0xf0>
        if (pagestatus0 == RECEIVE_DATA)
 8002c5c:	4a57      	ldr	r2, [pc, #348]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002c5e:	4291      	cmp	r1, r2
 8002c60:	d013      	beq.n	8002c8a <EE_WriteVariable+0xfa>
 8002c62:	4b57      	ldr	r3, [pc, #348]	; (8002dc0 <EE_WriteVariable+0x230>)
 8002c64:	4a57      	ldr	r2, [pc, #348]	; (8002dc4 <EE_WriteVariable+0x234>)
 8002c66:	001f      	movs	r7, r3
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	d103      	bne.n	8002c76 <EE_WriteVariable+0xe6>
 8002c6e:	e00f      	b.n	8002c90 <EE_WriteVariable+0x100>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	3301      	adds	r3, #1
 8002c74:	d00c      	beq.n	8002c90 <EE_WriteVariable+0x100>
      address = address + 4;
 8002c76:	3704      	adds	r7, #4
  while (address < pageendaddress)
 8002c78:	4297      	cmp	r7, r2
 8002c7a:	d3f9      	bcc.n	8002c70 <EE_WriteVariable+0xe0>
  return PAGE_FULL;
 8002c7c:	2080      	movs	r0, #128	; 0x80
 8002c7e:	e7bb      	b.n	8002bf8 <EE_WriteVariable+0x68>
      else if (pagestatus0 == VALID_PAGE)
 8002c80:	2900      	cmp	r1, #0
 8002c82:	d1e1      	bne.n	8002c48 <EE_WriteVariable+0xb8>
        if (pagestatus1 == RECEIVE_DATA)
 8002c84:	494d      	ldr	r1, [pc, #308]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002c86:	428a      	cmp	r2, r1
 8002c88:	d0eb      	beq.n	8002c62 <EE_WriteVariable+0xd2>
 8002c8a:	4a4f      	ldr	r2, [pc, #316]	; (8002dc8 <EE_WriteVariable+0x238>)
 8002c8c:	001f      	movs	r7, r3
 8002c8e:	e7eb      	b.n	8002c68 <EE_WriteVariable+0xd8>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);       
 8002c90:	002a      	movs	r2, r5
 8002c92:	2300      	movs	r3, #0
 8002c94:	0039      	movs	r1, r7
 8002c96:	2001      	movs	r0, #1
 8002c98:	f7fd ff92 	bl	8000bc0 <HAL_FLASH_Program>
      if (flashstatus != HAL_OK)
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	d1aa      	bne.n	8002bf6 <EE_WriteVariable+0x66>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);       
 8002ca0:	1cb9      	adds	r1, r7, #2
 8002ca2:	0032      	movs	r2, r6
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	2001      	movs	r0, #1
 8002ca8:	f7fd ff8a 	bl	8000bc0 <HAL_FLASH_Program>
      return flashstatus;
 8002cac:	b280      	uxth	r0, r0
  if (eepromstatus != HAL_OK)
 8002cae:	2800      	cmp	r0, #0
 8002cb0:	d1a2      	bne.n	8002bf8 <EE_WriteVariable+0x68>
 8002cb2:	4b46      	ldr	r3, [pc, #280]	; (8002dcc <EE_WriteVariable+0x23c>)
 8002cb4:	2700      	movs	r7, #0
 8002cb6:	4699      	mov	r9, r3
      *Data = (*(__IO uint16_t*)(address - 2));
 8002cb8:	4b45      	ldr	r3, [pc, #276]	; (8002dd0 <EE_WriteVariable+0x240>)
 8002cba:	469a      	mov	sl, r3
    if (VirtAddVarTab[varidx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8002cbc:	464b      	mov	r3, r9
 8002cbe:	5bdb      	ldrh	r3, [r3, r7]
 8002cc0:	469b      	mov	fp, r3
 8002cc2:	429e      	cmp	r6, r3
 8002cc4:	d017      	beq.n	8002cf6 <EE_WriteVariable+0x166>
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002cc6:	4b3b      	ldr	r3, [pc, #236]	; (8002db4 <EE_WriteVariable+0x224>)
 8002cc8:	881a      	ldrh	r2, [r3, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002cca:	4b3b      	ldr	r3, [pc, #236]	; (8002db8 <EE_WriteVariable+0x228>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	b29b      	uxth	r3, r3
      if (pagestatus0 == VALID_PAGE)
 8002cd0:	2a00      	cmp	r2, #0
 8002cd2:	d02d      	beq.n	8002d30 <EE_WriteVariable+0x1a0>
      else if (pagestatus1 == VALID_PAGE)
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d14f      	bne.n	8002d78 <EE_WriteVariable+0x1e8>
 8002cd8:	4a3e      	ldr	r2, [pc, #248]	; (8002dd4 <EE_WriteVariable+0x244>)
 8002cda:	493f      	ldr	r1, [pc, #252]	; (8002dd8 <EE_WriteVariable+0x248>)
 8002cdc:	0013      	movs	r3, r2
 8002cde:	483f      	ldr	r0, [pc, #252]	; (8002ddc <EE_WriteVariable+0x24c>)
    addressvalue = (*(__IO uint16_t*)address);
 8002ce0:	881b      	ldrh	r3, [r3, #0]
    if (addressvalue == VirtAddress)
 8002ce2:	459b      	cmp	fp, r3
 8002ce4:	d104      	bne.n	8002cf0 <EE_WriteVariable+0x160>
 8002ce6:	e029      	b.n	8002d3c <EE_WriteVariable+0x1ac>
    addressvalue = (*(__IO uint16_t*)address);
 8002ce8:	8819      	ldrh	r1, [r3, #0]
    if (addressvalue == VirtAddress)
 8002cea:	458b      	cmp	fp, r1
 8002cec:	d025      	beq.n	8002d3a <EE_WriteVariable+0x1aa>
 8002cee:	001a      	movs	r2, r3
      address = address - 4;
 8002cf0:	1f13      	subs	r3, r2, #4
  while (address > (PageStartAddress + 2))
 8002cf2:	4298      	cmp	r0, r3
 8002cf4:	d3f8      	bcc.n	8002ce8 <EE_WriteVariable+0x158>
 8002cf6:	3702      	adds	r7, #2
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8002cf8:	2f06      	cmp	r7, #6
 8002cfa:	d1df      	bne.n	8002cbc <EE_WriteVariable+0x12c>
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	9301      	str	r3, [sp, #4]
  s_eraseinit.PageAddress = oldpageid;
 8002d00:	4643      	mov	r3, r8
 8002d02:	9302      	str	r3, [sp, #8]
  s_eraseinit.NbPages     = 1;
 8002d04:	2301      	movs	r3, #1
  flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);  
 8002d06:	4669      	mov	r1, sp
 8002d08:	a801      	add	r0, sp, #4
  s_eraseinit.NbPages     = 1;
 8002d0a:	9303      	str	r3, [sp, #12]
  flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);  
 8002d0c:	f7fe f892 	bl	8000e34 <HAL_FLASHEx_Erase>
  if (flashstatus != HAL_OK)
 8002d10:	2800      	cmp	r0, #0
 8002d12:	d000      	beq.n	8002d16 <EE_WriteVariable+0x186>
 8002d14:	e76f      	b.n	8002bf6 <EE_WriteVariable+0x66>
  }

  /* Set new Page status to VALID_PAGE status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, VALID_PAGE);   
 8002d16:	2300      	movs	r3, #0
 8002d18:	2200      	movs	r2, #0
 8002d1a:	0021      	movs	r1, r4
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	f7fd ff4f 	bl	8000bc0 <HAL_FLASH_Program>
 8002d22:	0003      	movs	r3, r0
  }
  
  

  /* Return last operation flash status */
  return flashstatus;
 8002d24:	2000      	movs	r0, #0
  if (flashstatus != HAL_OK)
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d100      	bne.n	8002d2c <EE_WriteVariable+0x19c>
 8002d2a:	e765      	b.n	8002bf8 <EE_WriteVariable+0x68>
    return flashstatus;
 8002d2c:	b298      	uxth	r0, r3
 8002d2e:	e763      	b.n	8002bf8 <EE_WriteVariable+0x68>
      if (pagestatus0 == VALID_PAGE)
 8002d30:	4a2b      	ldr	r2, [pc, #172]	; (8002de0 <EE_WriteVariable+0x250>)
 8002d32:	492c      	ldr	r1, [pc, #176]	; (8002de4 <EE_WriteVariable+0x254>)
 8002d34:	482c      	ldr	r0, [pc, #176]	; (8002de8 <EE_WriteVariable+0x258>)
 8002d36:	0013      	movs	r3, r2
 8002d38:	e7d2      	b.n	8002ce0 <EE_WriteVariable+0x150>
 8002d3a:	1f91      	subs	r1, r2, #6
      *Data = (*(__IO uint16_t*)(address - 2));
 8002d3c:	4653      	mov	r3, sl
 8002d3e:	880a      	ldrh	r2, [r1, #0]
 8002d40:	b292      	uxth	r2, r2
 8002d42:	801a      	strh	r2, [r3, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002d44:	4b1b      	ldr	r3, [pc, #108]	; (8002db4 <EE_WriteVariable+0x224>)
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002d46:	491c      	ldr	r1, [pc, #112]	; (8002db8 <EE_WriteVariable+0x228>)
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002d48:	8818      	ldrh	r0, [r3, #0]
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002d4a:	8809      	ldrh	r1, [r1, #0]
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8002d4c:	b280      	uxth	r0, r0
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8002d4e:	b289      	uxth	r1, r1
      if (pagestatus1 == VALID_PAGE)
 8002d50:	2900      	cmp	r1, #0
 8002d52:	d114      	bne.n	8002d7e <EE_WriteVariable+0x1ee>
        if (pagestatus0 == RECEIVE_DATA)
 8002d54:	4919      	ldr	r1, [pc, #100]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002d56:	4288      	cmp	r0, r1
 8002d58:	d017      	beq.n	8002d8a <EE_WriteVariable+0x1fa>
 8002d5a:	4b19      	ldr	r3, [pc, #100]	; (8002dc0 <EE_WriteVariable+0x230>)
 8002d5c:	4919      	ldr	r1, [pc, #100]	; (8002dc4 <EE_WriteVariable+0x234>)
 8002d5e:	001d      	movs	r5, r3
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	3301      	adds	r3, #1
 8002d64:	d103      	bne.n	8002d6e <EE_WriteVariable+0x1de>
 8002d66:	e013      	b.n	8002d90 <EE_WriteVariable+0x200>
 8002d68:	682b      	ldr	r3, [r5, #0]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	d010      	beq.n	8002d90 <EE_WriteVariable+0x200>
      address = address + 4;
 8002d6e:	3504      	adds	r5, #4
  while (address < pageendaddress)
 8002d70:	428d      	cmp	r5, r1
 8002d72:	d3f9      	bcc.n	8002d68 <EE_WriteVariable+0x1d8>
  return PAGE_FULL;
 8002d74:	2080      	movs	r0, #128	; 0x80
 8002d76:	e73f      	b.n	8002bf8 <EE_WriteVariable+0x68>
 8002d78:	4b15      	ldr	r3, [pc, #84]	; (8002dd0 <EE_WriteVariable+0x240>)
 8002d7a:	881a      	ldrh	r2, [r3, #0]
 8002d7c:	e7e2      	b.n	8002d44 <EE_WriteVariable+0x1b4>
      else if (pagestatus0 == VALID_PAGE)
 8002d7e:	2800      	cmp	r0, #0
 8002d80:	d000      	beq.n	8002d84 <EE_WriteVariable+0x1f4>
 8002d82:	e761      	b.n	8002c48 <EE_WriteVariable+0xb8>
        if (pagestatus1 == RECEIVE_DATA)
 8002d84:	480d      	ldr	r0, [pc, #52]	; (8002dbc <EE_WriteVariable+0x22c>)
 8002d86:	4281      	cmp	r1, r0
 8002d88:	d0e7      	beq.n	8002d5a <EE_WriteVariable+0x1ca>
 8002d8a:	001d      	movs	r5, r3
 8002d8c:	490e      	ldr	r1, [pc, #56]	; (8002dc8 <EE_WriteVariable+0x238>)
 8002d8e:	e7e7      	b.n	8002d60 <EE_WriteVariable+0x1d0>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);       
 8002d90:	2300      	movs	r3, #0
 8002d92:	0029      	movs	r1, r5
 8002d94:	2001      	movs	r0, #1
 8002d96:	f7fd ff13 	bl	8000bc0 <HAL_FLASH_Program>
      if (flashstatus != HAL_OK)
 8002d9a:	2800      	cmp	r0, #0
 8002d9c:	d000      	beq.n	8002da0 <EE_WriteVariable+0x210>
 8002d9e:	e72a      	b.n	8002bf6 <EE_WriteVariable+0x66>
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);       
 8002da0:	1ca9      	adds	r1, r5, #2
 8002da2:	465a      	mov	r2, fp
 8002da4:	2300      	movs	r3, #0
 8002da6:	2001      	movs	r0, #1
 8002da8:	f7fd ff0a 	bl	8000bc0 <HAL_FLASH_Program>
      return flashstatus;
 8002dac:	b280      	uxth	r0, r0
        if (eepromstatus != HAL_OK)
 8002dae:	2800      	cmp	r0, #0
 8002db0:	d0a1      	beq.n	8002cf6 <EE_WriteVariable+0x166>
 8002db2:	e721      	b.n	8002bf8 <EE_WriteVariable+0x68>
 8002db4:	08007000 	.word	0x08007000
 8002db8:	08007800 	.word	0x08007800
 8002dbc:	0000eeee 	.word	0x0000eeee
 8002dc0:	0800f000 	.word	0x0800f000
 8002dc4:	0800f3ff 	.word	0x0800f3ff
 8002dc8:	080073ff 	.word	0x080073ff
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	2000007c 	.word	0x2000007c
 8002dd4:	0800f3fe 	.word	0x0800f3fe
 8002dd8:	0800f3fc 	.word	0x0800f3fc
 8002ddc:	0800f002 	.word	0x0800f002
 8002de0:	080073fe 	.word	0x080073fe
 8002de4:	080073fc 	.word	0x080073fc
 8002de8:	08007002 	.word	0x08007002

08002dec <storeEEpromConfig>:
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;

}


void storeEEpromConfig(){
 8002dec:	b510      	push	{r4, lr}

	 EE_WriteVariable(VirtAddVarTab[EEvehiclemode], vehicle_mode);
 8002dee:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <storeEEpromConfig+0x24>)
 8002df0:	4c08      	ldr	r4, [pc, #32]	; (8002e14 <storeEEpromConfig+0x28>)
 8002df2:	7819      	ldrb	r1, [r3, #0]
 8002df4:	8820      	ldrh	r0, [r4, #0]
 8002df6:	f7ff fecb 	bl	8002b90 <EE_WriteVariable>
	 EE_WriteVariable(VirtAddVarTab[EEdirection], dir_reversed);
 8002dfa:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <storeEEpromConfig+0x2c>)
 8002dfc:	8860      	ldrh	r0, [r4, #2]
 8002dfe:	8819      	ldrh	r1, [r3, #0]
 8002e00:	f7ff fec6 	bl	8002b90 <EE_WriteVariable>
	 EE_WriteVariable(VirtAddVarTab[EEbidirection], bi_direction);
 8002e04:	4b05      	ldr	r3, [pc, #20]	; (8002e1c <storeEEpromConfig+0x30>)
 8002e06:	88a0      	ldrh	r0, [r4, #4]
 8002e08:	8819      	ldrh	r1, [r3, #0]
 8002e0a:	f7ff fec1 	bl	8002b90 <EE_WriteVariable>
	// EE_WriteVariable(VirtAddVarTab[EEbrake_on_stop], EEbrake_on_stop);

	// playEEpromSavedTune();
}
 8002e0e:	bd10      	pop	{r4, pc}
 8002e10:	20000050 	.word	0x20000050
 8002e14:	20000004 	.word	0x20000004
 8002e18:	200000b4 	.word	0x200000b4
 8002e1c:	20000010 	.word	0x20000010

08002e20 <loadEEpromConfig>:


void loadEEpromConfig(){
 8002e20:	b570      	push	{r4, r5, r6, lr}
	 EE_ReadVariable(VirtAddVarTab[EEvehiclemode], &VarDataTab[EEvehiclemode]);
 8002e22:	4c15      	ldr	r4, [pc, #84]	; (8002e78 <loadEEpromConfig+0x58>)
 8002e24:	4d15      	ldr	r5, [pc, #84]	; (8002e7c <loadEEpromConfig+0x5c>)
 8002e26:	0021      	movs	r1, r4
 8002e28:	8828      	ldrh	r0, [r5, #0]
 8002e2a:	f7ff fe79 	bl	8002b20 <EE_ReadVariable>
	 EE_ReadVariable(VirtAddVarTab[EEdirection], &VarDataTab[EEdirection]);
 8002e2e:	1ca1      	adds	r1, r4, #2
 8002e30:	8868      	ldrh	r0, [r5, #2]
 8002e32:	f7ff fe75 	bl	8002b20 <EE_ReadVariable>
	 EE_ReadVariable(VirtAddVarTab[EEbidirection], &VarDataTab[EEbidirection]);
 8002e36:	1d21      	adds	r1, r4, #4
 8002e38:	88a8      	ldrh	r0, [r5, #4]
 8002e3a:	f7ff fe71 	bl	8002b20 <EE_ReadVariable>
//	 EE_ReadVariable(VirtAddVarTab[EEbrake_on_stop], &VarDataTab[EEbrake_on_stop]);

	 if (VarDataTab[EEvehiclemode] == 0){             // nothing in the eeprom
 8002e3e:	8823      	ldrh	r3, [r4, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d008      	beq.n	8002e56 <loadEEpromConfig+0x36>
     storeEEpromConfig();            // store default values
	 }else{
	 vehicle_mode = VarDataTab[EEvehiclemode];
 8002e44:	4a0e      	ldr	r2, [pc, #56]	; (8002e80 <loadEEpromConfig+0x60>)
 8002e46:	7013      	strb	r3, [r2, #0]
	 dir_reversed = VarDataTab[EEdirection];
 8002e48:	8862      	ldrh	r2, [r4, #2]
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <loadEEpromConfig+0x64>)
 8002e4c:	601a      	str	r2, [r3, #0]
	 bi_direction = VarDataTab[EEbidirection];
 8002e4e:	88a2      	ldrh	r2, [r4, #4]
 8002e50:	4b0d      	ldr	r3, [pc, #52]	; (8002e88 <loadEEpromConfig+0x68>)
 8002e52:	601a      	str	r2, [r3, #0]
//	 brake = VarDataTab[EEbrake_on_stop];
	 }
}
 8002e54:	bd70      	pop	{r4, r5, r6, pc}
	 EE_WriteVariable(VirtAddVarTab[EEvehiclemode], vehicle_mode);
 8002e56:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <loadEEpromConfig+0x60>)
 8002e58:	8828      	ldrh	r0, [r5, #0]
 8002e5a:	7819      	ldrb	r1, [r3, #0]
 8002e5c:	f7ff fe98 	bl	8002b90 <EE_WriteVariable>
	 EE_WriteVariable(VirtAddVarTab[EEdirection], dir_reversed);
 8002e60:	4b08      	ldr	r3, [pc, #32]	; (8002e84 <loadEEpromConfig+0x64>)
 8002e62:	8868      	ldrh	r0, [r5, #2]
 8002e64:	8819      	ldrh	r1, [r3, #0]
 8002e66:	f7ff fe93 	bl	8002b90 <EE_WriteVariable>
	 EE_WriteVariable(VirtAddVarTab[EEbidirection], bi_direction);
 8002e6a:	4b07      	ldr	r3, [pc, #28]	; (8002e88 <loadEEpromConfig+0x68>)
 8002e6c:	88a8      	ldrh	r0, [r5, #4]
 8002e6e:	8819      	ldrh	r1, [r3, #0]
 8002e70:	f7ff fe8e 	bl	8002b90 <EE_WriteVariable>
 8002e74:	e7ee      	b.n	8002e54 <loadEEpromConfig+0x34>
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	20000088 	.word	0x20000088
 8002e7c:	20000004 	.word	0x20000004
 8002e80:	20000050 	.word	0x20000050
 8002e84:	200000b4 	.word	0x200000b4
 8002e88:	20000010 	.word	0x20000010

08002e8c <phaseAPWM>:
#ifdef FD6288
void phaseBPWM() {
#endif


		if(!slow_decay  || prop_brake_active){            // for future
 8002e8c:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <phaseAPWM+0x44>)
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8002e8e:	4a11      	ldr	r2, [pc, #68]	; (8002ed4 <phaseAPWM+0x48>)
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <phaseAPWM+0x20>
 8002e96:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <phaseAPWM+0x4c>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d106      	bne.n	8002eac <phaseAPWM+0x20>
 8002e9e:	2103      	movs	r1, #3
 8002ea0:	6813      	ldr	r3, [r2, #0]
 8002ea2:	438b      	bics	r3, r1
 8002ea4:	3901      	subs	r1, #1
 8002ea6:	430b      	orrs	r3, r1
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	e006      	b.n	8002eba <phaseAPWM+0x2e>
 8002eac:	2103      	movs	r1, #3
 8002eae:	6813      	ldr	r3, [r2, #0]
 8002eb0:	438b      	bics	r3, r1
 8002eb2:	3902      	subs	r1, #2
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	6013      	str	r3, [r2, #0]
		LL_GPIO_SetPinMode(GPIOB, GPIO_PIN_0, LL_GPIO_MODE_OUTPUT);
		GPIOB->BRR = GPIO_PIN_0;
 8002eb8:	6291      	str	r1, [r2, #40]	; 0x28
 8002eba:	2190      	movs	r1, #144	; 0x90
 8002ebc:	05c9      	lsls	r1, r1, #23
 8002ebe:	680b      	ldr	r3, [r1, #0]
 8002ec0:	4a06      	ldr	r2, [pc, #24]	; (8002edc <phaseAPWM+0x50>)
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	2380      	movs	r3, #128	; 0x80
 8002ec6:	031b      	lsls	r3, r3, #12
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	600b      	str	r3, [r1, #0]
		}else{
		LL_GPIO_SetPinMode(GPIOB, GPIO_PIN_0, LL_GPIO_MODE_ALTERNATE); // low
		}
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_9, LL_GPIO_MODE_ALTERNATE);  // high

	}
 8002ecc:	4770      	bx	lr
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	20000040 	.word	0x20000040
 8002ed4:	48000400 	.word	0x48000400
 8002ed8:	200000d7 	.word	0x200000d7
 8002edc:	fff3ffff 	.word	0xfff3ffff

08002ee0 <phaseBPWM>:
#endif
#ifdef FD6288
void phaseCPWM() {
#endif

		if (!slow_decay || prop_brake_active){
 8002ee0:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <phaseBPWM+0x50>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00d      	beq.n	8002f04 <phaseBPWM+0x24>
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <phaseBPWM+0x54>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d109      	bne.n	8002f04 <phaseBPWM+0x24>
 8002ef0:	2190      	movs	r1, #144	; 0x90
 8002ef2:	05c9      	lsls	r1, r1, #23
 8002ef4:	680b      	ldr	r3, [r1, #0]
 8002ef6:	4a10      	ldr	r2, [pc, #64]	; (8002f38 <phaseBPWM+0x58>)
 8002ef8:	401a      	ands	r2, r3
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	021b      	lsls	r3, r3, #8
 8002efe:	4313      	orrs	r3, r2
 8002f00:	600b      	str	r3, [r1, #0]
 8002f02:	e00a      	b.n	8002f1a <phaseBPWM+0x3a>
 8002f04:	2390      	movs	r3, #144	; 0x90
 8002f06:	05db      	lsls	r3, r3, #23
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	490b      	ldr	r1, [pc, #44]	; (8002f38 <phaseBPWM+0x58>)
 8002f0c:	4011      	ands	r1, r2
 8002f0e:	2280      	movs	r2, #128	; 0x80
 8002f10:	01d2      	lsls	r2, r2, #7
 8002f12:	430a      	orrs	r2, r1
 8002f14:	601a      	str	r2, [r3, #0]
			LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_7, LL_GPIO_MODE_OUTPUT);
			GPIOA->BRR = GPIO_PIN_7;
 8002f16:	2280      	movs	r2, #128	; 0x80
 8002f18:	629a      	str	r2, [r3, #40]	; 0x28
 8002f1a:	2190      	movs	r1, #144	; 0x90
 8002f1c:	05c9      	lsls	r1, r1, #23
 8002f1e:	680b      	ldr	r3, [r1, #0]
 8002f20:	4a06      	ldr	r2, [pc, #24]	; (8002f3c <phaseBPWM+0x5c>)
 8002f22:	401a      	ands	r2, r3
 8002f24:	2380      	movs	r3, #128	; 0x80
 8002f26:	029b      	lsls	r3, r3, #10
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	600b      	str	r3, [r1, #0]
		}else{
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_7, LL_GPIO_MODE_ALTERNATE);
		}
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_8, LL_GPIO_MODE_ALTERNATE);

	}
 8002f2c:	4770      	bx	lr
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	20000040 	.word	0x20000040
 8002f34:	200000d7 	.word	0x200000d7
 8002f38:	ffff3fff 	.word	0xffff3fff
 8002f3c:	fffcffff 	.word	0xfffcffff

08002f40 <phaseCPWM>:
#endif
#ifdef FD6288
void phaseAPWM() {
#endif

		if (!slow_decay || prop_brake_active){
 8002f40:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <phaseCPWM+0x44>)
 8002f42:	4a11      	ldr	r2, [pc, #68]	; (8002f88 <phaseCPWM+0x48>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00a      	beq.n	8002f60 <phaseCPWM+0x20>
 8002f4a:	4b10      	ldr	r3, [pc, #64]	; (8002f8c <phaseCPWM+0x4c>)
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <phaseCPWM+0x20>
 8002f52:	210c      	movs	r1, #12
 8002f54:	6813      	ldr	r3, [r2, #0]
 8002f56:	438b      	bics	r3, r1
 8002f58:	3904      	subs	r1, #4
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	e007      	b.n	8002f70 <phaseCPWM+0x30>
 8002f60:	210c      	movs	r1, #12
 8002f62:	6813      	ldr	r3, [r2, #0]
 8002f64:	438b      	bics	r3, r1
 8002f66:	3908      	subs	r1, #8
 8002f68:	430b      	orrs	r3, r1
 8002f6a:	6013      	str	r3, [r2, #0]
			LL_GPIO_SetPinMode(GPIOB, GPIO_PIN_1, LL_GPIO_MODE_OUTPUT);
			GPIOB->BRR = GPIO_PIN_1;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	6293      	str	r3, [r2, #40]	; 0x28
 8002f70:	2190      	movs	r1, #144	; 0x90
 8002f72:	05c9      	lsls	r1, r1, #23
 8002f74:	680b      	ldr	r3, [r1, #0]
 8002f76:	4a06      	ldr	r2, [pc, #24]	; (8002f90 <phaseCPWM+0x50>)
 8002f78:	401a      	ands	r2, r3
 8002f7a:	2380      	movs	r3, #128	; 0x80
 8002f7c:	039b      	lsls	r3, r3, #14
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	600b      	str	r3, [r1, #0]
			}else{
		LL_GPIO_SetPinMode(GPIOB, GPIO_PIN_1, LL_GPIO_MODE_ALTERNATE);
			}
		LL_GPIO_SetPinMode(GPIOA, GPIO_PIN_10, LL_GPIO_MODE_ALTERNATE);

	}
 8002f82:	4770      	bx	lr
 8002f84:	20000040 	.word	0x20000040
 8002f88:	48000400 	.word	0x48000400
 8002f8c:	200000d7 	.word	0x200000d7
 8002f90:	ffcfffff 	.word	0xffcfffff

08002f94 <comStep>:
		GPIOA->BRR = GPIO_PIN_10;
	}



void  comStep (int newStep){
 8002f94:	b500      	push	{lr}
//TIM14->CNT = 0;
switch(newStep)
 8002f96:	2806      	cmp	r0, #6
 8002f98:	d843      	bhi.n	8003022 <comStep+0x8e>
 8002f9a:	4bb3      	ldr	r3, [pc, #716]	; (8003268 <comStep+0x2d4>)
 8002f9c:	0080      	lsls	r0, r0, #2
 8002f9e:	581b      	ldr	r3, [r3, r0]
 8002fa0:	469f      	mov	pc, r3
		if(!slow_decay  || prop_brake_active){            // for future
 8002fa2:	4bb2      	ldr	r3, [pc, #712]	; (800326c <comStep+0x2d8>)
 8002fa4:	4ab2      	ldr	r2, [pc, #712]	; (8003270 <comStep+0x2dc>)
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d100      	bne.n	8002fae <comStep+0x1a>
 8002fac:	e148      	b.n	8003240 <comStep+0x2ac>
 8002fae:	4bb1      	ldr	r3, [pc, #708]	; (8003274 <comStep+0x2e0>)
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d000      	beq.n	8002fb8 <comStep+0x24>
 8002fb6:	e143      	b.n	8003240 <comStep+0x2ac>
 8002fb8:	2103      	movs	r1, #3
 8002fba:	6813      	ldr	r3, [r2, #0]
 8002fbc:	438b      	bics	r3, r1
 8002fbe:	3901      	subs	r1, #1
 8002fc0:	430b      	orrs	r3, r1
 8002fc2:	6013      	str	r3, [r2, #0]
 8002fc4:	2390      	movs	r3, #144	; 0x90
 8002fc6:	05db      	lsls	r3, r3, #23
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	49ab      	ldr	r1, [pc, #684]	; (8003278 <comStep+0x2e4>)
 8002fcc:	4011      	ands	r1, r2
 8002fce:	2280      	movs	r2, #128	; 0x80
 8002fd0:	0312      	lsls	r2, r2, #12
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	49a8      	ldr	r1, [pc, #672]	; (800327c <comStep+0x2e8>)
 8002fda:	4011      	ands	r1, r2
 8002fdc:	2280      	movs	r2, #128	; 0x80
 8002fde:	01d2      	lsls	r2, r2, #7
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 8002fe4:	2280      	movs	r2, #128	; 0x80
 8002fe6:	629a      	str	r2, [r3, #40]	; 0x28
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	49a5      	ldr	r1, [pc, #660]	; (8003280 <comStep+0x2ec>)
 8002fec:	4011      	ands	r1, r2
 8002fee:	2280      	movs	r2, #128	; 0x80
 8002ff0:	0252      	lsls	r2, r2, #9
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8002ff6:	2280      	movs	r2, #128	; 0x80
 8002ff8:	0052      	lsls	r2, r2, #1
 8002ffa:	629a      	str	r2, [r3, #40]	; 0x28
 8002ffc:	200c      	movs	r0, #12
 8002ffe:	499c      	ldr	r1, [pc, #624]	; (8003270 <comStep+0x2dc>)
 8003000:	680a      	ldr	r2, [r1, #0]
 8003002:	4382      	bics	r2, r0
 8003004:	3808      	subs	r0, #8
 8003006:	4302      	orrs	r2, r0
 8003008:	600a      	str	r2, [r1, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 800300a:	2202      	movs	r2, #2
 800300c:	618a      	str	r2, [r1, #24]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	499c      	ldr	r1, [pc, #624]	; (8003284 <comStep+0x2f0>)
 8003012:	4011      	ands	r1, r2
 8003014:	2280      	movs	r2, #128	; 0x80
 8003016:	0352      	lsls	r2, r2, #13
 8003018:	430a      	orrs	r2, r1
 800301a:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 800301c:	2280      	movs	r2, #128	; 0x80
 800301e:	00d2      	lsls	r2, r2, #3
 8003020:	629a      	str	r2, [r3, #40]	; 0x28
        	break;
	}

//stop_time = TIM14->CNT;

}
 8003022:	bd00      	pop	{pc}
		if(!slow_decay  || prop_brake_active){            // for future
 8003024:	4b91      	ldr	r3, [pc, #580]	; (800326c <comStep+0x2d8>)
 8003026:	4a92      	ldr	r2, [pc, #584]	; (8003270 <comStep+0x2dc>)
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d100      	bne.n	8003030 <comStep+0x9c>
 800302e:	e0f3      	b.n	8003218 <comStep+0x284>
 8003030:	4b90      	ldr	r3, [pc, #576]	; (8003274 <comStep+0x2e0>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d000      	beq.n	800303a <comStep+0xa6>
 8003038:	e0ee      	b.n	8003218 <comStep+0x284>
 800303a:	2103      	movs	r1, #3
 800303c:	6813      	ldr	r3, [r2, #0]
 800303e:	438b      	bics	r3, r1
 8003040:	3901      	subs	r1, #1
 8003042:	430b      	orrs	r3, r1
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	2390      	movs	r3, #144	; 0x90
 8003048:	05db      	lsls	r3, r3, #23
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	498a      	ldr	r1, [pc, #552]	; (8003278 <comStep+0x2e4>)
 800304e:	4011      	ands	r1, r2
 8003050:	2280      	movs	r2, #128	; 0x80
 8003052:	0312      	lsls	r2, r2, #12
 8003054:	430a      	orrs	r2, r1
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	4988      	ldr	r1, [pc, #544]	; (800327c <comStep+0x2e8>)
 800305c:	4011      	ands	r1, r2
 800305e:	2280      	movs	r2, #128	; 0x80
 8003060:	01d2      	lsls	r2, r2, #7
 8003062:	430a      	orrs	r2, r1
 8003064:	601a      	str	r2, [r3, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 8003066:	2280      	movs	r2, #128	; 0x80
 8003068:	619a      	str	r2, [r3, #24]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	4984      	ldr	r1, [pc, #528]	; (8003280 <comStep+0x2ec>)
 800306e:	4011      	ands	r1, r2
 8003070:	2280      	movs	r2, #128	; 0x80
 8003072:	0252      	lsls	r2, r2, #9
 8003074:	430a      	orrs	r2, r1
 8003076:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8003078:	2280      	movs	r2, #128	; 0x80
 800307a:	0052      	lsls	r2, r2, #1
 800307c:	629a      	str	r2, [r3, #40]	; 0x28
 800307e:	200c      	movs	r0, #12
 8003080:	497b      	ldr	r1, [pc, #492]	; (8003270 <comStep+0x2dc>)
 8003082:	680a      	ldr	r2, [r1, #0]
 8003084:	4382      	bics	r2, r0
 8003086:	3808      	subs	r0, #8
 8003088:	4302      	orrs	r2, r0
 800308a:	600a      	str	r2, [r1, #0]
		GPIOB->BRR = GPIO_PIN_1;
 800308c:	2202      	movs	r2, #2
 800308e:	628a      	str	r2, [r1, #40]	; 0x28
 8003090:	e7bd      	b.n	800300e <comStep+0x7a>
 8003092:	2103      	movs	r1, #3
 8003094:	4a76      	ldr	r2, [pc, #472]	; (8003270 <comStep+0x2dc>)
 8003096:	4878      	ldr	r0, [pc, #480]	; (8003278 <comStep+0x2e4>)
 8003098:	6813      	ldr	r3, [r2, #0]
 800309a:	438b      	bics	r3, r1
 800309c:	3902      	subs	r1, #2
 800309e:	430b      	orrs	r3, r1
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	2390      	movs	r3, #144	; 0x90
		GPIOB->BRR = GPIO_PIN_0;
 80030a4:	6291      	str	r1, [r2, #40]	; 0x28
 80030a6:	05db      	lsls	r3, r3, #23
 80030a8:	6819      	ldr	r1, [r3, #0]
 80030aa:	4008      	ands	r0, r1
 80030ac:	2180      	movs	r1, #128	; 0x80
 80030ae:	02c9      	lsls	r1, r1, #11
 80030b0:	4301      	orrs	r1, r0
 80030b2:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 80030b4:	2180      	movs	r1, #128	; 0x80
 80030b6:	0089      	lsls	r1, r1, #2
 80030b8:	6299      	str	r1, [r3, #40]	; 0x28
 80030ba:	6819      	ldr	r1, [r3, #0]
 80030bc:	486f      	ldr	r0, [pc, #444]	; (800327c <comStep+0x2e8>)
 80030be:	4008      	ands	r0, r1
 80030c0:	2180      	movs	r1, #128	; 0x80
 80030c2:	01c9      	lsls	r1, r1, #7
 80030c4:	4301      	orrs	r1, r0
 80030c6:	6019      	str	r1, [r3, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 80030c8:	2180      	movs	r1, #128	; 0x80
 80030ca:	6199      	str	r1, [r3, #24]
 80030cc:	6819      	ldr	r1, [r3, #0]
 80030ce:	486c      	ldr	r0, [pc, #432]	; (8003280 <comStep+0x2ec>)
 80030d0:	4008      	ands	r0, r1
 80030d2:	2180      	movs	r1, #128	; 0x80
 80030d4:	0249      	lsls	r1, r1, #9
 80030d6:	4301      	orrs	r1, r0
 80030d8:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80030da:	2180      	movs	r1, #128	; 0x80
 80030dc:	0049      	lsls	r1, r1, #1
 80030de:	6299      	str	r1, [r3, #40]	; 0x28
		if (!slow_decay || prop_brake_active){
 80030e0:	4b62      	ldr	r3, [pc, #392]	; (800326c <comStep+0x2d8>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d100      	bne.n	80030ea <comStep+0x156>
 80030e8:	e08c      	b.n	8003204 <comStep+0x270>
 80030ea:	4b62      	ldr	r3, [pc, #392]	; (8003274 <comStep+0x2e0>)
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d000      	beq.n	80030f4 <comStep+0x160>
 80030f2:	e087      	b.n	8003204 <comStep+0x270>
 80030f4:	210c      	movs	r1, #12
 80030f6:	6813      	ldr	r3, [r2, #0]
 80030f8:	438b      	bics	r3, r1
 80030fa:	3904      	subs	r1, #4
 80030fc:	430b      	orrs	r3, r1
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	2190      	movs	r1, #144	; 0x90
 8003102:	05c9      	lsls	r1, r1, #23
 8003104:	680b      	ldr	r3, [r1, #0]
 8003106:	4a5f      	ldr	r2, [pc, #380]	; (8003284 <comStep+0x2f0>)
 8003108:	401a      	ands	r2, r3
 800310a:	2380      	movs	r3, #128	; 0x80
 800310c:	039b      	lsls	r3, r3, #14
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]
 8003112:	e786      	b.n	8003022 <comStep+0x8e>
 8003114:	2103      	movs	r1, #3
 8003116:	4a56      	ldr	r2, [pc, #344]	; (8003270 <comStep+0x2dc>)
 8003118:	6813      	ldr	r3, [r2, #0]
 800311a:	438b      	bics	r3, r1
 800311c:	3902      	subs	r1, #2
 800311e:	430b      	orrs	r3, r1
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	2390      	movs	r3, #144	; 0x90
		GPIOB->BSRR = GPIO_PIN_0;
 8003124:	6191      	str	r1, [r2, #24]
 8003126:	05db      	lsls	r3, r3, #23
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	4953      	ldr	r1, [pc, #332]	; (8003278 <comStep+0x2e4>)
 800312c:	4011      	ands	r1, r2
 800312e:	2280      	movs	r2, #128	; 0x80
 8003130:	02d2      	lsls	r2, r2, #11
 8003132:	430a      	orrs	r2, r1
 8003134:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8003136:	2280      	movs	r2, #128	; 0x80
 8003138:	0092      	lsls	r2, r2, #2
 800313a:	629a      	str	r2, [r3, #40]	; 0x28
		if (!slow_decay || prop_brake_active){
 800313c:	4a4b      	ldr	r2, [pc, #300]	; (800326c <comStep+0x2d8>)
 800313e:	7812      	ldrb	r2, [r2, #0]
 8003140:	2a00      	cmp	r2, #0
 8003142:	d071      	beq.n	8003228 <comStep+0x294>
 8003144:	4a4b      	ldr	r2, [pc, #300]	; (8003274 <comStep+0x2e0>)
 8003146:	7812      	ldrb	r2, [r2, #0]
 8003148:	2a00      	cmp	r2, #0
 800314a:	d16d      	bne.n	8003228 <comStep+0x294>
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	494b      	ldr	r1, [pc, #300]	; (800327c <comStep+0x2e8>)
 8003150:	4011      	ands	r1, r2
 8003152:	2280      	movs	r2, #128	; 0x80
 8003154:	0212      	lsls	r2, r2, #8
 8003156:	430a      	orrs	r2, r1
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	2390      	movs	r3, #144	; 0x90
 800315c:	05db      	lsls	r3, r3, #23
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	4947      	ldr	r1, [pc, #284]	; (8003280 <comStep+0x2ec>)
 8003162:	4011      	ands	r1, r2
 8003164:	2280      	movs	r2, #128	; 0x80
 8003166:	0292      	lsls	r2, r2, #10
 8003168:	430a      	orrs	r2, r1
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	e787      	b.n	800307e <comStep+0xea>
 800316e:	2103      	movs	r1, #3
 8003170:	4a3f      	ldr	r2, [pc, #252]	; (8003270 <comStep+0x2dc>)
 8003172:	4841      	ldr	r0, [pc, #260]	; (8003278 <comStep+0x2e4>)
 8003174:	6813      	ldr	r3, [r2, #0]
 8003176:	438b      	bics	r3, r1
 8003178:	3902      	subs	r1, #2
 800317a:	430b      	orrs	r3, r1
 800317c:	6013      	str	r3, [r2, #0]
 800317e:	2390      	movs	r3, #144	; 0x90
		GPIOB->BSRR = GPIO_PIN_0;
 8003180:	6191      	str	r1, [r2, #24]
 8003182:	05db      	lsls	r3, r3, #23
 8003184:	6819      	ldr	r1, [r3, #0]
 8003186:	4008      	ands	r0, r1
 8003188:	2180      	movs	r1, #128	; 0x80
 800318a:	02c9      	lsls	r1, r1, #11
 800318c:	4301      	orrs	r1, r0
 800318e:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8003190:	2180      	movs	r1, #128	; 0x80
 8003192:	0089      	lsls	r1, r1, #2
 8003194:	6299      	str	r1, [r3, #40]	; 0x28
 8003196:	6819      	ldr	r1, [r3, #0]
 8003198:	4838      	ldr	r0, [pc, #224]	; (800327c <comStep+0x2e8>)
 800319a:	4008      	ands	r0, r1
 800319c:	2180      	movs	r1, #128	; 0x80
 800319e:	01c9      	lsls	r1, r1, #7
 80031a0:	4301      	orrs	r1, r0
 80031a2:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 80031a4:	2180      	movs	r1, #128	; 0x80
 80031a6:	6299      	str	r1, [r3, #40]	; 0x28
 80031a8:	e790      	b.n	80030cc <comStep+0x138>
 80031aa:	2103      	movs	r1, #3
 80031ac:	4a30      	ldr	r2, [pc, #192]	; (8003270 <comStep+0x2dc>)
 80031ae:	6813      	ldr	r3, [r2, #0]
 80031b0:	438b      	bics	r3, r1
 80031b2:	3902      	subs	r1, #2
 80031b4:	430b      	orrs	r3, r1
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	2390      	movs	r3, #144	; 0x90
		GPIOB->BRR = GPIO_PIN_0;
 80031ba:	6291      	str	r1, [r2, #40]	; 0x28
 80031bc:	05db      	lsls	r3, r3, #23
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	492d      	ldr	r1, [pc, #180]	; (8003278 <comStep+0x2e4>)
 80031c2:	4011      	ands	r1, r2
 80031c4:	2280      	movs	r2, #128	; 0x80
 80031c6:	02d2      	lsls	r2, r2, #11
 80031c8:	430a      	orrs	r2, r1
 80031ca:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 80031cc:	2280      	movs	r2, #128	; 0x80
 80031ce:	0092      	lsls	r2, r2, #2
 80031d0:	629a      	str	r2, [r3, #40]	; 0x28
		if (!slow_decay || prop_brake_active){
 80031d2:	4a26      	ldr	r2, [pc, #152]	; (800326c <comStep+0x2d8>)
 80031d4:	7812      	ldrb	r2, [r2, #0]
 80031d6:	2a00      	cmp	r2, #0
 80031d8:	d03a      	beq.n	8003250 <comStep+0x2bc>
 80031da:	4a26      	ldr	r2, [pc, #152]	; (8003274 <comStep+0x2e0>)
 80031dc:	7812      	ldrb	r2, [r2, #0]
 80031de:	2a00      	cmp	r2, #0
 80031e0:	d136      	bne.n	8003250 <comStep+0x2bc>
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	4925      	ldr	r1, [pc, #148]	; (800327c <comStep+0x2e8>)
 80031e6:	4011      	ands	r1, r2
 80031e8:	2280      	movs	r2, #128	; 0x80
 80031ea:	0212      	lsls	r2, r2, #8
 80031ec:	430a      	orrs	r2, r1
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	2390      	movs	r3, #144	; 0x90
 80031f2:	05db      	lsls	r3, r3, #23
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4922      	ldr	r1, [pc, #136]	; (8003280 <comStep+0x2ec>)
 80031f8:	4011      	ands	r1, r2
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	0292      	lsls	r2, r2, #10
 80031fe:	430a      	orrs	r2, r1
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	e6fb      	b.n	8002ffc <comStep+0x68>
 8003204:	210c      	movs	r1, #12
 8003206:	4a1a      	ldr	r2, [pc, #104]	; (8003270 <comStep+0x2dc>)
 8003208:	6813      	ldr	r3, [r2, #0]
 800320a:	438b      	bics	r3, r1
 800320c:	3908      	subs	r1, #8
 800320e:	430b      	orrs	r3, r1
 8003210:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 8003212:	2302      	movs	r3, #2
 8003214:	6293      	str	r3, [r2, #40]	; 0x28
 8003216:	e773      	b.n	8003100 <comStep+0x16c>
 8003218:	2103      	movs	r1, #3
 800321a:	6813      	ldr	r3, [r2, #0]
 800321c:	438b      	bics	r3, r1
 800321e:	3902      	subs	r1, #2
 8003220:	430b      	orrs	r3, r1
 8003222:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8003224:	6291      	str	r1, [r2, #40]	; 0x28
 8003226:	e70e      	b.n	8003046 <comStep+0xb2>
 8003228:	2390      	movs	r3, #144	; 0x90
 800322a:	05db      	lsls	r3, r3, #23
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	4913      	ldr	r1, [pc, #76]	; (800327c <comStep+0x2e8>)
 8003230:	4011      	ands	r1, r2
 8003232:	2280      	movs	r2, #128	; 0x80
 8003234:	01d2      	lsls	r2, r2, #7
 8003236:	430a      	orrs	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
			GPIOA->BRR = GPIO_PIN_7;
 800323a:	2280      	movs	r2, #128	; 0x80
 800323c:	629a      	str	r2, [r3, #40]	; 0x28
 800323e:	e78c      	b.n	800315a <comStep+0x1c6>
 8003240:	2103      	movs	r1, #3
 8003242:	6813      	ldr	r3, [r2, #0]
 8003244:	438b      	bics	r3, r1
 8003246:	3902      	subs	r1, #2
 8003248:	430b      	orrs	r3, r1
 800324a:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_0;
 800324c:	6291      	str	r1, [r2, #40]	; 0x28
 800324e:	e6b9      	b.n	8002fc4 <comStep+0x30>
 8003250:	2390      	movs	r3, #144	; 0x90
 8003252:	05db      	lsls	r3, r3, #23
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	4909      	ldr	r1, [pc, #36]	; (800327c <comStep+0x2e8>)
 8003258:	4011      	ands	r1, r2
 800325a:	2280      	movs	r2, #128	; 0x80
 800325c:	01d2      	lsls	r2, r2, #7
 800325e:	430a      	orrs	r2, r1
 8003260:	601a      	str	r2, [r3, #0]
			GPIOA->BRR = GPIO_PIN_7;
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	629a      	str	r2, [r3, #40]	; 0x28
 8003266:	e7c3      	b.n	80031f0 <comStep+0x25c>
 8003268:	0800527c 	.word	0x0800527c
 800326c:	20000040 	.word	0x20000040
 8003270:	48000400 	.word	0x48000400
 8003274:	200000d7 	.word	0x200000d7
 8003278:	fff3ffff 	.word	0xfff3ffff
 800327c:	ffff3fff 	.word	0xffff3fff
 8003280:	fffcffff 	.word	0xfffcffff
 8003284:	ffcfffff 	.word	0xffcfffff

08003288 <allOff>:
 8003288:	2103      	movs	r1, #3
 800328a:	4a1c      	ldr	r2, [pc, #112]	; (80032fc <allOff+0x74>)
 800328c:	481c      	ldr	r0, [pc, #112]	; (8003300 <allOff+0x78>)
 800328e:	6813      	ldr	r3, [r2, #0]
 8003290:	438b      	bics	r3, r1
 8003292:	3902      	subs	r1, #2
 8003294:	430b      	orrs	r3, r1
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	2390      	movs	r3, #144	; 0x90
		GPIOB->BRR = GPIO_PIN_0;
 800329a:	6291      	str	r1, [r2, #40]	; 0x28
 800329c:	05db      	lsls	r3, r3, #23
 800329e:	6819      	ldr	r1, [r3, #0]
 80032a0:	4008      	ands	r0, r1
 80032a2:	2180      	movs	r1, #128	; 0x80
 80032a4:	02c9      	lsls	r1, r1, #11
 80032a6:	4301      	orrs	r1, r0
 80032a8:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 80032aa:	2180      	movs	r1, #128	; 0x80
 80032ac:	0089      	lsls	r1, r1, #2
 80032ae:	6299      	str	r1, [r3, #40]	; 0x28
 80032b0:	6819      	ldr	r1, [r3, #0]
 80032b2:	4814      	ldr	r0, [pc, #80]	; (8003304 <allOff+0x7c>)
 80032b4:	4008      	ands	r0, r1
 80032b6:	2180      	movs	r1, #128	; 0x80
 80032b8:	01c9      	lsls	r1, r1, #7
 80032ba:	4301      	orrs	r1, r0
 80032bc:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 80032be:	2180      	movs	r1, #128	; 0x80
 80032c0:	6299      	str	r1, [r3, #40]	; 0x28
 80032c2:	6819      	ldr	r1, [r3, #0]
 80032c4:	4810      	ldr	r0, [pc, #64]	; (8003308 <allOff+0x80>)
 80032c6:	4008      	ands	r0, r1
 80032c8:	2180      	movs	r1, #128	; 0x80
 80032ca:	0249      	lsls	r1, r1, #9
 80032cc:	4301      	orrs	r1, r0
 80032ce:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80032d0:	2180      	movs	r1, #128	; 0x80
 80032d2:	200c      	movs	r0, #12
 80032d4:	0049      	lsls	r1, r1, #1
 80032d6:	6299      	str	r1, [r3, #40]	; 0x28
 80032d8:	6811      	ldr	r1, [r2, #0]
 80032da:	4381      	bics	r1, r0
 80032dc:	3808      	subs	r0, #8
 80032de:	4301      	orrs	r1, r0
 80032e0:	6011      	str	r1, [r2, #0]
		GPIOB->BRR = GPIO_PIN_1;
 80032e2:	2102      	movs	r1, #2
 80032e4:	6291      	str	r1, [r2, #40]	; 0x28
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4908      	ldr	r1, [pc, #32]	; (800330c <allOff+0x84>)
 80032ea:	4011      	ands	r1, r2
 80032ec:	2280      	movs	r2, #128	; 0x80
 80032ee:	0352      	lsls	r2, r2, #13
 80032f0:	430a      	orrs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 80032f4:	2280      	movs	r2, #128	; 0x80
 80032f6:	00d2      	lsls	r2, r2, #3
 80032f8:	629a      	str	r2, [r3, #40]	; 0x28

void allOff() {                   // coast
	phaseAFLOAT();
	phaseBFLOAT();
	phaseCFLOAT();
}
 80032fa:	4770      	bx	lr
 80032fc:	48000400 	.word	0x48000400
 8003300:	fff3ffff 	.word	0xfff3ffff
 8003304:	ffff3fff 	.word	0xffff3fff
 8003308:	fffcffff 	.word	0xfffcffff
 800330c:	ffcfffff 	.word	0xffcfffff

08003310 <fullBrake>:
 8003310:	2103      	movs	r1, #3
 8003312:	4a1c      	ldr	r2, [pc, #112]	; (8003384 <fullBrake+0x74>)
 8003314:	481c      	ldr	r0, [pc, #112]	; (8003388 <fullBrake+0x78>)
 8003316:	6813      	ldr	r3, [r2, #0]
 8003318:	438b      	bics	r3, r1
 800331a:	3902      	subs	r1, #2
 800331c:	430b      	orrs	r3, r1
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	2390      	movs	r3, #144	; 0x90
		GPIOB->BSRR = GPIO_PIN_0;
 8003322:	6191      	str	r1, [r2, #24]
 8003324:	05db      	lsls	r3, r3, #23
 8003326:	6819      	ldr	r1, [r3, #0]
 8003328:	4008      	ands	r0, r1
 800332a:	2180      	movs	r1, #128	; 0x80
 800332c:	02c9      	lsls	r1, r1, #11
 800332e:	4301      	orrs	r1, r0
 8003330:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8003332:	2180      	movs	r1, #128	; 0x80
 8003334:	0089      	lsls	r1, r1, #2
 8003336:	6299      	str	r1, [r3, #40]	; 0x28
 8003338:	6819      	ldr	r1, [r3, #0]
 800333a:	4814      	ldr	r0, [pc, #80]	; (800338c <fullBrake+0x7c>)
 800333c:	4008      	ands	r0, r1
 800333e:	2180      	movs	r1, #128	; 0x80
 8003340:	01c9      	lsls	r1, r1, #7
 8003342:	4301      	orrs	r1, r0
 8003344:	6019      	str	r1, [r3, #0]
		GPIOA->BSRR = GPIO_PIN_7;
 8003346:	2180      	movs	r1, #128	; 0x80
 8003348:	6199      	str	r1, [r3, #24]
 800334a:	6819      	ldr	r1, [r3, #0]
 800334c:	4810      	ldr	r0, [pc, #64]	; (8003390 <fullBrake+0x80>)
 800334e:	4008      	ands	r0, r1
 8003350:	2180      	movs	r1, #128	; 0x80
 8003352:	0249      	lsls	r1, r1, #9
 8003354:	4301      	orrs	r1, r0
 8003356:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8003358:	2180      	movs	r1, #128	; 0x80
 800335a:	200c      	movs	r0, #12
 800335c:	0049      	lsls	r1, r1, #1
 800335e:	6299      	str	r1, [r3, #40]	; 0x28
 8003360:	6811      	ldr	r1, [r2, #0]
 8003362:	4381      	bics	r1, r0
 8003364:	3808      	subs	r0, #8
 8003366:	4301      	orrs	r1, r0
 8003368:	6011      	str	r1, [r2, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 800336a:	2102      	movs	r1, #2
 800336c:	6191      	str	r1, [r2, #24]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	4908      	ldr	r1, [pc, #32]	; (8003394 <fullBrake+0x84>)
 8003372:	4011      	ands	r1, r2
 8003374:	2280      	movs	r2, #128	; 0x80
 8003376:	0352      	lsls	r2, r2, #13
 8003378:	430a      	orrs	r2, r1
 800337a:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 800337c:	2280      	movs	r2, #128	; 0x80
 800337e:	00d2      	lsls	r2, r2, #3
 8003380:	629a      	str	r2, [r3, #40]	; 0x28

void fullBrake(){                     // full braking shorting all low sides
	phaseALOW();
	phaseBLOW();
	phaseCLOW();
}
 8003382:	4770      	bx	lr
 8003384:	48000400 	.word	0x48000400
 8003388:	fff3ffff 	.word	0xfff3ffff
 800338c:	ffff3fff 	.word	0xffff3fff
 8003390:	fffcffff 	.word	0xfffcffff
 8003394:	ffcfffff 	.word	0xffcfffff

08003398 <commutate>:
}


void commutate() {
//	TIM2->CNT = 0;
	if (forward == 1){
 8003398:	4b42      	ldr	r3, [pc, #264]	; (80034a4 <commutate+0x10c>)
void commutate() {
 800339a:	b570      	push	{r4, r5, r6, lr}
	if (forward == 1){
 800339c:	681b      	ldr	r3, [r3, #0]
		step++;
 800339e:	4c42      	ldr	r4, [pc, #264]	; (80034a8 <commutate+0x110>)
	if (forward == 1){
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d052      	beq.n	800344a <commutate+0xb2>
		}
		if (step == 2 || step == 4 || step == 6) {
			rising = 0;
		}
	}
	if (forward == 0){
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d167      	bne.n	8003478 <commutate+0xe0>
		step--;
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	1e58      	subs	r0, r3, #1
 80033ac:	6020      	str	r0, [r4, #0]
		if (step < 1) {
 80033ae:	2800      	cmp	r0, #0
 80033b0:	dd44      	ble.n	800343c <commutate+0xa4>
			step = 6;
		}
		if (step == 1 || step == 3 || step == 5) {
 80033b2:	2302      	movs	r3, #2
 80033b4:	0002      	movs	r2, r0
 80033b6:	439a      	bics	r2, r3
 80033b8:	2a01      	cmp	r2, #1
 80033ba:	d001      	beq.n	80033c0 <commutate+0x28>
 80033bc:	2805      	cmp	r0, #5
 80033be:	d168      	bne.n	8003492 <commutate+0xfa>
			rising = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	0002      	movs	r2, r0
 80033c4:	4d39      	ldr	r5, [pc, #228]	; (80034ac <commutate+0x114>)
 80033c6:	602b      	str	r3, [r5, #0]
 80033c8:	3304      	adds	r3, #4
 80033ca:	439a      	bics	r2, r3
 80033cc:	0013      	movs	r3, r2
		}
		if (step == 2 || step == 4 || step == 6) {
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d038      	beq.n	8003444 <commutate+0xac>
 80033d2:	2804      	cmp	r0, #4
 80033d4:	d036      	beq.n	8003444 <commutate+0xac>
			rising = 1;
		}
	}

	//TIM2->CNT = 0;
	if (input > 47){
 80033d6:	4b36      	ldr	r3, [pc, #216]	; (80034b0 <commutate+0x118>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2b2f      	cmp	r3, #47	; 0x2f
 80033dc:	dd02      	ble.n	80033e4 <commutate+0x4c>
comStep(step);
 80033de:	f7ff fdd9 	bl	8002f94 <comStep>
 80033e2:	6820      	ldr	r0, [r4, #0]
	if (step == 1 || step == 4) {   // c floating
 80033e4:	2801      	cmp	r0, #1
 80033e6:	d012      	beq.n	800340e <commutate+0x76>
 80033e8:	2804      	cmp	r0, #4
 80033ea:	d010      	beq.n	800340e <commutate+0x76>
	if (step == 2 || step == 5) {     // a floating
 80033ec:	2802      	cmp	r0, #2
 80033ee:	d013      	beq.n	8003418 <commutate+0x80>
 80033f0:	2805      	cmp	r0, #5
 80033f2:	d011      	beq.n	8003418 <commutate+0x80>
	if (step == 3 || step == 6) {      // b floating
 80033f4:	2803      	cmp	r0, #3
 80033f6:	d014      	beq.n	8003422 <commutate+0x8a>
 80033f8:	2806      	cmp	r0, #6
 80033fa:	d012      	beq.n	8003422 <commutate+0x8a>
	if (rising){
 80033fc:	682b      	ldr	r3, [r5, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <commutate+0x96>
	EXTI->FTSR = 0x0;
 8003402:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <commutate+0x11c>)
 8003404:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR = 0x200000;
 8003406:	2380      	movs	r3, #128	; 0x80
 8003408:	039b      	lsls	r3, r3, #14
 800340a:	6093      	str	r3, [r2, #8]
//	falseAlarm = 0;
//	compCount = 0;
//	upcompCount = 0;

	//stop_time = TIM2->CNT;
}
 800340c:	bd70      	pop	{r4, r5, r6, pc}
		COMP->CSR = 0b1100001;
 800340e:	2261      	movs	r2, #97	; 0x61
 8003410:	4b29      	ldr	r3, [pc, #164]	; (80034b8 <commutate+0x120>)
 8003412:	601a      	str	r2, [r3, #0]
	if (step == 2 || step == 5) {     // a floating
 8003414:	2802      	cmp	r0, #2
 8003416:	d1eb      	bne.n	80033f0 <commutate+0x58>
		COMP->CSR = 0b1000001;                        /// if f051k6  step 2 , 5 is dac 1 ( swap comp input)
 8003418:	2241      	movs	r2, #65	; 0x41
 800341a:	4b27      	ldr	r3, [pc, #156]	; (80034b8 <commutate+0x120>)
 800341c:	601a      	str	r2, [r3, #0]
	if (step == 3 || step == 6) {      // b floating
 800341e:	2803      	cmp	r0, #3
 8003420:	d1ea      	bne.n	80033f8 <commutate+0x60>
		COMP->CSR = 0b1010001;
 8003422:	2251      	movs	r2, #81	; 0x51
 8003424:	4b24      	ldr	r3, [pc, #144]	; (80034b8 <commutate+0x120>)
 8003426:	601a      	str	r2, [r3, #0]
	if (rising){
 8003428:	682b      	ldr	r3, [r5, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0e9      	beq.n	8003402 <commutate+0x6a>
		EXTI->RTSR = 0x0;
 800342e:	2200      	movs	r2, #0
 8003430:	4b20      	ldr	r3, [pc, #128]	; (80034b4 <commutate+0x11c>)
 8003432:	609a      	str	r2, [r3, #8]
	EXTI->FTSR = 0x200000;
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	0392      	lsls	r2, r2, #14
 8003438:	60da      	str	r2, [r3, #12]
 800343a:	e7e7      	b.n	800340c <commutate+0x74>
			step = 6;
 800343c:	2306      	movs	r3, #6
		if (step == 1 || step == 3 || step == 5) {
 800343e:	2006      	movs	r0, #6
 8003440:	4d1a      	ldr	r5, [pc, #104]	; (80034ac <commutate+0x114>)
			step = 6;
 8003442:	6023      	str	r3, [r4, #0]
			rising = 1;
 8003444:	2301      	movs	r3, #1
 8003446:	602b      	str	r3, [r5, #0]
 8003448:	e7c5      	b.n	80033d6 <commutate+0x3e>
		step++;
 800344a:	6822      	ldr	r2, [r4, #0]
 800344c:	3201      	adds	r2, #1
 800344e:	6022      	str	r2, [r4, #0]
		if (step > 6) {
 8003450:	2a06      	cmp	r2, #6
 8003452:	dc14      	bgt.n	800347e <commutate+0xe6>
		if (step == 1 || step == 3 || step == 5) {
 8003454:	2102      	movs	r1, #2
 8003456:	0010      	movs	r0, r2
 8003458:	4388      	bics	r0, r1
 800345a:	2801      	cmp	r0, #1
 800345c:	d01f      	beq.n	800349e <commutate+0x106>
 800345e:	2a05      	cmp	r2, #5
 8003460:	d00f      	beq.n	8003482 <commutate+0xea>
 8003462:	2304      	movs	r3, #4
 8003464:	0011      	movs	r1, r2
 8003466:	4399      	bics	r1, r3
 8003468:	000b      	movs	r3, r1
 800346a:	4d10      	ldr	r5, [pc, #64]	; (80034ac <commutate+0x114>)
		if (step == 2 || step == 4 || step == 6) {
 800346c:	2b02      	cmp	r3, #2
 800346e:	d00c      	beq.n	800348a <commutate+0xf2>
 8003470:	2a04      	cmp	r2, #4
 8003472:	d00a      	beq.n	800348a <commutate+0xf2>
 8003474:	6820      	ldr	r0, [r4, #0]
 8003476:	e7ae      	b.n	80033d6 <commutate+0x3e>
 8003478:	6820      	ldr	r0, [r4, #0]
 800347a:	4d0c      	ldr	r5, [pc, #48]	; (80034ac <commutate+0x114>)
 800347c:	e7ab      	b.n	80033d6 <commutate+0x3e>
		if (step == 1 || step == 3 || step == 5) {
 800347e:	2201      	movs	r2, #1
			step = 1;
 8003480:	6023      	str	r3, [r4, #0]
			rising = 1;                                // is back emf rising or falling
 8003482:	2101      	movs	r1, #1
 8003484:	4d09      	ldr	r5, [pc, #36]	; (80034ac <commutate+0x114>)
 8003486:	6029      	str	r1, [r5, #0]
 8003488:	e7f0      	b.n	800346c <commutate+0xd4>
			rising = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	6820      	ldr	r0, [r4, #0]
 800348e:	602b      	str	r3, [r5, #0]
 8003490:	e7a1      	b.n	80033d6 <commutate+0x3e>
 8003492:	2304      	movs	r3, #4
 8003494:	0002      	movs	r2, r0
 8003496:	439a      	bics	r2, r3
 8003498:	0013      	movs	r3, r2
 800349a:	4d04      	ldr	r5, [pc, #16]	; (80034ac <commutate+0x114>)
 800349c:	e797      	b.n	80033ce <commutate+0x36>
		if (step == 1 || step == 3 || step == 5) {
 800349e:	0013      	movs	r3, r2
 80034a0:	e7ef      	b.n	8003482 <commutate+0xea>
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	20000028 	.word	0x20000028
 80034a8:	2000004c 	.word	0x2000004c
 80034ac:	20000038 	.word	0x20000038
 80034b0:	200000c8 	.word	0x200000c8
 80034b4:	40010400 	.word	0x40010400
 80034b8:	4001001c 	.word	0x4001001c

080034bc <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){

			if (htim->Instance==TIM16)
 80034bc:	4b0f      	ldr	r3, [pc, #60]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80034be:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80034c0:	b570      	push	{r4, r5, r6, lr}
			if (htim->Instance==TIM16)
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d000      	beq.n	80034c8 <HAL_TIM_PeriodElapsedCallback+0xc>
//						//EXTI->IMR |= (1 << 21);
//						return;
//					}else zcfound = 0;
//				}
//			}
}
 80034c6:	bd70      	pop	{r4, r5, r6, pc}
			if(inputSet == 1){
 80034c8:	4b0d      	ldr	r3, [pc, #52]	; (8003500 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d1fa      	bne.n	80034c6 <HAL_TIM_PeriodElapsedCallback+0xa>
				 if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)){
 80034d0:	2090      	movs	r0, #144	; 0x90
 80034d2:	2104      	movs	r1, #4
 80034d4:	05c0      	lsls	r0, r0, #23
 80034d6:	f7fd fdfb 	bl	80010d0 <HAL_GPIO_ReadPin>
 80034da:	1e04      	subs	r4, r0, #0
 80034dc:	d1f3      	bne.n	80034c6 <HAL_TIM_PeriodElapsedCallback+0xa>
		     HAL_TIM_IC_Stop_DMA(&htim15,TIM_CHANNEL_1);
 80034de:	4d09      	ldr	r5, [pc, #36]	; (8003504 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80034e0:	2100      	movs	r1, #0
 80034e2:	0028      	movs	r0, r5
 80034e4:	f7fe fbbe 	bl	8001c64 <HAL_TIM_IC_Stop_DMA>
			 TIM15->CNT = 0;
 80034e8:	4b07      	ldr	r3, [pc, #28]	; (8003508 <HAL_TIM_PeriodElapsedCallback+0x4c>)
				 HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , IC_buffer_size);
 80034ea:	4a08      	ldr	r2, [pc, #32]	; (800350c <HAL_TIM_PeriodElapsedCallback+0x50>)
			 TIM15->CNT = 0;
 80034ec:	625c      	str	r4, [r3, #36]	; 0x24
				 HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , IC_buffer_size);
 80034ee:	4b08      	ldr	r3, [pc, #32]	; (8003510 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80034f0:	2100      	movs	r1, #0
 80034f2:	881b      	ldrh	r3, [r3, #0]
 80034f4:	0028      	movs	r0, r5
 80034f6:	f7fe fb41 	bl	8001b7c <HAL_TIM_IC_Start_DMA>
}
 80034fa:	e7e4      	b.n	80034c6 <HAL_TIM_PeriodElapsedCallback+0xa>
 80034fc:	40014400 	.word	0x40014400
 8003500:	200000cc 	.word	0x200000cc
 8003504:	20000158 	.word	0x20000158
 8003508:	40014000 	.word	0x40014000
 800350c:	2000022c 	.word	0x2000022c
 8003510:	20000000 	.word	0x20000000

08003514 <startMotor>:

void startMotor() {
 8003514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003516:	4647      	mov	r7, r8
 8003518:	46ce      	mov	lr, r9

 startcount++;
 800351a:	4a65      	ldr	r2, [pc, #404]	; (80036b0 <startMotor+0x19c>)
void startMotor() {
 800351c:	b580      	push	{r7, lr}
 startcount++;
 800351e:	6813      	ldr	r3, [r2, #0]

    char decaystate = slow_decay;
    sensorless = 0;
 8003520:	4d64      	ldr	r5, [pc, #400]	; (80036b4 <startMotor+0x1a0>)
 startcount++;
 8003522:	3301      	adds	r3, #1
 8003524:	6013      	str	r3, [r2, #0]
    sensorless = 0;
 8003526:	2300      	movs	r3, #0
	if (running == 0){
 8003528:	4e63      	ldr	r6, [pc, #396]	; (80036b8 <startMotor+0x1a4>)
    char decaystate = slow_decay;
 800352a:	4c64      	ldr	r4, [pc, #400]	; (80036bc <startMotor+0x1a8>)
    sensorless = 0;
 800352c:	602b      	str	r3, [r5, #0]
	if (running == 0){
 800352e:	6833      	ldr	r3, [r6, #0]
    char decaystate = slow_decay;
 8003530:	7827      	ldrb	r7, [r4, #0]
	if (running == 0){
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00b      	beq.n	800354e <startMotor+0x3a>
//		}
	EXTI->IMR |= (1 << 21);
	}

	slow_decay = decaystate;    // return to normal
	sensorless = 1;
 8003536:	2301      	movs	r3, #1
 8003538:	602b      	str	r3, [r5, #0]
	startupcountdown =0;
 800353a:	2300      	movs	r3, #0
 800353c:	4a60      	ldr	r2, [pc, #384]	; (80036c0 <startMotor+0x1ac>)
	slow_decay = decaystate;    // return to normal
 800353e:	7027      	strb	r7, [r4, #0]
	startupcountdown =0;
 8003540:	6013      	str	r3, [r2, #0]
	bemf_counts = 0;
 8003542:	4a60      	ldr	r2, [pc, #384]	; (80036c4 <startMotor+0x1b0>)
 8003544:	6013      	str	r3, [r2, #0]

}
 8003546:	bc0c      	pop	{r2, r3}
 8003548:	4690      	mov	r8, r2
 800354a:	4699      	mov	r9, r3
 800354c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		EXTI->IMR &= ~(1 << 21);
 800354e:	4b5e      	ldr	r3, [pc, #376]	; (80036c8 <startMotor+0x1b4>)
 8003550:	485e      	ldr	r0, [pc, #376]	; (80036cc <startMotor+0x1b8>)
 8003552:	6819      	ldr	r1, [r3, #0]
 8003554:	4001      	ands	r1, r0
 8003556:	6019      	str	r1, [r3, #0]
		EXTI->PR &=~(1 << 21);
 8003558:	695a      	ldr	r2, [r3, #20]
 800355a:	4002      	ands	r2, r0
 800355c:	615a      	str	r2, [r3, #20]
		slow_decay = 1;
 800355e:	2301      	movs	r3, #1
 8003560:	7023      	strb	r3, [r4, #0]
	if (forward == 1){
 8003562:	4b5b      	ldr	r3, [pc, #364]	; (80036d0 <startMotor+0x1bc>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d06a      	beq.n	8003640 <startMotor+0x12c>
	if (forward == 0){
 800356a:	2b00      	cmp	r3, #0
 800356c:	d121      	bne.n	80035b2 <startMotor+0x9e>
		step--;
 800356e:	4b59      	ldr	r3, [pc, #356]	; (80036d4 <startMotor+0x1c0>)
 8003570:	4698      	mov	r8, r3
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	1e58      	subs	r0, r3, #1
 8003576:	4643      	mov	r3, r8
 8003578:	6018      	str	r0, [r3, #0]
		if (step < 1) {
 800357a:	2800      	cmp	r0, #0
 800357c:	dc00      	bgt.n	8003580 <startMotor+0x6c>
 800357e:	e087      	b.n	8003690 <startMotor+0x17c>
		if (step == 1 || step == 3 || step == 5) {
 8003580:	2302      	movs	r3, #2
 8003582:	0002      	movs	r2, r0
 8003584:	439a      	bics	r2, r3
 8003586:	2a01      	cmp	r2, #1
 8003588:	d002      	beq.n	8003590 <startMotor+0x7c>
 800358a:	2805      	cmp	r0, #5
 800358c:	d000      	beq.n	8003590 <startMotor+0x7c>
 800358e:	e086      	b.n	800369e <startMotor+0x18a>
			rising = 0;
 8003590:	4b51      	ldr	r3, [pc, #324]	; (80036d8 <startMotor+0x1c4>)
 8003592:	4699      	mov	r9, r3
 8003594:	2300      	movs	r3, #0
 8003596:	464a      	mov	r2, r9
 8003598:	6013      	str	r3, [r2, #0]
 800359a:	0002      	movs	r2, r0
 800359c:	3304      	adds	r3, #4
 800359e:	439a      	bics	r2, r3
 80035a0:	0013      	movs	r3, r2
		if (step == 2 || step == 4 || step == 6) {
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d001      	beq.n	80035aa <startMotor+0x96>
 80035a6:	2804      	cmp	r0, #4
 80035a8:	d108      	bne.n	80035bc <startMotor+0xa8>
			rising = 1;
 80035aa:	2301      	movs	r3, #1
 80035ac:	464a      	mov	r2, r9
 80035ae:	6013      	str	r3, [r2, #0]
 80035b0:	e004      	b.n	80035bc <startMotor+0xa8>
 80035b2:	4b48      	ldr	r3, [pc, #288]	; (80036d4 <startMotor+0x1c0>)
 80035b4:	4698      	mov	r8, r3
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	4b47      	ldr	r3, [pc, #284]	; (80036d8 <startMotor+0x1c4>)
 80035ba:	4699      	mov	r9, r3
	if (input > 47){
 80035bc:	4b47      	ldr	r3, [pc, #284]	; (80036dc <startMotor+0x1c8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b2f      	cmp	r3, #47	; 0x2f
 80035c2:	dd03      	ble.n	80035cc <startMotor+0xb8>
comStep(step);
 80035c4:	f7ff fce6 	bl	8002f94 <comStep>
 80035c8:	4643      	mov	r3, r8
 80035ca:	6818      	ldr	r0, [r3, #0]
	if (step == 1 || step == 4) {   // c floating
 80035cc:	2801      	cmp	r0, #1
 80035ce:	d033      	beq.n	8003638 <startMotor+0x124>
 80035d0:	2804      	cmp	r0, #4
 80035d2:	d031      	beq.n	8003638 <startMotor+0x124>
	if (step == 2 || step == 5) {     // a floating
 80035d4:	2802      	cmp	r0, #2
 80035d6:	d02b      	beq.n	8003630 <startMotor+0x11c>
 80035d8:	2805      	cmp	r0, #5
 80035da:	d029      	beq.n	8003630 <startMotor+0x11c>
	if (step == 3 || step == 6) {      // b floating
 80035dc:	2803      	cmp	r0, #3
 80035de:	d019      	beq.n	8003614 <startMotor+0x100>
 80035e0:	2806      	cmp	r0, #6
 80035e2:	d017      	beq.n	8003614 <startMotor+0x100>
	if (rising){
 80035e4:	464b      	mov	r3, r9
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d11a      	bne.n	8003622 <startMotor+0x10e>
	EXTI->FTSR = 0x0;
 80035ec:	4a36      	ldr	r2, [pc, #216]	; (80036c8 <startMotor+0x1b4>)
 80035ee:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR = 0x200000;
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	039b      	lsls	r3, r3, #14
 80035f4:	6093      	str	r3, [r2, #8]
	commutation_interval = 20000;
 80035f6:	4a3a      	ldr	r2, [pc, #232]	; (80036e0 <startMotor+0x1cc>)
 80035f8:	4b3a      	ldr	r3, [pc, #232]	; (80036e4 <startMotor+0x1d0>)
 80035fa:	601a      	str	r2, [r3, #0]
	TIM3->CNT = 0;
 80035fc:	2200      	movs	r2, #0
 80035fe:	4b3a      	ldr	r3, [pc, #232]	; (80036e8 <startMotor+0x1d4>)
 8003600:	625a      	str	r2, [r3, #36]	; 0x24
	running = 1;
 8003602:	2301      	movs	r3, #1
 8003604:	6033      	str	r3, [r6, #0]
	EXTI->IMR |= (1 << 21);
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	4a2f      	ldr	r2, [pc, #188]	; (80036c8 <startMotor+0x1b4>)
 800360a:	039b      	lsls	r3, r3, #14
 800360c:	6811      	ldr	r1, [r2, #0]
 800360e:	430b      	orrs	r3, r1
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	e790      	b.n	8003536 <startMotor+0x22>
		COMP->CSR = 0b1010001;
 8003614:	2251      	movs	r2, #81	; 0x51
 8003616:	4b35      	ldr	r3, [pc, #212]	; (80036ec <startMotor+0x1d8>)
 8003618:	601a      	str	r2, [r3, #0]
	if (rising){
 800361a:	464b      	mov	r3, r9
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0e4      	beq.n	80035ec <startMotor+0xd8>
		EXTI->RTSR = 0x0;
 8003622:	2200      	movs	r2, #0
 8003624:	4b28      	ldr	r3, [pc, #160]	; (80036c8 <startMotor+0x1b4>)
 8003626:	609a      	str	r2, [r3, #8]
	EXTI->FTSR = 0x200000;
 8003628:	2280      	movs	r2, #128	; 0x80
 800362a:	0392      	lsls	r2, r2, #14
 800362c:	60da      	str	r2, [r3, #12]
 800362e:	e7e2      	b.n	80035f6 <startMotor+0xe2>
		COMP->CSR = 0b1000001;                        /// if f051k6  step 2 , 5 is dac 1 ( swap comp input)
 8003630:	2241      	movs	r2, #65	; 0x41
 8003632:	4b2e      	ldr	r3, [pc, #184]	; (80036ec <startMotor+0x1d8>)
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	e7d1      	b.n	80035dc <startMotor+0xc8>
		COMP->CSR = 0b1100001;
 8003638:	2261      	movs	r2, #97	; 0x61
 800363a:	4b2c      	ldr	r3, [pc, #176]	; (80036ec <startMotor+0x1d8>)
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	e7c9      	b.n	80035d4 <startMotor+0xc0>
		step++;
 8003640:	4a24      	ldr	r2, [pc, #144]	; (80036d4 <startMotor+0x1c0>)
 8003642:	4690      	mov	r8, r2
 8003644:	4641      	mov	r1, r8
 8003646:	6812      	ldr	r2, [r2, #0]
 8003648:	3201      	adds	r2, #1
 800364a:	600a      	str	r2, [r1, #0]
		if (step > 6) {
 800364c:	2a06      	cmp	r2, #6
 800364e:	dd11      	ble.n	8003674 <startMotor+0x160>
		if (step == 1 || step == 3 || step == 5) {
 8003650:	2201      	movs	r2, #1
			step = 1;
 8003652:	600b      	str	r3, [r1, #0]
			rising = 1;                                // is back emf rising or falling
 8003654:	4920      	ldr	r1, [pc, #128]	; (80036d8 <startMotor+0x1c4>)
 8003656:	4689      	mov	r9, r1
 8003658:	2101      	movs	r1, #1
 800365a:	4648      	mov	r0, r9
 800365c:	6001      	str	r1, [r0, #0]
		if (step == 2 || step == 4 || step == 6) {
 800365e:	2b02      	cmp	r3, #2
 8003660:	d004      	beq.n	800366c <startMotor+0x158>
 8003662:	2a04      	cmp	r2, #4
 8003664:	d002      	beq.n	800366c <startMotor+0x158>
 8003666:	4643      	mov	r3, r8
 8003668:	6818      	ldr	r0, [r3, #0]
 800366a:	e7a7      	b.n	80035bc <startMotor+0xa8>
			rising = 0;
 800366c:	2300      	movs	r3, #0
 800366e:	464a      	mov	r2, r9
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	e7f8      	b.n	8003666 <startMotor+0x152>
		if (step == 1 || step == 3 || step == 5) {
 8003674:	2102      	movs	r1, #2
 8003676:	0010      	movs	r0, r2
 8003678:	4388      	bics	r0, r1
 800367a:	2801      	cmp	r0, #1
 800367c:	d016      	beq.n	80036ac <startMotor+0x198>
 800367e:	2a05      	cmp	r2, #5
 8003680:	d0e8      	beq.n	8003654 <startMotor+0x140>
 8003682:	2304      	movs	r3, #4
 8003684:	0011      	movs	r1, r2
 8003686:	4399      	bics	r1, r3
 8003688:	000b      	movs	r3, r1
 800368a:	4913      	ldr	r1, [pc, #76]	; (80036d8 <startMotor+0x1c4>)
 800368c:	4689      	mov	r9, r1
 800368e:	e7e6      	b.n	800365e <startMotor+0x14a>
			step = 6;
 8003690:	2306      	movs	r3, #6
 8003692:	4642      	mov	r2, r8
 8003694:	6013      	str	r3, [r2, #0]
 8003696:	4b10      	ldr	r3, [pc, #64]	; (80036d8 <startMotor+0x1c4>)
		if (step == 1 || step == 3 || step == 5) {
 8003698:	2006      	movs	r0, #6
 800369a:	4699      	mov	r9, r3
 800369c:	e785      	b.n	80035aa <startMotor+0x96>
 800369e:	2304      	movs	r3, #4
 80036a0:	0002      	movs	r2, r0
 80036a2:	439a      	bics	r2, r3
 80036a4:	0013      	movs	r3, r2
 80036a6:	4a0c      	ldr	r2, [pc, #48]	; (80036d8 <startMotor+0x1c4>)
 80036a8:	4691      	mov	r9, r2
 80036aa:	e77a      	b.n	80035a2 <startMotor+0x8e>
		if (step == 1 || step == 3 || step == 5) {
 80036ac:	0013      	movs	r3, r2
 80036ae:	e7d1      	b.n	8003654 <startMotor+0x140>
 80036b0:	20000100 	.word	0x20000100
 80036b4:	200000f0 	.word	0x200000f0
 80036b8:	200000ec 	.word	0x200000ec
 80036bc:	20000040 	.word	0x20000040
 80036c0:	20000108 	.word	0x20000108
 80036c4:	20000228 	.word	0x20000228
 80036c8:	40010400 	.word	0x40010400
 80036cc:	ffdfffff 	.word	0xffdfffff
 80036d0:	20000028 	.word	0x20000028
 80036d4:	2000004c 	.word	0x2000004c
 80036d8:	20000038 	.word	0x20000038
 80036dc:	200000c8 	.word	0x200000c8
 80036e0:	00004e20 	.word	0x00004e20
 80036e4:	200000a4 	.word	0x200000a4
 80036e8:	40000400 	.word	0x40000400
 80036ec:	4001001c 	.word	0x4001001c

080036f0 <HAL_COMP_TriggerCallback>:

}



void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp) {
 80036f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f2:	46ce      	mov	lr, r9
 80036f4:	4647      	mov	r7, r8
//	thiszctime = TIM3->CNT;
//	EXTI->IMR &= (0 << 21);
//		EXTI->PR &=(0 << 21);
if ((TIM3->CNT < commutation_interval >> 1)&& bemf_counts > 3 ){
 80036f6:	4b4b      	ldr	r3, [pc, #300]	; (8003824 <HAL_COMP_TriggerCallback+0x134>)
 80036f8:	4d4b      	ldr	r5, [pc, #300]	; (8003828 <HAL_COMP_TriggerCallback+0x138>)
 80036fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036fc:	6828      	ldr	r0, [r5, #0]
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp) {
 80036fe:	b580      	push	{r7, lr}
if ((TIM3->CNT < commutation_interval >> 1)&& bemf_counts > 3 ){
 8003700:	1043      	asrs	r3, r0, #1
 8003702:	429a      	cmp	r2, r3
 8003704:	d203      	bcs.n	800370e <HAL_COMP_TriggerCallback+0x1e>
 8003706:	4b49      	ldr	r3, [pc, #292]	; (800382c <HAL_COMP_TriggerCallback+0x13c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b03      	cmp	r3, #3
 800370c:	dc23      	bgt.n	8003756 <HAL_COMP_TriggerCallback+0x66>
 800370e:	4e48      	ldr	r6, [pc, #288]	; (8003830 <HAL_COMP_TriggerCallback+0x140>)
 8003710:	4b48      	ldr	r3, [pc, #288]	; (8003834 <HAL_COMP_TriggerCallback+0x144>)
 8003712:	6834      	ldr	r4, [r6, #0]
 8003714:	6819      	ldr	r1, [r3, #0]

//	EXTI->IMR |= (1 << 21);
	return;
}
while (TIM3->CNT - thiszctime < filter_delay){
 8003716:	4a43      	ldr	r2, [pc, #268]	; (8003824 <HAL_COMP_TriggerCallback+0x134>)
 8003718:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800371a:	1b1b      	subs	r3, r3, r4
 800371c:	428b      	cmp	r3, r1
 800371e:	d3fb      	bcc.n	8003718 <HAL_COMP_TriggerCallback+0x28>

}
compit +=1;
 8003720:	4a45      	ldr	r2, [pc, #276]	; (8003838 <HAL_COMP_TriggerCallback+0x148>)
 8003722:	7813      	ldrb	r3, [r2, #0]
 8003724:	3301      	adds	r3, #1
 8003726:	b2db      	uxtb	r3, r3
 8003728:	7013      	strb	r3, [r2, #0]
if (compit > 100){
 800372a:	2b64      	cmp	r3, #100	; 0x64
 800372c:	d817      	bhi.n	800375e <HAL_COMP_TriggerCallback+0x6e>
	return;
}
//	while(TIM3->CNT - thiszctime  < filter_delay){
//
//	}
		if (rising){
 800372e:	4b43      	ldr	r3, [pc, #268]	; (800383c <HAL_COMP_TriggerCallback+0x14c>)
		//	advancedivisor = advancedivisorup;
			for (int i = 0; i < filter_level; i++){
 8003730:	4f43      	ldr	r7, [pc, #268]	; (8003840 <HAL_COMP_TriggerCallback+0x150>)
		if (rising){
 8003732:	681c      	ldr	r4, [r3, #0]
			for (int i = 0; i < filter_level; i++){
 8003734:	783b      	ldrb	r3, [r7, #0]
		if (rising){
 8003736:	2c00      	cmp	r4, #0
 8003738:	d15e      	bne.n	80037f8 <HAL_COMP_TriggerCallback+0x108>
			}


		}else{
		//	advancedivisor = advancedivisordown;
			for (int i = 0; i < filter_level; i++){
 800373a:	2b00      	cmp	r3, #0
 800373c:	d01c      	beq.n	8003778 <HAL_COMP_TriggerCallback+0x88>
 800373e:	4b41      	ldr	r3, [pc, #260]	; (8003844 <HAL_COMP_TriggerCallback+0x154>)
 8003740:	4698      	mov	r8, r3
 8003742:	e003      	b.n	800374c <HAL_COMP_TriggerCallback+0x5c>
 8003744:	783b      	ldrb	r3, [r7, #0]
 8003746:	3401      	adds	r4, #1
 8003748:	42a3      	cmp	r3, r4
 800374a:	dd14      	ble.n	8003776 <HAL_COMP_TriggerCallback+0x86>
			if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_LOW){
 800374c:	4640      	mov	r0, r8
 800374e:	f7fd f8dd 	bl	800090c <HAL_COMP_GetOutputLevel>
 8003752:	2800      	cmp	r0, #0
 8003754:	d1f6      	bne.n	8003744 <HAL_COMP_TriggerCallback+0x54>
//			//			Error_Handler();
//					}



}
 8003756:	bc0c      	pop	{r2, r3}
 8003758:	4690      	mov	r8, r2
 800375a:	4699      	mov	r9, r3
 800375c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	EXTI->IMR &= ~(1 << 21);
 800375e:	4b3a      	ldr	r3, [pc, #232]	; (8003848 <HAL_COMP_TriggerCallback+0x158>)
 8003760:	483a      	ldr	r0, [pc, #232]	; (800384c <HAL_COMP_TriggerCallback+0x15c>)
 8003762:	6819      	ldr	r1, [r3, #0]
 8003764:	4001      	ands	r1, r0
 8003766:	6019      	str	r1, [r3, #0]
	EXTI->PR &=~(1 << 21);
 8003768:	695a      	ldr	r2, [r3, #20]
 800376a:	4002      	ands	r2, r0
 800376c:	615a      	str	r2, [r3, #20]
	error = 1;
 800376e:	2201      	movs	r2, #1
 8003770:	4b37      	ldr	r3, [pc, #220]	; (8003850 <HAL_COMP_TriggerCallback+0x160>)
 8003772:	601a      	str	r2, [r3, #0]
	return;
 8003774:	e7ef      	b.n	8003756 <HAL_COMP_TriggerCallback+0x66>
 8003776:	6828      	ldr	r0, [r5, #0]
		thiszctime = TIM3->CNT;
 8003778:	4c2a      	ldr	r4, [pc, #168]	; (8003824 <HAL_COMP_TriggerCallback+0x134>)
	EXTI->IMR &= ~(1 << 21);
 800377a:	4a34      	ldr	r2, [pc, #208]	; (800384c <HAL_COMP_TriggerCallback+0x15c>)
		thiszctime = TIM3->CNT;
 800377c:	6a67      	ldr	r7, [r4, #36]	; 0x24
	EXTI->IMR &= ~(1 << 21);
 800377e:	4694      	mov	ip, r2
		thiszctime = TIM3->CNT;
 8003780:	6037      	str	r7, [r6, #0]
	TIM3->CNT = 0;
 8003782:	2600      	movs	r6, #0
	zctimeout = 0;
 8003784:	4b33      	ldr	r3, [pc, #204]	; (8003854 <HAL_COMP_TriggerCallback+0x164>)
	TIM3->CNT = 0;
 8003786:	6266      	str	r6, [r4, #36]	; 0x24
	zctimeout = 0;
 8003788:	601e      	str	r6, [r3, #0]
	EXTI->IMR &= ~(1 << 21);
 800378a:	4b2f      	ldr	r3, [pc, #188]	; (8003848 <HAL_COMP_TriggerCallback+0x158>)
	commutation_interval = ((2*commutation_interval) + thiszctime) / 3;
 800378c:	0040      	lsls	r0, r0, #1
	EXTI->IMR &= ~(1 << 21);
 800378e:	6819      	ldr	r1, [r3, #0]
	commutation_interval = ((2*commutation_interval) + thiszctime) / 3;
 8003790:	19c0      	adds	r0, r0, r7
	EXTI->IMR &= ~(1 << 21);
 8003792:	4011      	ands	r1, r2
 8003794:	6019      	str	r1, [r3, #0]
	EXTI->PR &=~(1 << 21);
 8003796:	4661      	mov	r1, ip
 8003798:	695a      	ldr	r2, [r3, #20]
 800379a:	400a      	ands	r2, r1
 800379c:	615a      	str	r2, [r3, #20]
	commutation_interval = ((2*commutation_interval) + thiszctime) / 3;
 800379e:	2103      	movs	r1, #3
 80037a0:	f7fc fd3c 	bl	800021c <__divsi3>
		degree_time = commutation_interval >> 5;                          // about 1.85 degrees per unit
 80037a4:	4a2c      	ldr	r2, [pc, #176]	; (8003858 <HAL_COMP_TriggerCallback+0x168>)
 80037a6:	1143      	asrs	r3, r0, #5
 80037a8:	6013      	str	r3, [r2, #0]
			advance = degree_time * advance_multiplier;                     //  * 16 would be about 30 degrees
 80037aa:	4a2c      	ldr	r2, [pc, #176]	; (800385c <HAL_COMP_TriggerCallback+0x16c>)
	commutation_interval = ((2*commutation_interval) + thiszctime) / 3;
 80037ac:	6028      	str	r0, [r5, #0]
			advance = degree_time * advance_multiplier;                     //  * 16 would be about 30 degrees
 80037ae:	6812      	ldr	r2, [r2, #0]
	waitTime = (commutation_interval >> 1) - advance;
 80037b0:	1040      	asrs	r0, r0, #1
			advance = degree_time * advance_multiplier;                     //  * 16 would be about 30 degrees
 80037b2:	435a      	muls	r2, r3
 80037b4:	4b2a      	ldr	r3, [pc, #168]	; (8003860 <HAL_COMP_TriggerCallback+0x170>)
	waitTime = (commutation_interval >> 1) - advance;
 80037b6:	4f2b      	ldr	r7, [pc, #172]	; (8003864 <HAL_COMP_TriggerCallback+0x174>)
			advance = degree_time * advance_multiplier;                     //  * 16 would be about 30 degrees
 80037b8:	601a      	str	r2, [r3, #0]
	waitTime = (commutation_interval >> 1) - advance;
 80037ba:	1a82      	subs	r2, r0, r2
 80037bc:	603a      	str	r2, [r7, #0]
	while (TIM3->CNT  < waitTime){
 80037be:	0021      	movs	r1, r4
	if (waitTime < 0){
 80037c0:	2a00      	cmp	r2, #0
 80037c2:	db2c      	blt.n	800381e <HAL_COMP_TriggerCallback+0x12e>
	while (TIM3->CNT  < waitTime){
 80037c4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d3fc      	bcc.n	80037c4 <HAL_COMP_TriggerCallback+0xd4>
	commutate();
 80037ca:	f7ff fde5 	bl	8003398 <commutate>
			blanktime = commutation_interval >>3 ;                               // divided by 8
 80037ce:	682a      	ldr	r2, [r5, #0]
			bemf_counts++;
 80037d0:	4916      	ldr	r1, [pc, #88]	; (800382c <HAL_COMP_TriggerCallback+0x13c>)
			blanktime = commutation_interval >>3 ;                               // divided by 8
 80037d2:	4b25      	ldr	r3, [pc, #148]	; (8003868 <HAL_COMP_TriggerCallback+0x178>)
 80037d4:	10d2      	asrs	r2, r2, #3
 80037d6:	601a      	str	r2, [r3, #0]
			bemf_counts++;
 80037d8:	680b      	ldr	r3, [r1, #0]
 80037da:	3301      	adds	r3, #1
 80037dc:	600b      	str	r3, [r1, #0]
 80037de:	683b      	ldr	r3, [r7, #0]
			while (TIM3->CNT < waitTime + blanktime){
 80037e0:	4910      	ldr	r1, [pc, #64]	; (8003824 <HAL_COMP_TriggerCallback+0x134>)
 80037e2:	18d2      	adds	r2, r2, r3
 80037e4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d3fc      	bcc.n	80037e4 <HAL_COMP_TriggerCallback+0xf4>
			EXTI->IMR |= (1 << 21);
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	4a16      	ldr	r2, [pc, #88]	; (8003848 <HAL_COMP_TriggerCallback+0x158>)
 80037ee:	039b      	lsls	r3, r3, #14
 80037f0:	6811      	ldr	r1, [r2, #0]
 80037f2:	430b      	orrs	r3, r1
 80037f4:	6013      	str	r3, [r2, #0]
 80037f6:	e7ae      	b.n	8003756 <HAL_COMP_TriggerCallback+0x66>
			for (int i = 0; i < filter_level; i++){
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d0bd      	beq.n	8003778 <HAL_COMP_TriggerCallback+0x88>
 80037fc:	4b11      	ldr	r3, [pc, #68]	; (8003844 <HAL_COMP_TriggerCallback+0x154>)
 80037fe:	2400      	movs	r4, #0
 8003800:	4698      	mov	r8, r3
			if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_HIGH){
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	01db      	lsls	r3, r3, #7
 8003806:	4699      	mov	r9, r3
 8003808:	e003      	b.n	8003812 <HAL_COMP_TriggerCallback+0x122>
			for (int i = 0; i < filter_level; i++){
 800380a:	783b      	ldrb	r3, [r7, #0]
 800380c:	3401      	adds	r4, #1
 800380e:	42a3      	cmp	r3, r4
 8003810:	ddb1      	ble.n	8003776 <HAL_COMP_TriggerCallback+0x86>
			if (HAL_COMP_GetOutputLevel(&hcomp1) == COMP_OUTPUTLEVEL_HIGH){
 8003812:	4640      	mov	r0, r8
 8003814:	f7fd f87a 	bl	800090c <HAL_COMP_GetOutputLevel>
 8003818:	4548      	cmp	r0, r9
 800381a:	d1f6      	bne.n	800380a <HAL_COMP_TriggerCallback+0x11a>
 800381c:	e79b      	b.n	8003756 <HAL_COMP_TriggerCallback+0x66>
			waitTime = 0;
 800381e:	603e      	str	r6, [r7, #0]
	while (TIM3->CNT  < waitTime){
 8003820:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003822:	e7d2      	b.n	80037ca <HAL_COMP_TriggerCallback+0xda>
 8003824:	40000400 	.word	0x40000400
 8003828:	200000a4 	.word	0x200000a4
 800382c:	20000228 	.word	0x20000228
 8003830:	20000114 	.word	0x20000114
 8003834:	20000020 	.word	0x20000020
 8003838:	200000a8 	.word	0x200000a8
 800383c:	20000038 	.word	0x20000038
 8003840:	20000024 	.word	0x20000024
 8003844:	200001b8 	.word	0x200001b8
 8003848:	40010400 	.word	0x40010400
 800384c:	ffdfffff 	.word	0xffdfffff
 8003850:	200000c0 	.word	0x200000c0
 8003854:	20000120 	.word	0x20000120
 8003858:	20000148 	.word	0x20000148
 800385c:	2000000c 	.word	0x2000000c
 8003860:	20000090 	.word	0x20000090
 8003864:	2000011c 	.word	0x2000011c
 8003868:	2000032c 	.word	0x2000032c

0800386c <playStartupTune>:



void playStartupTune(){
	TIM1->PSC = 75;
 800386c:	224b      	movs	r2, #75	; 0x4b
 800386e:	2103      	movs	r1, #3
 8003870:	4b4a      	ldr	r3, [pc, #296]	; (800399c <playStartupTune+0x130>)
void playStartupTune(){
 8003872:	b570      	push	{r4, r5, r6, lr}
	TIM1->PSC = 75;
 8003874:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->CCR1 = 5;
 8003876:	3a46      	subs	r2, #70	; 0x46
 8003878:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 5;
 800387a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 5;
 800387c:	63da      	str	r2, [r3, #60]	; 0x3c
 800387e:	4a48      	ldr	r2, [pc, #288]	; (80039a0 <playStartupTune+0x134>)
 8003880:	4848      	ldr	r0, [pc, #288]	; (80039a4 <playStartupTune+0x138>)
 8003882:	6813      	ldr	r3, [r2, #0]
 8003884:	438b      	bics	r3, r1
 8003886:	3902      	subs	r1, #2
 8003888:	430b      	orrs	r3, r1
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	2390      	movs	r3, #144	; 0x90
		GPIOB->BSRR = GPIO_PIN_0;
 800388e:	6191      	str	r1, [r2, #24]
 8003890:	05db      	lsls	r3, r3, #23
 8003892:	6819      	ldr	r1, [r3, #0]
 8003894:	4008      	ands	r0, r1
 8003896:	2180      	movs	r1, #128	; 0x80
 8003898:	02c9      	lsls	r1, r1, #11
 800389a:	4301      	orrs	r1, r0
 800389c:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 800389e:	2180      	movs	r1, #128	; 0x80
 80038a0:	0089      	lsls	r1, r1, #2
 80038a2:	6299      	str	r1, [r3, #40]	; 0x28
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	4840      	ldr	r0, [pc, #256]	; (80039a8 <playStartupTune+0x13c>)
 80038a8:	4008      	ands	r0, r1
 80038aa:	2180      	movs	r1, #128	; 0x80
 80038ac:	01c9      	lsls	r1, r1, #7
 80038ae:	4301      	orrs	r1, r0
 80038b0:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 80038b2:	2180      	movs	r1, #128	; 0x80
 80038b4:	6299      	str	r1, [r3, #40]	; 0x28
 80038b6:	6819      	ldr	r1, [r3, #0]
 80038b8:	483c      	ldr	r0, [pc, #240]	; (80039ac <playStartupTune+0x140>)
 80038ba:	4008      	ands	r0, r1
 80038bc:	2180      	movs	r1, #128	; 0x80
 80038be:	0249      	lsls	r1, r1, #9
 80038c0:	4301      	orrs	r1, r0
 80038c2:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 80038c4:	2180      	movs	r1, #128	; 0x80
 80038c6:	0049      	lsls	r1, r1, #1
 80038c8:	6299      	str	r1, [r3, #40]	; 0x28
		if (!slow_decay || prop_brake_active){
 80038ca:	4b39      	ldr	r3, [pc, #228]	; (80039b0 <playStartupTune+0x144>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00a      	beq.n	80038e8 <playStartupTune+0x7c>
 80038d2:	4b38      	ldr	r3, [pc, #224]	; (80039b4 <playStartupTune+0x148>)
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d106      	bne.n	80038e8 <playStartupTune+0x7c>
 80038da:	210c      	movs	r1, #12
 80038dc:	6813      	ldr	r3, [r2, #0]
 80038de:	438b      	bics	r3, r1
 80038e0:	3904      	subs	r1, #4
 80038e2:	430b      	orrs	r3, r1
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	e008      	b.n	80038fa <playStartupTune+0x8e>
 80038e8:	210c      	movs	r1, #12
 80038ea:	4a2d      	ldr	r2, [pc, #180]	; (80039a0 <playStartupTune+0x134>)
 80038ec:	6813      	ldr	r3, [r2, #0]
 80038ee:	438b      	bics	r3, r1
 80038f0:	3908      	subs	r1, #8
 80038f2:	430b      	orrs	r3, r1
 80038f4:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 80038f6:	2302      	movs	r3, #2
 80038f8:	6293      	str	r3, [r2, #40]	; 0x28
 80038fa:	2490      	movs	r4, #144	; 0x90
 80038fc:	2380      	movs	r3, #128	; 0x80
 80038fe:	05e4      	lsls	r4, r4, #23
 8003900:	6822      	ldr	r2, [r4, #0]
 8003902:	4e2d      	ldr	r6, [pc, #180]	; (80039b8 <playStartupTune+0x14c>)
 8003904:	039b      	lsls	r3, r3, #14
 8003906:	4032      	ands	r2, r6
 8003908:	4313      	orrs	r3, r2
 800390a:	6023      	str	r3, [r4, #0]
	comStep(3);
	HAL_Delay(100);
 800390c:	2064      	movs	r0, #100	; 0x64
 800390e:	f7fc fda1 	bl	8000454 <HAL_Delay>
	TIM1->PSC = 50;
 8003912:	2332      	movs	r3, #50	; 0x32
 8003914:	4d21      	ldr	r5, [pc, #132]	; (800399c <playStartupTune+0x130>)
	HAL_Delay(100);
 8003916:	2064      	movs	r0, #100	; 0x64
	TIM1->PSC = 50;
 8003918:	62ab      	str	r3, [r5, #40]	; 0x28
	HAL_Delay(100);
 800391a:	f7fc fd9b 	bl	8000454 <HAL_Delay>
	TIM1->PSC = 25;
 800391e:	2319      	movs	r3, #25
	HAL_Delay(100);
 8003920:	2064      	movs	r0, #100	; 0x64
	TIM1->PSC = 25;
 8003922:	62ab      	str	r3, [r5, #40]	; 0x28
	HAL_Delay(100);
 8003924:	f7fc fd96 	bl	8000454 <HAL_Delay>
 8003928:	2103      	movs	r1, #3
 800392a:	4b1d      	ldr	r3, [pc, #116]	; (80039a0 <playStartupTune+0x134>)
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	438a      	bics	r2, r1
 8003930:	3902      	subs	r1, #2
 8003932:	430a      	orrs	r2, r1
 8003934:	601a      	str	r2, [r3, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8003936:	6299      	str	r1, [r3, #40]	; 0x28
 8003938:	6822      	ldr	r2, [r4, #0]
 800393a:	491a      	ldr	r1, [pc, #104]	; (80039a4 <playStartupTune+0x138>)
 800393c:	4011      	ands	r1, r2
 800393e:	2280      	movs	r2, #128	; 0x80
 8003940:	02d2      	lsls	r2, r2, #11
 8003942:	430a      	orrs	r2, r1
 8003944:	6022      	str	r2, [r4, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8003946:	2280      	movs	r2, #128	; 0x80
 8003948:	0092      	lsls	r2, r2, #2
 800394a:	62a2      	str	r2, [r4, #40]	; 0x28
 800394c:	6822      	ldr	r2, [r4, #0]
 800394e:	4916      	ldr	r1, [pc, #88]	; (80039a8 <playStartupTune+0x13c>)
 8003950:	4011      	ands	r1, r2
 8003952:	2280      	movs	r2, #128	; 0x80
 8003954:	01d2      	lsls	r2, r2, #7
 8003956:	430a      	orrs	r2, r1
 8003958:	6022      	str	r2, [r4, #0]
		GPIOA->BRR = GPIO_PIN_7;
 800395a:	2280      	movs	r2, #128	; 0x80
 800395c:	62a2      	str	r2, [r4, #40]	; 0x28
 800395e:	6822      	ldr	r2, [r4, #0]
 8003960:	4912      	ldr	r1, [pc, #72]	; (80039ac <playStartupTune+0x140>)
 8003962:	4011      	ands	r1, r2
 8003964:	2280      	movs	r2, #128	; 0x80
 8003966:	0252      	lsls	r2, r2, #9
 8003968:	430a      	orrs	r2, r1
 800396a:	6022      	str	r2, [r4, #0]
		GPIOA->BRR = GPIO_PIN_8;
 800396c:	2280      	movs	r2, #128	; 0x80
 800396e:	210c      	movs	r1, #12
 8003970:	0052      	lsls	r2, r2, #1
 8003972:	62a2      	str	r2, [r4, #40]	; 0x28
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	438a      	bics	r2, r1
 8003978:	3908      	subs	r1, #8
 800397a:	430a      	orrs	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
		GPIOB->BRR = GPIO_PIN_1;
 800397e:	2202      	movs	r2, #2
 8003980:	629a      	str	r2, [r3, #40]	; 0x28
 8003982:	6823      	ldr	r3, [r4, #0]
 8003984:	4033      	ands	r3, r6
 8003986:	2680      	movs	r6, #128	; 0x80
 8003988:	0376      	lsls	r6, r6, #13
 800398a:	431e      	orrs	r6, r3
		GPIOA->BRR = GPIO_PIN_10;
 800398c:	2380      	movs	r3, #128	; 0x80
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	6026      	str	r6, [r4, #0]
 8003992:	62a3      	str	r3, [r4, #40]	; 0x28
	allOff();
	TIM1->PSC = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	62ab      	str	r3, [r5, #40]	; 0x28
}
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	40012c00 	.word	0x40012c00
 80039a0:	48000400 	.word	0x48000400
 80039a4:	fff3ffff 	.word	0xfff3ffff
 80039a8:	ffff3fff 	.word	0xffff3fff
 80039ac:	fffcffff 	.word	0xfffcffff
 80039b0:	20000040 	.word	0x20000040
 80039b4:	200000d7 	.word	0x200000d7
 80039b8:	ffcfffff 	.word	0xffcfffff

080039bc <playInputTune>:

void playInputTune(){
 80039bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039be:	46de      	mov	lr, fp
 80039c0:	4657      	mov	r7, sl
 80039c2:	464e      	mov	r6, r9
 80039c4:	4645      	mov	r5, r8
	TIM1->PSC = 100;
 80039c6:	2264      	movs	r2, #100	; 0x64
void playInputTune(){
 80039c8:	b5e0      	push	{r5, r6, r7, lr}
	TIM1->PSC = 100;
 80039ca:	4b4a      	ldr	r3, [pc, #296]	; (8003af4 <playInputTune+0x138>)
 80039cc:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->CCR1 = 5;
 80039ce:	3a5f      	subs	r2, #95	; 0x5f
 80039d0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 5;
 80039d2:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 5;
 80039d4:	63da      	str	r2, [r3, #60]	; 0x3c
		if(!slow_decay  || prop_brake_active){            // for future
 80039d6:	4b48      	ldr	r3, [pc, #288]	; (8003af8 <playInputTune+0x13c>)
 80039d8:	4a48      	ldr	r2, [pc, #288]	; (8003afc <playInputTune+0x140>)
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00a      	beq.n	80039f6 <playInputTune+0x3a>
 80039e0:	4b47      	ldr	r3, [pc, #284]	; (8003b00 <playInputTune+0x144>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d106      	bne.n	80039f6 <playInputTune+0x3a>
 80039e8:	2103      	movs	r1, #3
 80039ea:	6813      	ldr	r3, [r2, #0]
 80039ec:	438b      	bics	r3, r1
 80039ee:	3901      	subs	r1, #1
 80039f0:	430b      	orrs	r3, r1
 80039f2:	6013      	str	r3, [r2, #0]
 80039f4:	e006      	b.n	8003a04 <playInputTune+0x48>
 80039f6:	2103      	movs	r1, #3
 80039f8:	6813      	ldr	r3, [r2, #0]
 80039fa:	438b      	bics	r3, r1
 80039fc:	3902      	subs	r1, #2
 80039fe:	430b      	orrs	r3, r1
 8003a00:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8003a02:	6291      	str	r1, [r2, #40]	; 0x28
 8003a04:	2490      	movs	r4, #144	; 0x90
 8003a06:	05e4      	lsls	r4, r4, #23
 8003a08:	6822      	ldr	r2, [r4, #0]
 8003a0a:	4b3e      	ldr	r3, [pc, #248]	; (8003b04 <playInputTune+0x148>)
 8003a0c:	2780      	movs	r7, #128	; 0x80
 8003a0e:	469b      	mov	fp, r3
 8003a10:	401a      	ands	r2, r3
 8003a12:	2380      	movs	r3, #128	; 0x80
 8003a14:	031b      	lsls	r3, r3, #12
 8003a16:	4313      	orrs	r3, r2
 8003a18:	6023      	str	r3, [r4, #0]
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	4a3a      	ldr	r2, [pc, #232]	; (8003b08 <playInputTune+0x14c>)
 8003a1e:	01ff      	lsls	r7, r7, #7
 8003a20:	4013      	ands	r3, r2
 8003a22:	433b      	orrs	r3, r7
 8003a24:	6023      	str	r3, [r4, #0]
		GPIOA->BRR = GPIO_PIN_7;
 8003a26:	2380      	movs	r3, #128	; 0x80
 8003a28:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a2a:	6823      	ldr	r3, [r4, #0]
 8003a2c:	4692      	mov	sl, r2
 8003a2e:	4a37      	ldr	r2, [pc, #220]	; (8003b0c <playInputTune+0x150>)
 8003a30:	4d32      	ldr	r5, [pc, #200]	; (8003afc <playInputTune+0x140>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	2280      	movs	r2, #128	; 0x80
 8003a36:	0252      	lsls	r2, r2, #9
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	6023      	str	r3, [r4, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8003a3c:	2380      	movs	r3, #128	; 0x80
 8003a3e:	220c      	movs	r2, #12
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a44:	682b      	ldr	r3, [r5, #0]
 8003a46:	2680      	movs	r6, #128	; 0x80
 8003a48:	4393      	bics	r3, r2
 8003a4a:	3a08      	subs	r2, #8
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	602b      	str	r3, [r5, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 8003a50:	2302      	movs	r3, #2
 8003a52:	61ab      	str	r3, [r5, #24]
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	4a2e      	ldr	r2, [pc, #184]	; (8003b10 <playInputTune+0x154>)
 8003a58:	0376      	lsls	r6, r6, #13
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	4333      	orrs	r3, r6
 8003a5e:	6023      	str	r3, [r4, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8003a60:	2380      	movs	r3, #128	; 0x80
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	62a3      	str	r3, [r4, #40]	; 0x28
	comStep(6);
	HAL_Delay(100);
 8003a66:	2064      	movs	r0, #100	; 0x64
		GPIOA->BRR = GPIO_PIN_10;
 8003a68:	4699      	mov	r9, r3
	HAL_Delay(100);
 8003a6a:	f7fc fcf3 	bl	8000454 <HAL_Delay>
	TIM1->PSC = 50;
 8003a6e:	4b21      	ldr	r3, [pc, #132]	; (8003af4 <playInputTune+0x138>)
	HAL_Delay(100);
 8003a70:	2064      	movs	r0, #100	; 0x64
	TIM1->PSC = 50;
 8003a72:	4698      	mov	r8, r3
 8003a74:	2332      	movs	r3, #50	; 0x32
 8003a76:	4642      	mov	r2, r8
 8003a78:	6293      	str	r3, [r2, #40]	; 0x28
	HAL_Delay(100);
 8003a7a:	f7fc fceb 	bl	8000454 <HAL_Delay>
 8003a7e:	2203      	movs	r2, #3
 8003a80:	682b      	ldr	r3, [r5, #0]
 8003a82:	4393      	bics	r3, r2
 8003a84:	3a02      	subs	r2, #2
 8003a86:	4313      	orrs	r3, r2
 8003a88:	602b      	str	r3, [r5, #0]
 8003a8a:	465b      	mov	r3, fp
		GPIOB->BRR = GPIO_PIN_0;
 8003a8c:	62aa      	str	r2, [r5, #40]	; 0x28
 8003a8e:	6822      	ldr	r2, [r4, #0]
 8003a90:	401a      	ands	r2, r3
 8003a92:	2380      	movs	r3, #128	; 0x80
 8003a94:	02db      	lsls	r3, r3, #11
 8003a96:	4313      	orrs	r3, r2
 8003a98:	6023      	str	r3, [r4, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8003a9a:	2380      	movs	r3, #128	; 0x80
 8003a9c:	4652      	mov	r2, sl
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	62a3      	str	r3, [r4, #40]	; 0x28
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	431f      	orrs	r7, r3
		GPIOA->BRR = GPIO_PIN_7;
 8003aa8:	2380      	movs	r3, #128	; 0x80
 8003aaa:	6027      	str	r7, [r4, #0]
 8003aac:	62a3      	str	r3, [r4, #40]	; 0x28
 8003aae:	6823      	ldr	r3, [r4, #0]
 8003ab0:	4a16      	ldr	r2, [pc, #88]	; (8003b0c <playInputTune+0x150>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2280      	movs	r2, #128	; 0x80
 8003ab6:	0252      	lsls	r2, r2, #9
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	6023      	str	r3, [r4, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8003abc:	2380      	movs	r3, #128	; 0x80
 8003abe:	220c      	movs	r2, #12
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ac4:	682b      	ldr	r3, [r5, #0]
 8003ac6:	4393      	bics	r3, r2
 8003ac8:	3a08      	subs	r2, #8
 8003aca:	4313      	orrs	r3, r2
 8003acc:	602b      	str	r3, [r5, #0]
		GPIOB->BRR = GPIO_PIN_1;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	62ab      	str	r3, [r5, #40]	; 0x28
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	4a0e      	ldr	r2, [pc, #56]	; (8003b10 <playInputTune+0x154>)
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	431e      	orrs	r6, r3
		GPIOA->BRR = GPIO_PIN_10;
 8003ada:	464b      	mov	r3, r9
 8003adc:	6026      	str	r6, [r4, #0]
	allOff();
	TIM1->PSC = 0;
 8003ade:	4642      	mov	r2, r8
		GPIOA->BRR = GPIO_PIN_10;
 8003ae0:	62a3      	str	r3, [r4, #40]	; 0x28
	TIM1->PSC = 0;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003ae6:	bc3c      	pop	{r2, r3, r4, r5}
 8003ae8:	4690      	mov	r8, r2
 8003aea:	4699      	mov	r9, r3
 8003aec:	46a2      	mov	sl, r4
 8003aee:	46ab      	mov	fp, r5
 8003af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	40012c00 	.word	0x40012c00
 8003af8:	20000040 	.word	0x20000040
 8003afc:	48000400 	.word	0x48000400
 8003b00:	200000d7 	.word	0x200000d7
 8003b04:	fff3ffff 	.word	0xfff3ffff
 8003b08:	ffff3fff 	.word	0xffff3fff
 8003b0c:	fffcffff 	.word	0xfffcffff
 8003b10:	ffcfffff 	.word	0xffcfffff

08003b14 <HAL_ADC_ConvCpltCallback>:

void getADCs(){
	//voltageraw = ADC1ConvertedValues[0];
	currentraw = ADC1ConvertedValues[0];
 8003b14:	4b03      	ldr	r3, [pc, #12]	; (8003b24 <HAL_ADC_ConvCpltCallback+0x10>)
 8003b16:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <HAL_ADC_ConvCpltCallback+0x14>)
 8003b18:	6819      	ldr	r1, [r3, #0]
 8003b1a:	6011      	str	r1, [r2, #0]
	tempraw = ADC1ConvertedValues[1];
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	4b03      	ldr	r3, [pc, #12]	; (8003b2c <HAL_ADC_ConvCpltCallback+0x18>)
 8003b20:	601a      	str	r2, [r3, #0]


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
	getADCs();
}
 8003b22:	4770      	bx	lr
 8003b24:	20000080 	.word	0x20000080
 8003b28:	200000b0 	.word	0x200000b0
 8003b2c:	20000110 	.word	0x20000110

08003b30 <detectInput>:


void detectInput(){
 8003b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b32:	4645      	mov	r5, r8
 8003b34:	46de      	mov	lr, fp
 8003b36:	4657      	mov	r7, sl
 8003b38:	464e      	mov	r6, r9
	smallestnumber = 20000;
 8003b3a:	4b4b      	ldr	r3, [pc, #300]	; (8003c68 <detectInput+0x138>)
void detectInput(){
 8003b3c:	b5e0      	push	{r5, r6, r7, lr}
	smallestnumber = 20000;
 8003b3e:	4d4b      	ldr	r5, [pc, #300]	; (8003c6c <detectInput+0x13c>)
 8003b40:	469b      	mov	fp, r3
 8003b42:	601d      	str	r5, [r3, #0]
	dshot = 0;
 8003b44:	4b4a      	ldr	r3, [pc, #296]	; (8003c70 <detectInput+0x140>)
 8003b46:	4698      	mov	r8, r3
 8003b48:	2300      	movs	r3, #0
 8003b4a:	4642      	mov	r2, r8
 8003b4c:	7013      	strb	r3, [r2, #0]
	proshot = 0;
 8003b4e:	4a49      	ldr	r2, [pc, #292]	; (8003c74 <detectInput+0x144>)
 8003b50:	7013      	strb	r3, [r2, #0]
 8003b52:	4691      	mov	r9, r2
	multishot = 0;
 8003b54:	4a48      	ldr	r2, [pc, #288]	; (8003c78 <detectInput+0x148>)
 8003b56:	7013      	strb	r3, [r2, #0]
	oneshot42 = 0;
 8003b58:	4a48      	ldr	r2, [pc, #288]	; (8003c7c <detectInput+0x14c>)
 8003b5a:	7013      	strb	r3, [r2, #0]
	oneshot125 = 0;
 8003b5c:	4a48      	ldr	r2, [pc, #288]	; (8003c80 <detectInput+0x150>)
 8003b5e:	7013      	strb	r3, [r2, #0]
	servoPwm = 0;
 8003b60:	4a48      	ldr	r2, [pc, #288]	; (8003c84 <detectInput+0x154>)
 8003b62:	7013      	strb	r3, [r2, #0]
//	int lastnumber = dma_buffer[0];
	for ( int j = 1 ; j < input_buffer_size; j++){
 8003b64:	4b48      	ldr	r3, [pc, #288]	; (8003c88 <detectInput+0x158>)
	servoPwm = 0;
 8003b66:	4692      	mov	sl, r2
	for ( int j = 1 ; j < input_buffer_size; j++){
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	dc00      	bgt.n	8003b70 <detectInput+0x40>
 8003b6e:	e077      	b.n	8003c60 <detectInput+0x130>
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	469c      	mov	ip, r3
 8003b74:	002f      	movs	r7, r5
 8003b76:	4945      	ldr	r1, [pc, #276]	; (8003c8c <detectInput+0x15c>)
 8003b78:	1f0a      	subs	r2, r1, #4
 8003b7a:	4494      	add	ip, r2

		if(dma_buffer[j]  < smallestnumber){ // blank space
 8003b7c:	680b      	ldr	r3, [r1, #0]
 8003b7e:	003a      	movs	r2, r7
 8003b80:	001c      	movs	r4, r3
 8003b82:	42bb      	cmp	r3, r7
 8003b84:	d300      	bcc.n	8003b88 <detectInput+0x58>
 8003b86:	003c      	movs	r4, r7
 8003b88:	0027      	movs	r7, r4
 8003b8a:	001e      	movs	r6, r3
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d900      	bls.n	8003b92 <detectInput+0x62>
 8003b90:	0016      	movs	r6, r2
 8003b92:	0028      	movs	r0, r5
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d200      	bcs.n	8003b9a <detectInput+0x6a>
 8003b98:	0018      	movs	r0, r3
 8003b9a:	3104      	adds	r1, #4
 8003b9c:	0005      	movs	r5, r0
	for ( int j = 1 ; j < input_buffer_size; j++){
 8003b9e:	4561      	cmp	r1, ip
 8003ba0:	d1ec      	bne.n	8003b7c <detectInput+0x4c>
 8003ba2:	465b      	mov	r3, fp
 8003ba4:	6018      	str	r0, [r3, #0]
			smallestnumber = dma_buffer[j];
		}

	}

	if ((smallestnumber > 3)&&(smallestnumber < 22)){
 8003ba6:	1f33      	subs	r3, r6, #4
 8003ba8:	2b11      	cmp	r3, #17
 8003baa:	d82e      	bhi.n	8003c0a <detectInput+0xda>
		dshot = 1;
 8003bac:	2301      	movs	r3, #1
 8003bae:	4642      	mov	r2, r8
 8003bb0:	7013      	strb	r3, [r2, #0]
		TIM15->PSC = 20;
 8003bb2:	2214      	movs	r2, #20
 8003bb4:	4b36      	ldr	r3, [pc, #216]	; (8003c90 <detectInput+0x160>)
		IC_buffer_size = 32;
 8003bb6:	4d37      	ldr	r5, [pc, #220]	; (8003c94 <detectInput+0x164>)
		TIM15->PSC = 20;
 8003bb8:	629a      	str	r2, [r3, #40]	; 0x28
		IC_buffer_size = 32;
 8003bba:	2320      	movs	r3, #32
		TIM16->ARR = 8000;
 8003bbc:	22fa      	movs	r2, #250	; 0xfa
		IC_buffer_size = 32;
 8003bbe:	602b      	str	r3, [r5, #0]
		TIM16->ARR = 8000;
 8003bc0:	4b35      	ldr	r3, [pc, #212]	; (8003c98 <detectInput+0x168>)
 8003bc2:	0152      	lsls	r2, r2, #5
 8003bc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003bc6:	0033      	movs	r3, r6
 8003bc8:	3b29      	subs	r3, #41	; 0x29
			TIM16->PSC = 1;
			TIM16->ARR = 8000;
			IC_buffer_size = 32;
		}

	if ((smallestnumber > 40 )&&(smallestnumber < 80)){
 8003bca:	2b26      	cmp	r3, #38	; 0x26
 8003bcc:	d830      	bhi.n	8003c30 <detectInput+0x100>
		proshot = 1;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	464a      	mov	r2, r9
 8003bd2:	7013      	strb	r3, [r2, #0]
		TIM15->PSC = 5;
 8003bd4:	2205      	movs	r2, #5
 8003bd6:	4b2e      	ldr	r3, [pc, #184]	; (8003c90 <detectInput+0x160>)
 8003bd8:	629a      	str	r2, [r3, #40]	; 0x28
		IC_buffer_size = 8;
 8003bda:	2308      	movs	r3, #8
		TIM16->ARR = 8000;
 8003bdc:	22fa      	movs	r2, #250	; 0xfa
		IC_buffer_size = 8;
 8003bde:	602b      	str	r3, [r5, #0]
		TIM16->ARR = 8000;
 8003be0:	4b2d      	ldr	r3, [pc, #180]	; (8003c98 <detectInput+0x168>)
 8003be2:	0152      	lsls	r2, r2, #5
 8003be4:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_Base_Stop(&htim16);
		IC_buffer_size = 6;

	}

	if (smallestnumber == 0){
 8003be6:	465b      	mov	r3, fp
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d131      	bne.n	8003c52 <detectInput+0x122>
		inputSet = 0;
 8003bee:	4a2b      	ldr	r2, [pc, #172]	; (8003c9c <detectInput+0x16c>)
 8003bf0:	7013      	strb	r3, [r2, #0]
		inputSet = 1;

		HAL_Delay(50);
		//	playInputTune();
	}
	HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , IC_buffer_size);
 8003bf2:	882b      	ldrh	r3, [r5, #0]
 8003bf4:	4a2a      	ldr	r2, [pc, #168]	; (8003ca0 <detectInput+0x170>)
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	482a      	ldr	r0, [pc, #168]	; (8003ca4 <detectInput+0x174>)
 8003bfa:	f7fd ffbf 	bl	8001b7c <HAL_TIM_IC_Start_DMA>
}
 8003bfe:	bc3c      	pop	{r2, r3, r4, r5}
 8003c00:	4690      	mov	r8, r2
 8003c02:	4699      	mov	r9, r3
 8003c04:	46a2      	mov	sl, r4
 8003c06:	46ab      	mov	fp, r5
 8003c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if ((smallestnumber > 22)&&(smallestnumber < 30)){
 8003c0a:	3e17      	subs	r6, #23
 8003c0c:	3b25      	subs	r3, #37	; 0x25
 8003c0e:	2e06      	cmp	r6, #6
 8003c10:	d828      	bhi.n	8003c64 <detectInput+0x134>
			dshot = 1;
 8003c12:	2001      	movs	r0, #1
 8003c14:	4642      	mov	r2, r8
 8003c16:	7010      	strb	r0, [r2, #0]
			TIM15->PSC = 32;
 8003c18:	2220      	movs	r2, #32
 8003c1a:	491d      	ldr	r1, [pc, #116]	; (8003c90 <detectInput+0x160>)
			IC_buffer_size = 32;
 8003c1c:	4d1d      	ldr	r5, [pc, #116]	; (8003c94 <detectInput+0x164>)
			TIM15->PSC = 32;
 8003c1e:	628a      	str	r2, [r1, #40]	; 0x28
			TIM16->PSC = 1;
 8003c20:	491d      	ldr	r1, [pc, #116]	; (8003c98 <detectInput+0x168>)
 8003c22:	6288      	str	r0, [r1, #40]	; 0x28
			TIM16->ARR = 8000;
 8003c24:	20fa      	movs	r0, #250	; 0xfa
 8003c26:	0140      	lsls	r0, r0, #5
 8003c28:	62c8      	str	r0, [r1, #44]	; 0x2c
			IC_buffer_size = 32;
 8003c2a:	602a      	str	r2, [r5, #0]
	if ((smallestnumber > 40 )&&(smallestnumber < 80)){
 8003c2c:	2b26      	cmp	r3, #38	; 0x26
 8003c2e:	d9ce      	bls.n	8003bce <detectInput+0x9e>
	if (smallestnumber > 100){
 8003c30:	2c64      	cmp	r4, #100	; 0x64
 8003c32:	ddd8      	ble.n	8003be6 <detectInput+0xb6>
		servoPwm = 1;
 8003c34:	2301      	movs	r3, #1
 8003c36:	4652      	mov	r2, sl
 8003c38:	7013      	strb	r3, [r2, #0]
		TIM15->PSC = 47;
 8003c3a:	222f      	movs	r2, #47	; 0x2f
 8003c3c:	4b14      	ldr	r3, [pc, #80]	; (8003c90 <detectInput+0x160>)
		HAL_TIM_Base_Stop(&htim16);
 8003c3e:	481a      	ldr	r0, [pc, #104]	; (8003ca8 <detectInput+0x178>)
		TIM15->PSC = 47;
 8003c40:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_TIM_Base_Stop(&htim16);
 8003c42:	f7fd fe15 	bl	8001870 <HAL_TIM_Base_Stop>
		IC_buffer_size = 6;
 8003c46:	2306      	movs	r3, #6
 8003c48:	602b      	str	r3, [r5, #0]
	if (smallestnumber == 0){
 8003c4a:	465b      	mov	r3, fp
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d0cd      	beq.n	8003bee <detectInput+0xbe>
		inputSet = 1;
 8003c52:	2201      	movs	r2, #1
 8003c54:	4b11      	ldr	r3, [pc, #68]	; (8003c9c <detectInput+0x16c>)
		HAL_Delay(50);
 8003c56:	2032      	movs	r0, #50	; 0x32
		inputSet = 1;
 8003c58:	701a      	strb	r2, [r3, #0]
		HAL_Delay(50);
 8003c5a:	f7fc fbfb 	bl	8000454 <HAL_Delay>
 8003c5e:	e7c8      	b.n	8003bf2 <detectInput+0xc2>
 8003c60:	4d0c      	ldr	r5, [pc, #48]	; (8003c94 <detectInput+0x164>)
 8003c62:	e7e7      	b.n	8003c34 <detectInput+0x104>
 8003c64:	4d0b      	ldr	r5, [pc, #44]	; (8003c94 <detectInput+0x164>)
 8003c66:	e7b0      	b.n	8003bca <detectInput+0x9a>
 8003c68:	20000044 	.word	0x20000044
 8003c6c:	00004e20 	.word	0x00004e20
 8003c70:	200000b8 	.word	0x200000b8
 8003c74:	200000e8 	.word	0x200000e8
 8003c78:	200000cd 	.word	0x200000cd
 8003c7c:	200000d5 	.word	0x200000d5
 8003c80:	200000d4 	.word	0x200000d4
 8003c84:	200000f4 	.word	0x200000f4
 8003c88:	2000002c 	.word	0x2000002c
 8003c8c:	20000230 	.word	0x20000230
 8003c90:	40014000 	.word	0x40014000
 8003c94:	20000000 	.word	0x20000000
 8003c98:	40014400 	.word	0x40014400
 8003c9c:	200000cc 	.word	0x200000cc
 8003ca0:	2000022c 	.word	0x2000022c
 8003ca4:	20000158 	.word	0x20000158
 8003ca8:	20000494 	.word	0x20000494

08003cac <computeProshotDMA>:

void computeProshotDMA(){

total = dma_buffer[1]+ dma_buffer[2] + dma_buffer[3] + dma_buffer[4]+ dma_buffer[5] + dma_buffer[6] + dma_buffer[7];
 8003cac:	4a31      	ldr	r2, [pc, #196]	; (8003d74 <computeProshotDMA+0xc8>)
void computeProshotDMA(){
 8003cae:	b570      	push	{r4, r5, r6, lr}
total = dma_buffer[1]+ dma_buffer[2] + dma_buffer[3] + dma_buffer[4]+ dma_buffer[5] + dma_buffer[6] + dma_buffer[7];
 8003cb0:	6916      	ldr	r6, [r2, #16]
 8003cb2:	6850      	ldr	r0, [r2, #4]
 8003cb4:	46b4      	mov	ip, r6
 8003cb6:	6893      	ldr	r3, [r2, #8]
 8003cb8:	68d5      	ldr	r5, [r2, #12]
 8003cba:	6996      	ldr	r6, [r2, #24]
 8003cbc:	18c3      	adds	r3, r0, r3
 8003cbe:	195b      	adds	r3, r3, r5
 8003cc0:	4463      	add	r3, ip
 8003cc2:	46b4      	mov	ip, r6
 8003cc4:	6954      	ldr	r4, [r2, #20]
 8003cc6:	69d1      	ldr	r1, [r2, #28]
 8003cc8:	191b      	adds	r3, r3, r4
 8003cca:	4463      	add	r3, ip
 8003ccc:	4e2a      	ldr	r6, [pc, #168]	; (8003d78 <computeProshotDMA+0xcc>)
 8003cce:	185b      	adds	r3, r3, r1
 8003cd0:	6033      	str	r3, [r6, #0]

   if (( total < 118 && total > 98)&& (dma_buffer[0]> 100)){
 8003cd2:	3b63      	subs	r3, #99	; 0x63
 8003cd4:	2b12      	cmp	r3, #18
 8003cd6:	d836      	bhi.n	8003d46 <computeProshotDMA+0x9a>
 8003cd8:	6813      	ldr	r3, [r2, #0]
 8003cda:	2b64      	cmp	r3, #100	; 0x64
 8003cdc:	d933      	bls.n	8003d46 <computeProshotDMA+0x9a>
   for (int i = 1; i < 8; i +=2){
    propulse[(i-1) / 2] = (dma_buffer[i] - 7);
 8003cde:	4a27      	ldr	r2, [pc, #156]	; (8003d7c <computeProshotDMA+0xd0>)
 8003ce0:	1fcb      	subs	r3, r1, #7
 8003ce2:	3807      	subs	r0, #7
 8003ce4:	3d07      	subs	r5, #7
 8003ce6:	3c07      	subs	r4, #7
 8003ce8:	6010      	str	r0, [r2, #0]
 8003cea:	60d3      	str	r3, [r2, #12]
 8003cec:	6055      	str	r5, [r2, #4]
 8003cee:	6094      	str	r4, [r2, #8]
					}
   }else{

	   return;
   }
	calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003cf0:	0002      	movs	r2, r0
 8003cf2:	406a      	eors	r2, r5
 8003cf4:	4062      	eors	r2, r4
							|(propulse[0]^propulse[1]^propulse[2])<<2
 8003cf6:	0096      	lsls	r6, r2, #2
	calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003cf8:	00d1      	lsls	r1, r2, #3
							|(propulse[0]^propulse[1]^propulse[2])<<2
 8003cfa:	4331      	orrs	r1, r6
							|(propulse[0]^propulse[1]^propulse[2])<<1
							|(propulse[0]^propulse[1]^propulse[2]));
 8003cfc:	4311      	orrs	r1, r2
							|(propulse[0]^propulse[1]^propulse[2])<<1
 8003cfe:	0052      	lsls	r2, r2, #1
							|(propulse[0]^propulse[1]^propulse[2]));
 8003d00:	4311      	orrs	r1, r2
	calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003d02:	4a1f      	ldr	r2, [pc, #124]	; (8003d80 <computeProshotDMA+0xd4>)
							|(propulse[0]^propulse[1]^propulse[2]));
 8003d04:	b2c9      	uxtb	r1, r1
	calcCRC = ((propulse[0]^propulse[1]^propulse[2])<<3
 8003d06:	7011      	strb	r1, [r2, #0]

	checkCRC = (propulse[3]<<3 | propulse[3]<<2 | propulse[3]<<1 | propulse[3]);
 8003d08:	009e      	lsls	r6, r3, #2
 8003d0a:	00da      	lsls	r2, r3, #3
 8003d0c:	4332      	orrs	r2, r6
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	4313      	orrs	r3, r2
 8003d14:	4a1b      	ldr	r2, [pc, #108]	; (8003d84 <computeProshotDMA+0xd8>)
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	7013      	strb	r3, [r2, #0]
    if ( checkCRC == calcCRC){
 8003d1a:	4299      	cmp	r1, r3
 8003d1c:	d021      	beq.n	8003d62 <computeProshotDMA+0xb6>
 8003d1e:	4b1a      	ldr	r3, [pc, #104]	; (8003d88 <computeProshotDMA+0xdc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
    	tocheck = ((propulse[0]<<7 | propulse[1]<<3 | propulse[2]>>1));
    }else{
 //   	error++;
    }
    if (tocheck > 47 && tocheck < 2048){
 8003d22:	001a      	movs	r2, r3
 8003d24:	4919      	ldr	r1, [pc, #100]	; (8003d8c <computeProshotDMA+0xe0>)
 8003d26:	3a30      	subs	r2, #48	; 0x30
 8003d28:	428a      	cmp	r2, r1
 8003d2a:	d914      	bls.n	8003d56 <computeProshotDMA+0xaa>
    	newinput = tocheck ;
    				commandcount = 0;



    			}else if (tocheck > 1 && tocheck < 48 && input == 0){
 8003d2c:	1e9a      	subs	r2, r3, #2
 8003d2e:	2a2d      	cmp	r2, #45	; 0x2d
 8003d30:	d90a      	bls.n	8003d48 <computeProshotDMA+0x9c>

    					dshotcommand = tocheck ;
    			}else{
    				commandcount++;
 8003d32:	4917      	ldr	r1, [pc, #92]	; (8003d90 <computeProshotDMA+0xe4>)
 8003d34:	680a      	ldr	r2, [r1, #0]
 8003d36:	3201      	adds	r2, #1
 8003d38:	600a      	str	r2, [r1, #0]
    				if (commandcount > 1){
 8003d3a:	2a01      	cmp	r2, #1
 8003d3c:	dd03      	ble.n	8003d46 <computeProshotDMA+0x9a>
    				newinput = tocheck ;
 8003d3e:	4a15      	ldr	r2, [pc, #84]	; (8003d94 <computeProshotDMA+0xe8>)
 8003d40:	6013      	str	r3, [r2, #0]
    			    commandcount = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	600b      	str	r3, [r1, #0]
    			}
    			}

}
 8003d46:	bd70      	pop	{r4, r5, r6, pc}
    			}else if (tocheck > 1 && tocheck < 48 && input == 0){
 8003d48:	4a13      	ldr	r2, [pc, #76]	; (8003d98 <computeProshotDMA+0xec>)
 8003d4a:	6812      	ldr	r2, [r2, #0]
 8003d4c:	2a00      	cmp	r2, #0
 8003d4e:	d1f0      	bne.n	8003d32 <computeProshotDMA+0x86>
    					dshotcommand = tocheck ;
 8003d50:	4a12      	ldr	r2, [pc, #72]	; (8003d9c <computeProshotDMA+0xf0>)
 8003d52:	6013      	str	r3, [r2, #0]
 8003d54:	e7f7      	b.n	8003d46 <computeProshotDMA+0x9a>
    	newinput = tocheck ;
 8003d56:	4a0f      	ldr	r2, [pc, #60]	; (8003d94 <computeProshotDMA+0xe8>)
 8003d58:	6013      	str	r3, [r2, #0]
    				commandcount = 0;
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <computeProshotDMA+0xe4>)
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	e7f1      	b.n	8003d46 <computeProshotDMA+0x9a>
    	tocheck = ((propulse[0]<<7 | propulse[1]<<3 | propulse[2]>>1));
 8003d62:	01c3      	lsls	r3, r0, #7
 8003d64:	00ed      	lsls	r5, r5, #3
 8003d66:	432b      	orrs	r3, r5
 8003d68:	1064      	asrs	r4, r4, #1
 8003d6a:	4a07      	ldr	r2, [pc, #28]	; (8003d88 <computeProshotDMA+0xdc>)
 8003d6c:	4323      	orrs	r3, r4
 8003d6e:	6013      	str	r3, [r2, #0]
 8003d70:	e7d7      	b.n	8003d22 <computeProshotDMA+0x76>
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	2000022c 	.word	0x2000022c
 8003d78:	20000400 	.word	0x20000400
 8003d7c:	200000d8 	.word	0x200000d8
 8003d80:	20000198 	.word	0x20000198
 8003d84:	200001ac 	.word	0x200001ac
 8003d88:	20000118 	.word	0x20000118
 8003d8c:	000007cf 	.word	0x000007cf
 8003d90:	200000a0 	.word	0x200000a0
 8003d94:	200000d0 	.word	0x200000d0
 8003d98:	200000c8 	.word	0x200000c8
 8003d9c:	200000bc 	.word	0x200000bc

08003da0 <computeServoInput>:



void computeServoInput(){

	if ( dma_buffer[1] < 2000 && dma_buffer[1] > 1000){
 8003da0:	4b27      	ldr	r3, [pc, #156]	; (8003e40 <computeServoInput+0xa0>)
 8003da2:	4a28      	ldr	r2, [pc, #160]	; (8003e44 <computeServoInput+0xa4>)
 8003da4:	6858      	ldr	r0, [r3, #4]
void computeServoInput(){
 8003da6:	b510      	push	{r4, lr}
	if ( dma_buffer[1] < 2000 && dma_buffer[1] > 1000){
 8003da8:	1881      	adds	r1, r0, r2
 8003daa:	4a27      	ldr	r2, [pc, #156]	; (8003e48 <computeServoInput+0xa8>)
		if(dma_buffer[2]< 1000 || dma_buffer[2] > 2500){
 8003dac:	689b      	ldr	r3, [r3, #8]
	if ( dma_buffer[1] < 2000 && dma_buffer[1] > 1000){
 8003dae:	4291      	cmp	r1, r2
 8003db0:	d813      	bhi.n	8003dda <computeServoInput+0x3a>
		if(dma_buffer[2]< 1000 || dma_buffer[2] > 2500){
 8003db2:	4a26      	ldr	r2, [pc, #152]	; (8003e4c <computeServoInput+0xac>)
 8003db4:	4694      	mov	ip, r2
 8003db6:	4a26      	ldr	r2, [pc, #152]	; (8003e50 <computeServoInput+0xb0>)
 8003db8:	4463      	add	r3, ip
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d821      	bhi.n	8003e02 <computeServoInput+0x62>
 8003dbe:	4b25      	ldr	r3, [pc, #148]	; (8003e54 <computeServoInput+0xb4>)
		servorawinput = map(dma_buffer[2], 1100,2000,0,2000);
		}
	}


	if (servorawinput - newinput > max_servo_deviation){
 8003dc0:	4925      	ldr	r1, [pc, #148]	; (8003e58 <computeServoInput+0xb8>)
 8003dc2:	4a26      	ldr	r2, [pc, #152]	; (8003e5c <computeServoInput+0xbc>)
 8003dc4:	6818      	ldr	r0, [r3, #0]
 8003dc6:	6812      	ldr	r2, [r2, #0]
 8003dc8:	680b      	ldr	r3, [r1, #0]
 8003dca:	1ac4      	subs	r4, r0, r3
 8003dcc:	4294      	cmp	r4, r2
 8003dce:	dc2e      	bgt.n	8003e2e <computeServoInput+0x8e>
		newinput += max_servo_deviation;
	}else if(newinput - servorawinput > max_servo_deviation){
 8003dd0:	1a1c      	subs	r4, r3, r0
 8003dd2:	42a2      	cmp	r2, r4
 8003dd4:	db2e      	blt.n	8003e34 <computeServoInput+0x94>
		newinput -= max_servo_deviation;
	}else{
		newinput = servorawinput;
 8003dd6:	6008      	str	r0, [r1, #0]
	}


}
 8003dd8:	bd10      	pop	{r4, pc}
	}else if( dma_buffer[2] < 2000 && dma_buffer[2] > 1000) {
 8003dda:	491a      	ldr	r1, [pc, #104]	; (8003e44 <computeServoInput+0xa4>)
 8003ddc:	1859      	adds	r1, r3, r1
 8003dde:	4291      	cmp	r1, r2
 8003de0:	d8ed      	bhi.n	8003dbe <computeServoInput+0x1e>
		if(dma_buffer[1]< 1000 || dma_buffer[1] > 2500){
 8003de2:	4a1a      	ldr	r2, [pc, #104]	; (8003e4c <computeServoInput+0xac>)
 8003de4:	4694      	mov	ip, r2
 8003de6:	4a1a      	ldr	r2, [pc, #104]	; (8003e50 <computeServoInput+0xb0>)
 8003de8:	4460      	add	r0, ip
 8003dea:	4290      	cmp	r0, r2
 8003dec:	d9e7      	bls.n	8003dbe <computeServoInput+0x1e>
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003dee:	4a1c      	ldr	r2, [pc, #112]	; (8003e60 <computeServoInput+0xc0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d200      	bcs.n	8003df6 <computeServoInput+0x56>
 8003df4:	0013      	movs	r3, r2
 8003df6:	4a1b      	ldr	r2, [pc, #108]	; (8003e64 <computeServoInput+0xc4>)
 8003df8:	20fa      	movs	r0, #250	; 0xfa
 8003dfa:	4694      	mov	ip, r2
 8003dfc:	00c0      	lsls	r0, r0, #3
 8003dfe:	4463      	add	r3, ip
 8003e00:	e007      	b.n	8003e12 <computeServoInput+0x72>
 8003e02:	4b17      	ldr	r3, [pc, #92]	; (8003e60 <computeServoInput+0xc0>)
 8003e04:	4298      	cmp	r0, r3
 8003e06:	d318      	bcc.n	8003e3a <computeServoInput+0x9a>
 8003e08:	4b16      	ldr	r3, [pc, #88]	; (8003e64 <computeServoInput+0xc4>)
 8003e0a:	469c      	mov	ip, r3
 8003e0c:	23fa      	movs	r3, #250	; 0xfa
 8003e0e:	4460      	add	r0, ip
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	21e1      	movs	r1, #225	; 0xe1
 8003e14:	4358      	muls	r0, r3
 8003e16:	0089      	lsls	r1, r1, #2
 8003e18:	f7fc fa00 	bl	800021c <__divsi3>
		servorawinput = map(dma_buffer[2], 1100,2000,0,2000);
 8003e1c:	4b0d      	ldr	r3, [pc, #52]	; (8003e54 <computeServoInput+0xb4>)
	if (servorawinput - newinput > max_servo_deviation){
 8003e1e:	490e      	ldr	r1, [pc, #56]	; (8003e58 <computeServoInput+0xb8>)
 8003e20:	4a0e      	ldr	r2, [pc, #56]	; (8003e5c <computeServoInput+0xbc>)
		servorawinput = map(dma_buffer[2], 1100,2000,0,2000);
 8003e22:	6018      	str	r0, [r3, #0]
	if (servorawinput - newinput > max_servo_deviation){
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	680b      	ldr	r3, [r1, #0]
 8003e28:	1ac4      	subs	r4, r0, r3
 8003e2a:	4294      	cmp	r4, r2
 8003e2c:	ddd0      	ble.n	8003dd0 <computeServoInput+0x30>
		newinput += max_servo_deviation;
 8003e2e:	189b      	adds	r3, r3, r2
 8003e30:	600b      	str	r3, [r1, #0]
 8003e32:	e7d1      	b.n	8003dd8 <computeServoInput+0x38>
		newinput -= max_servo_deviation;
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	600b      	str	r3, [r1, #0]
 8003e38:	e7ce      	b.n	8003dd8 <computeServoInput+0x38>
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	e7e4      	b.n	8003e08 <computeServoInput+0x68>
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	2000022c 	.word	0x2000022c
 8003e44:	fffffc17 	.word	0xfffffc17
 8003e48:	000003e6 	.word	0x000003e6
 8003e4c:	fffffc18 	.word	0xfffffc18
 8003e50:	000005dc 	.word	0x000005dc
 8003e54:	200000f8 	.word	0x200000f8
 8003e58:	200000d0 	.word	0x200000d0
 8003e5c:	20000030 	.word	0x20000030
 8003e60:	0000044c 	.word	0x0000044c
 8003e64:	fffffbb4 	.word	0xfffffbb4

08003e68 <transferComplete>:


void transferComplete(){
 8003e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e6a:	46de      	mov	lr, fp
 8003e6c:	4657      	mov	r7, sl
 8003e6e:	464e      	mov	r6, r9
 8003e70:	4645      	mov	r5, r8
//	TIM2->CNT = 0;
//	compit = 0;
	signaltimeout = 0;
 8003e72:	2200      	movs	r2, #0
void transferComplete(){
 8003e74:	b5e0      	push	{r5, r6, r7, lr}
	signaltimeout = 0;
 8003e76:	4b54      	ldr	r3, [pc, #336]	; (8003fc8 <transferComplete+0x160>)
void transferComplete(){
 8003e78:	b083      	sub	sp, #12
	signaltimeout = 0;
 8003e7a:	601a      	str	r2, [r3, #0]
//	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);


	if (inputSet == 1){
 8003e7c:	4b53      	ldr	r3, [pc, #332]	; (8003fcc <transferComplete+0x164>)
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d006      	beq.n	8003e92 <transferComplete+0x2a>



}

}
 8003e84:	b003      	add	sp, #12
 8003e86:	bc3c      	pop	{r2, r3, r4, r5}
 8003e88:	4690      	mov	r8, r2
 8003e8a:	4699      	mov	r9, r3
 8003e8c:	46a2      	mov	sl, r4
 8003e8e:	46ab      	mov	fp, r5
 8003e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dshot == 1){
 8003e92:	4b4f      	ldr	r3, [pc, #316]	; (8003fd0 <transferComplete+0x168>)
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d010      	beq.n	8003ebc <transferComplete+0x54>
		if (proshot == 1){
 8003e9a:	4b4e      	ldr	r3, [pc, #312]	; (8003fd4 <transferComplete+0x16c>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d067      	beq.n	8003f72 <transferComplete+0x10a>
		if  (servoPwm == 1){
 8003ea2:	4b4d      	ldr	r3, [pc, #308]	; (8003fd8 <transferComplete+0x170>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d1ec      	bne.n	8003e84 <transferComplete+0x1c>
			computeServoInput();
 8003eaa:	f7ff ff79 	bl	8003da0 <computeServoInput>
				HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 3);
 8003eae:	2303      	movs	r3, #3
 8003eb0:	4a4a      	ldr	r2, [pc, #296]	; (8003fdc <transferComplete+0x174>)
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	484a      	ldr	r0, [pc, #296]	; (8003fe0 <transferComplete+0x178>)
 8003eb6:	f7fd fe61 	bl	8001b7c <HAL_TIM_IC_Start_DMA>
 8003eba:	e7e3      	b.n	8003e84 <transferComplete+0x1c>
	if (dma_buffer[0] < 20){
 8003ebc:	4b47      	ldr	r3, [pc, #284]	; (8003fdc <transferComplete+0x174>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	2a13      	cmp	r2, #19
 8003ec2:	d9df      	bls.n	8003e84 <transferComplete+0x1c>
	 calcCRC = ((dma_buffer[1]^dma_buffer[9]^dma_buffer[17])<<3
 8003ec4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ec6:	6859      	ldr	r1, [r3, #4]
 8003ec8:	4694      	mov	ip, r2
 8003eca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
			          |(dma_buffer[3]^dma_buffer[11]^dma_buffer[19])<<2
 8003ecc:	6adf      	ldr	r7, [r3, #44]	; 0x2c
	 calcCRC = ((dma_buffer[1]^dma_buffer[9]^dma_buffer[17])<<3
 8003ece:	0010      	movs	r0, r2
 8003ed0:	9201      	str	r2, [sp, #4]
			          |(dma_buffer[3]^dma_buffer[11]^dma_buffer[19])<<2
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8003ed6:	4692      	mov	sl, r2
					|(dma_buffer[5]^dma_buffer[13]^dma_buffer[21])<<1
 8003ed8:	695a      	ldr	r2, [r3, #20]
					|(dma_buffer[7]^dma_buffer[15]^dma_buffer[23])
 8003eda:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
					|(dma_buffer[5]^dma_buffer[13]^dma_buffer[21])<<1
 8003edc:	4691      	mov	r9, r2
 8003ede:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	 calcCRC = ((dma_buffer[1]^dma_buffer[9]^dma_buffer[17])<<3
 8003ee0:	9100      	str	r1, [sp, #0]
					|(dma_buffer[5]^dma_buffer[13]^dma_buffer[21])<<1
 8003ee2:	4693      	mov	fp, r2
					|(dma_buffer[7]^dma_buffer[15]^dma_buffer[23])
 8003ee4:	69da      	ldr	r2, [r3, #28]
					|(dma_buffer[5]^dma_buffer[13]^dma_buffer[21])<<1
 8003ee6:	6b5e      	ldr	r6, [r3, #52]	; 0x34
					|(dma_buffer[7]^dma_buffer[15]^dma_buffer[23])
 8003ee8:	4690      	mov	r8, r2
	 calcCRC = ((dma_buffer[1]^dma_buffer[9]^dma_buffer[17])<<3
 8003eea:	4662      	mov	r2, ip
 8003eec:	404a      	eors	r2, r1
 8003eee:	4042      	eors	r2, r0
 8003ef0:	00d0      	lsls	r0, r2, #3
			          |(dma_buffer[3]^dma_buffer[11]^dma_buffer[19])<<2
 8003ef2:	4652      	mov	r2, sl
 8003ef4:	407a      	eors	r2, r7
 8003ef6:	4062      	eors	r2, r4
 8003ef8:	0092      	lsls	r2, r2, #2
 8003efa:	4302      	orrs	r2, r0
					|(dma_buffer[7]^dma_buffer[15]^dma_buffer[23])
 8003efc:	4640      	mov	r0, r8
 8003efe:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003f00:	4068      	eors	r0, r5
 8003f02:	4048      	eors	r0, r1
 8003f04:	4302      	orrs	r2, r0
					|(dma_buffer[5]^dma_buffer[13]^dma_buffer[21])<<1
 8003f06:	4648      	mov	r0, r9
 8003f08:	4659      	mov	r1, fp
 8003f0a:	4070      	eors	r0, r6
 8003f0c:	4048      	eors	r0, r1
 8003f0e:	0040      	lsls	r0, r0, #1
	 checkCRC = (dma_buffer[25]<<3 | dma_buffer[27]<<2 | dma_buffer[29]<<1 | dma_buffer[31]);
 8003f10:	6e59      	ldr	r1, [r3, #100]	; 0x64
					|(dma_buffer[7]^dma_buffer[15]^dma_buffer[23])
 8003f12:	4302      	orrs	r2, r0
	 calcCRC = ((dma_buffer[1]^dma_buffer[9]^dma_buffer[17])<<3
 8003f14:	4833      	ldr	r0, [pc, #204]	; (8003fe4 <transferComplete+0x17c>)
					|(dma_buffer[7]^dma_buffer[15]^dma_buffer[23])
 8003f16:	b2d2      	uxtb	r2, r2
	 calcCRC = ((dma_buffer[1]^dma_buffer[9]^dma_buffer[17])<<3
 8003f18:	7002      	strb	r2, [r0, #0]
	 checkCRC = (dma_buffer[25]<<3 | dma_buffer[27]<<2 | dma_buffer[29]<<1 | dma_buffer[31]);
 8003f1a:	00c8      	lsls	r0, r1, #3
 8003f1c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8003f1e:	0089      	lsls	r1, r1, #2
 8003f20:	4308      	orrs	r0, r1
 8003f22:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8003f24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f26:	4308      	orrs	r0, r1
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	4303      	orrs	r3, r0
 8003f2c:	482e      	ldr	r0, [pc, #184]	; (8003fe8 <transferComplete+0x180>)
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	7003      	strb	r3, [r0, #0]
			if(calcCRC == checkCRC){
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d026      	beq.n	8003f84 <transferComplete+0x11c>
					error++;
 8003f36:	4a2d      	ldr	r2, [pc, #180]	; (8003fec <transferComplete+0x184>)
 8003f38:	6813      	ldr	r3, [r2, #0]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	4b2c      	ldr	r3, [pc, #176]	; (8003ff0 <transferComplete+0x188>)
 8003f40:	681b      	ldr	r3, [r3, #0]
			if (tocheck > 47 && tocheck < 2048){
 8003f42:	001a      	movs	r2, r3
 8003f44:	492b      	ldr	r1, [pc, #172]	; (8003ff4 <transferComplete+0x18c>)
 8003f46:	3a30      	subs	r2, #48	; 0x30
 8003f48:	428a      	cmp	r2, r1
 8003f4a:	d915      	bls.n	8003f78 <transferComplete+0x110>
			}else if (tocheck > 1 && tocheck < 48 && input == 0){
 8003f4c:	1e9a      	subs	r2, r3, #2
 8003f4e:	2a2d      	cmp	r2, #45	; 0x2d
 8003f50:	d803      	bhi.n	8003f5a <transferComplete+0xf2>
 8003f52:	4a29      	ldr	r2, [pc, #164]	; (8003ff8 <transferComplete+0x190>)
 8003f54:	6812      	ldr	r2, [r2, #0]
 8003f56:	2a00      	cmp	r2, #0
 8003f58:	d032      	beq.n	8003fc0 <transferComplete+0x158>
				commandcount++;
 8003f5a:	4928      	ldr	r1, [pc, #160]	; (8003ffc <transferComplete+0x194>)
 8003f5c:	680a      	ldr	r2, [r1, #0]
 8003f5e:	3201      	adds	r2, #1
 8003f60:	600a      	str	r2, [r1, #0]
				if (commandcount > 1){
 8003f62:	2a01      	cmp	r2, #1
 8003f64:	dc00      	bgt.n	8003f68 <transferComplete+0x100>
 8003f66:	e78d      	b.n	8003e84 <transferComplete+0x1c>
				newinput = tocheck ;
 8003f68:	4a25      	ldr	r2, [pc, #148]	; (8004000 <transferComplete+0x198>)
 8003f6a:	6013      	str	r3, [r2, #0]
			    commandcount = 0;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	600b      	str	r3, [r1, #0]
 8003f70:	e788      	b.n	8003e84 <transferComplete+0x1c>
			computeProshotDMA();
 8003f72:	f7ff fe9b 	bl	8003cac <computeProshotDMA>
			return;
 8003f76:	e785      	b.n	8003e84 <transferComplete+0x1c>
				newinput = tocheck;
 8003f78:	4a21      	ldr	r2, [pc, #132]	; (8004000 <transferComplete+0x198>)
 8003f7a:	6013      	str	r3, [r2, #0]
				commandcount = 0;
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	4b1f      	ldr	r3, [pc, #124]	; (8003ffc <transferComplete+0x194>)
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e77f      	b.n	8003e84 <transferComplete+0x1c>
						dma_buffer[1]<<10 | dma_buffer[3]<<9 | dma_buffer[5]<<8 | dma_buffer[7]<<7
 8003f84:	4652      	mov	r2, sl
 8003f86:	0251      	lsls	r1, r2, #9
					| dma_buffer[17]<<2 | dma_buffer[19]<<1 | dma_buffer[21]);
 8003f88:	465a      	mov	r2, fp
						dma_buffer[1]<<10 | dma_buffer[3]<<9 | dma_buffer[5]<<8 | dma_buffer[7]<<7
 8003f8a:	9b00      	ldr	r3, [sp, #0]
					| dma_buffer[9]<<6 | dma_buffer[11]<<5 | dma_buffer[13]<<4 | dma_buffer[15]<<3
 8003f8c:	017f      	lsls	r7, r7, #5
						dma_buffer[1]<<10 | dma_buffer[3]<<9 | dma_buffer[5]<<8 | dma_buffer[7]<<7
 8003f8e:	029b      	lsls	r3, r3, #10
 8003f90:	430b      	orrs	r3, r1
					| dma_buffer[17]<<2 | dma_buffer[19]<<1 | dma_buffer[21]);
 8003f92:	4313      	orrs	r3, r2
						dma_buffer[1]<<10 | dma_buffer[3]<<9 | dma_buffer[5]<<8 | dma_buffer[7]<<7
 8003f94:	464a      	mov	r2, r9
 8003f96:	0212      	lsls	r2, r2, #8
					| dma_buffer[17]<<2 | dma_buffer[19]<<1 | dma_buffer[21]);
 8003f98:	4313      	orrs	r3, r2
						dma_buffer[1]<<10 | dma_buffer[3]<<9 | dma_buffer[5]<<8 | dma_buffer[7]<<7
 8003f9a:	4642      	mov	r2, r8
 8003f9c:	01d2      	lsls	r2, r2, #7
					| dma_buffer[17]<<2 | dma_buffer[19]<<1 | dma_buffer[21]);
 8003f9e:	4313      	orrs	r3, r2
					| dma_buffer[9]<<6 | dma_buffer[11]<<5 | dma_buffer[13]<<4 | dma_buffer[15]<<3
 8003fa0:	4662      	mov	r2, ip
 8003fa2:	0192      	lsls	r2, r2, #6
					| dma_buffer[17]<<2 | dma_buffer[19]<<1 | dma_buffer[21]);
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	433b      	orrs	r3, r7
 8003fa8:	9a01      	ldr	r2, [sp, #4]
					| dma_buffer[9]<<6 | dma_buffer[11]<<5 | dma_buffer[13]<<4 | dma_buffer[15]<<3
 8003faa:	0136      	lsls	r6, r6, #4
 8003fac:	00ed      	lsls	r5, r5, #3
					| dma_buffer[17]<<2 | dma_buffer[19]<<1 | dma_buffer[21]);
 8003fae:	4333      	orrs	r3, r6
 8003fb0:	432b      	orrs	r3, r5
 8003fb2:	0095      	lsls	r5, r2, #2
 8003fb4:	432b      	orrs	r3, r5
 8003fb6:	0062      	lsls	r2, r4, #1
 8003fb8:	4313      	orrs	r3, r2
				tocheck = (
 8003fba:	4a0d      	ldr	r2, [pc, #52]	; (8003ff0 <transferComplete+0x188>)
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	e7c0      	b.n	8003f42 <transferComplete+0xda>
					dshotcommand = tocheck ;
 8003fc0:	4a10      	ldr	r2, [pc, #64]	; (8004004 <transferComplete+0x19c>)
 8003fc2:	6013      	str	r3, [r2, #0]
 8003fc4:	e75e      	b.n	8003e84 <transferComplete+0x1c>
 8003fc6:	46c0      	nop			; (mov r8, r8)
 8003fc8:	200000fc 	.word	0x200000fc
 8003fcc:	200000cc 	.word	0x200000cc
 8003fd0:	200000b8 	.word	0x200000b8
 8003fd4:	200000e8 	.word	0x200000e8
 8003fd8:	200000f4 	.word	0x200000f4
 8003fdc:	2000022c 	.word	0x2000022c
 8003fe0:	20000158 	.word	0x20000158
 8003fe4:	20000198 	.word	0x20000198
 8003fe8:	200001ac 	.word	0x200001ac
 8003fec:	200000c0 	.word	0x200000c0
 8003ff0:	20000118 	.word	0x20000118
 8003ff4:	000007cf 	.word	0x000007cf
 8003ff8:	200000c8 	.word	0x200000c8
 8003ffc:	200000a0 	.word	0x200000a0
 8004000:	200000d0 	.word	0x200000d0
 8004004:	200000bc 	.word	0x200000bc

08004008 <SystemClock_Config>:
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8004008:	2210      	movs	r2, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 800400a:	231a      	movs	r3, #26
{
 800400c:	b510      	push	{r4, lr}
 800400e:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8004010:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8004012:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004014:	3b19      	subs	r3, #25
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8004016:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8004018:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800401a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800401c:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800401e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004020:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004022:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8004024:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004026:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004028:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800402a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800402c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800402e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004030:	f7fd f88a 	bl	8001148 <HAL_RCC_OscConfig>
 8004034:	2800      	cmp	r0, #0
 8004036:	d000      	beq.n	800403a <SystemClock_Config+0x32>
 8004038:	e7fe      	b.n	8004038 <SystemClock_Config+0x30>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800403a:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800403c:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800403e:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004040:	2101      	movs	r1, #1
 8004042:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004044:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004046:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004048:	f7fd fab6 	bl	80015b8 <HAL_RCC_ClockConfig>
 800404c:	2800      	cmp	r0, #0
 800404e:	d000      	beq.n	8004052 <SystemClock_Config+0x4a>
 8004050:	e7fe      	b.n	8004050 <SystemClock_Config+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004052:	f7fd fb83 	bl	800175c <HAL_RCC_GetHCLKFreq>
 8004056:	21fa      	movs	r1, #250	; 0xfa
 8004058:	0089      	lsls	r1, r1, #2
 800405a:	f7fc f855 	bl	8000108 <__udivsi3>
 800405e:	f7fc fcbd 	bl	80009dc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004062:	2004      	movs	r0, #4
 8004064:	f7fc fcd6 	bl	8000a14 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004068:	2001      	movs	r0, #1
 800406a:	2200      	movs	r2, #0
 800406c:	2100      	movs	r1, #0
 800406e:	4240      	negs	r0, r0
 8004070:	f7fc fc76 	bl	8000960 <HAL_NVIC_SetPriority>
}
 8004074:	b010      	add	sp, #64	; 0x40
 8004076:	bd10      	pop	{r4, pc}

08004078 <main>:
{
 8004078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800407a:	46de      	mov	lr, fp
 800407c:	4645      	mov	r5, r8
 800407e:	464e      	mov	r6, r9
 8004080:	4657      	mov	r7, sl
 8004082:	b5e0      	push	{r5, r6, r7, lr}
 8004084:	b0a1      	sub	sp, #132	; 0x84
  HAL_Init();
 8004086:	f7fc f9c7 	bl	8000418 <HAL_Init>
  SystemClock_Config();
 800408a:	f7ff ffbd 	bl	8004008 <SystemClock_Config>
  HAL_FLASH_Unlock();
 800408e:	f7fc fe75 	bl	8000d7c <HAL_FLASH_Unlock>
  EE_Init();
 8004092:	f7fe fb51 	bl	8002738 <EE_Init>
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8004096:	2180      	movs	r1, #128	; 0x80
 8004098:	4cc1      	ldr	r4, [pc, #772]	; (80043a0 <main+0x328>)
 800409a:	0289      	lsls	r1, r1, #10
 800409c:	6962      	ldr	r2, [r4, #20]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800409e:	2090      	movs	r0, #144	; 0x90
 80040a0:	430a      	orrs	r2, r1
 80040a2:	6162      	str	r2, [r4, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80040a4:	6963      	ldr	r3, [r4, #20]
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_15);

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80040a6:	2500      	movs	r5, #0
 80040a8:	400b      	ands	r3, r1
  SET_BIT(RCC->AHBENR, Periphs);
 80040aa:	2180      	movs	r1, #128	; 0x80
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80040ac:	930a      	str	r3, [sp, #40]	; 0x28
  (void)tmpreg;
 80040ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  SET_BIT(RCC->AHBENR, Periphs);
 80040b0:	6962      	ldr	r2, [r4, #20]
 80040b2:	02c9      	lsls	r1, r1, #11
 80040b4:	430a      	orrs	r2, r1
 80040b6:	6162      	str	r2, [r4, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80040b8:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80040ba:	2601      	movs	r6, #1
 80040bc:	400b      	ands	r3, r1
 80040be:	930b      	str	r3, [sp, #44]	; 0x2c
  (void)tmpreg;
 80040c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040c2:	2380      	movs	r3, #128	; 0x80
 80040c4:	05c0      	lsls	r0, r0, #23
 80040c6:	021b      	lsls	r3, r3, #8
 80040c8:	6283      	str	r3, [r0, #40]	; 0x28
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ca:	a919      	add	r1, sp, #100	; 0x64
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80040cc:	9319      	str	r3, [sp, #100]	; 0x64
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80040ce:	961a      	str	r6, [sp, #104]	; 0x68
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80040d0:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80040d2:	951c      	str	r5, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80040d4:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d6:	f7fe faab 	bl	8002630 <LL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040da:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80040dc:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040de:	4333      	orrs	r3, r6
 80040e0:	6163      	str	r3, [r4, #20]
 80040e2:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80040e4:	2102      	movs	r1, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040e6:	4033      	ands	r3, r6
 80040e8:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80040ea:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80040ee:	f7fc fc37 	bl	8000960 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80040f2:	2009      	movs	r0, #9
 80040f4:	f7fc fc68 	bl	80009c8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 2, 0);
 80040f8:	2200      	movs	r2, #0
 80040fa:	2102      	movs	r1, #2
 80040fc:	200b      	movs	r0, #11
 80040fe:	f7fc fc2f 	bl	8000960 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8004102:	200b      	movs	r0, #11
 8004104:	f7fc fc60 	bl	80009c8 <HAL_NVIC_EnableIRQ>
  hadc.Instance = ADC1;
 8004108:	4ca6      	ldr	r4, [pc, #664]	; (80043a4 <main+0x32c>)
 800410a:	4ba7      	ldr	r3, [pc, #668]	; (80043a8 <main+0x330>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800410c:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 800410e:	6023      	str	r3, [r4, #0]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004110:	2308      	movs	r3, #8
 8004112:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC4;
 8004114:	3338      	adds	r3, #56	; 0x38
 8004116:	4698      	mov	r8, r3
 8004118:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800411a:	2380      	movs	r3, #128	; 0x80
 800411c:	00db      	lsls	r3, r3, #3
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800411e:	6065      	str	r5, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004120:	60a5      	str	r5, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004122:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004124:	6126      	str	r6, [r4, #16]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8004126:	61a5      	str	r5, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004128:	61e5      	str	r5, [r4, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 800412a:	6225      	str	r5, [r4, #32]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 800412c:	6266      	str	r6, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800412e:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = ENABLE;
 8004130:	6326      	str	r6, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004132:	6366      	str	r6, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004134:	f7fc f9a0 	bl	8000478 <HAL_ADC_Init>
 8004138:	2800      	cmp	r0, #0
 800413a:	d000      	beq.n	800413e <main+0xc6>
 800413c:	e7fe      	b.n	800413c <main+0xc4>
  sConfig.Channel = ADC_CHANNEL_6;
 800413e:	2306      	movs	r3, #6
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004140:	2780      	movs	r7, #128	; 0x80
  sConfig.Channel = ADC_CHANNEL_6;
 8004142:	9319      	str	r3, [sp, #100]	; 0x64
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004144:	017f      	lsls	r7, r7, #5
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8004146:	3b03      	subs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004148:	a919      	add	r1, sp, #100	; 0x64
 800414a:	0020      	movs	r0, r4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800414c:	971a      	str	r7, [sp, #104]	; 0x68
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 800414e:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004150:	f7fc faae 	bl	80006b0 <HAL_ADC_ConfigChannel>
 8004154:	2800      	cmp	r0, #0
 8004156:	d000      	beq.n	800415a <main+0xe2>
 8004158:	e7fe      	b.n	8004158 <main+0xe0>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800415a:	2310      	movs	r3, #16
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800415c:	a919      	add	r1, sp, #100	; 0x64
 800415e:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004160:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004162:	f7fc faa5 	bl	80006b0 <HAL_ADC_ConfigChannel>
 8004166:	2800      	cmp	r0, #0
 8004168:	d000      	beq.n	800416c <main+0xf4>
 800416a:	e7fe      	b.n	800416a <main+0xf2>
  hcomp1.Instance = COMP1;
 800416c:	4d8f      	ldr	r5, [pc, #572]	; (80043ac <main+0x334>)
 800416e:	4b90      	ldr	r3, [pc, #576]	; (80043b0 <main+0x338>)
  hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8004170:	60a8      	str	r0, [r5, #8]
  hcomp1.Instance = COMP1;
 8004172:	602b      	str	r3, [r5, #0]
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1;
 8004174:	4643      	mov	r3, r8
  hcomp1.Init.Output = COMP_OUTPUT_NONE;
 8004176:	60e8      	str	r0, [r5, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8004178:	6128      	str	r0, [r5, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800417a:	6168      	str	r0, [r5, #20]
  hcomp1.Init.Mode = COMP_MODE_HIGHSPEED;
 800417c:	61a8      	str	r0, [r5, #24]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800417e:	61e8      	str	r0, [r5, #28]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8004180:	0028      	movs	r0, r5
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1;
 8004182:	606b      	str	r3, [r5, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8004184:	622e      	str	r6, [r5, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8004186:	f7fc fb1d 	bl	80007c4 <HAL_COMP_Init>
 800418a:	2800      	cmp	r0, #0
 800418c:	d000      	beq.n	8004190 <main+0x118>
 800418e:	e7fe      	b.n	800418e <main+0x116>
  htim1.Instance = TIM1;
 8004190:	4c88      	ldr	r4, [pc, #544]	; (80043b4 <main+0x33c>)
 8004192:	4b89      	ldr	r3, [pc, #548]	; (80043b8 <main+0x340>)
  htim1.Init.Prescaler = 0;
 8004194:	6060      	str	r0, [r4, #4]
  htim1.Instance = TIM1;
 8004196:	6023      	str	r3, [r4, #0]
  htim1.Init.Period = 1999;
 8004198:	4b88      	ldr	r3, [pc, #544]	; (80043bc <main+0x344>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800419a:	60a0      	str	r0, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800419c:	6120      	str	r0, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 800419e:	6160      	str	r0, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041a0:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80041a2:	0020      	movs	r0, r4
  htim1.Init.Period = 1999;
 80041a4:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80041a6:	f7fd fadf 	bl	8001768 <HAL_TIM_Base_Init>
 80041aa:	2800      	cmp	r0, #0
 80041ac:	d000      	beq.n	80041b0 <main+0x138>
 80041ae:	e7fe      	b.n	80041ae <main+0x136>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80041b0:	a90e      	add	r1, sp, #56	; 0x38
 80041b2:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041b4:	970e      	str	r7, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80041b6:	f7fd ffb1 	bl	800211c <HAL_TIM_ConfigClockSource>
 80041ba:	2800      	cmp	r0, #0
 80041bc:	d000      	beq.n	80041c0 <main+0x148>
 80041be:	e7fe      	b.n	80041be <main+0x146>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80041c0:	0020      	movs	r0, r4
 80041c2:	f7fd fbbf 	bl	8001944 <HAL_TIM_PWM_Init>
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d000      	beq.n	80041cc <main+0x154>
 80041ca:	e7fe      	b.n	80041ca <main+0x152>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041cc:	900c      	str	r0, [sp, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041ce:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80041d0:	a90c      	add	r1, sp, #48	; 0x30
 80041d2:	0020      	movs	r0, r4
 80041d4:	f7fe f9cc 	bl	8002570 <HAL_TIMEx_MasterConfigSynchronization>
 80041d8:	2800      	cmp	r0, #0
 80041da:	d000      	beq.n	80041de <main+0x166>
 80041dc:	e7fe      	b.n	80041dc <main+0x164>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041de:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80041e0:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041e2:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80041e4:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041e6:	9016      	str	r0, [sp, #88]	; 0x58
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80041e8:	9017      	str	r0, [sp, #92]	; 0x5c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80041ea:	9018      	str	r0, [sp, #96]	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041ec:	2200      	movs	r2, #0
 80041ee:	a912      	add	r1, sp, #72	; 0x48
 80041f0:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041f2:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041f4:	f7fd fe5c 	bl	8001eb0 <HAL_TIM_PWM_ConfigChannel>
 80041f8:	2800      	cmp	r0, #0
 80041fa:	d000      	beq.n	80041fe <main+0x186>
 80041fc:	e7fe      	b.n	80041fc <main+0x184>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041fe:	2204      	movs	r2, #4
 8004200:	a912      	add	r1, sp, #72	; 0x48
 8004202:	0020      	movs	r0, r4
 8004204:	f7fd fe54 	bl	8001eb0 <HAL_TIM_PWM_ConfigChannel>
 8004208:	2800      	cmp	r0, #0
 800420a:	d000      	beq.n	800420e <main+0x196>
 800420c:	e7fe      	b.n	800420c <main+0x194>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800420e:	2208      	movs	r2, #8
 8004210:	a912      	add	r1, sp, #72	; 0x48
 8004212:	0020      	movs	r0, r4
 8004214:	f7fd fe4c 	bl	8001eb0 <HAL_TIM_PWM_ConfigChannel>
 8004218:	2800      	cmp	r0, #0
 800421a:	d000      	beq.n	800421e <main+0x1a6>
 800421c:	e7fe      	b.n	800421c <main+0x1a4>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800421e:	220c      	movs	r2, #12
 8004220:	a912      	add	r1, sp, #72	; 0x48
 8004222:	0020      	movs	r0, r4
 8004224:	f7fd fe44 	bl	8001eb0 <HAL_TIM_PWM_ConfigChannel>
 8004228:	2800      	cmp	r0, #0
 800422a:	d000      	beq.n	800422e <main+0x1b6>
 800422c:	e7fe      	b.n	800422c <main+0x1b4>
  sBreakDeadTimeConfig.DeadTime = 60;
 800422e:	233c      	movs	r3, #60	; 0x3c
 8004230:	931c      	str	r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004232:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004234:	9019      	str	r0, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004236:	901a      	str	r0, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004238:	901b      	str	r0, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800423a:	901d      	str	r0, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800423c:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800423e:	901f      	str	r0, [sp, #124]	; 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004240:	a919      	add	r1, sp, #100	; 0x64
 8004242:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004244:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004246:	f7fe f9b3 	bl	80025b0 <HAL_TIMEx_ConfigBreakDeadTime>
 800424a:	1e06      	subs	r6, r0, #0
 800424c:	d000      	beq.n	8004250 <main+0x1d8>
 800424e:	e7fe      	b.n	800424e <main+0x1d6>
  HAL_TIM_MspPostInit(&htim1);
 8004250:	0020      	movs	r0, r4
 8004252:	f000 ff13 	bl	800507c <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8004256:	2380      	movs	r3, #128	; 0x80
 8004258:	4f59      	ldr	r7, [pc, #356]	; (80043c0 <main+0x348>)
 800425a:	05db      	lsls	r3, r3, #23
 800425c:	603b      	str	r3, [r7, #0]
  htim2.Init.Prescaler = 10;
 800425e:	230a      	movs	r3, #10
 8004260:	4698      	mov	r8, r3
 8004262:	607b      	str	r3, [r7, #4]
  htim2.Init.Period = 50000;
 8004264:	4b57      	ldr	r3, [pc, #348]	; (80043c4 <main+0x34c>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004266:	0038      	movs	r0, r7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004268:	60be      	str	r6, [r7, #8]
  htim2.Init.Period = 50000;
 800426a:	60fb      	str	r3, [r7, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800426c:	613e      	str	r6, [r7, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800426e:	61be      	str	r6, [r7, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004270:	f7fd fa7a 	bl	8001768 <HAL_TIM_Base_Init>
 8004274:	2800      	cmp	r0, #0
 8004276:	d000      	beq.n	800427a <main+0x202>
 8004278:	e7fe      	b.n	8004278 <main+0x200>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800427a:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800427c:	a919      	add	r1, sp, #100	; 0x64
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800427e:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004280:	0038      	movs	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004282:	4699      	mov	r9, r3
 8004284:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004286:	f7fd ff49 	bl	800211c <HAL_TIM_ConfigClockSource>
 800428a:	2800      	cmp	r0, #0
 800428c:	d000      	beq.n	8004290 <main+0x218>
 800428e:	e7fe      	b.n	800428e <main+0x216>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004290:	9012      	str	r0, [sp, #72]	; 0x48
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004292:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004294:	a912      	add	r1, sp, #72	; 0x48
 8004296:	0038      	movs	r0, r7
 8004298:	f7fe f96a 	bl	8002570 <HAL_TIMEx_MasterConfigSynchronization>
 800429c:	2800      	cmp	r0, #0
 800429e:	d000      	beq.n	80042a2 <main+0x22a>
 80042a0:	e7fe      	b.n	80042a0 <main+0x228>
  htim3.Instance = TIM3;
 80042a2:	4e49      	ldr	r6, [pc, #292]	; (80043c8 <main+0x350>)
 80042a4:	4b49      	ldr	r3, [pc, #292]	; (80043cc <main+0x354>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042a6:	60b0      	str	r0, [r6, #8]
  htim3.Instance = TIM3;
 80042a8:	6033      	str	r3, [r6, #0]
  htim3.Init.Prescaler = 10;
 80042aa:	4643      	mov	r3, r8
 80042ac:	6073      	str	r3, [r6, #4]
  htim3.Init.Period = 65535;
 80042ae:	4b48      	ldr	r3, [pc, #288]	; (80043d0 <main+0x358>)
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042b0:	6130      	str	r0, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042b2:	61b0      	str	r0, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80042b4:	0030      	movs	r0, r6
  htim3.Init.Period = 65535;
 80042b6:	4698      	mov	r8, r3
 80042b8:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80042ba:	f7fd fa55 	bl	8001768 <HAL_TIM_Base_Init>
 80042be:	2800      	cmp	r0, #0
 80042c0:	d000      	beq.n	80042c4 <main+0x24c>
 80042c2:	e7fe      	b.n	80042c2 <main+0x24a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042c4:	464b      	mov	r3, r9
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80042c6:	a919      	add	r1, sp, #100	; 0x64
 80042c8:	0030      	movs	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042ca:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80042cc:	f7fd ff26 	bl	800211c <HAL_TIM_ConfigClockSource>
 80042d0:	2800      	cmp	r0, #0
 80042d2:	d000      	beq.n	80042d6 <main+0x25e>
 80042d4:	e7fe      	b.n	80042d4 <main+0x25c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042d6:	9012      	str	r0, [sp, #72]	; 0x48
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042d8:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80042da:	a912      	add	r1, sp, #72	; 0x48
 80042dc:	0030      	movs	r0, r6
 80042de:	f7fe f947 	bl	8002570 <HAL_TIMEx_MasterConfigSynchronization>
 80042e2:	2800      	cmp	r0, #0
 80042e4:	d000      	beq.n	80042e8 <main+0x270>
 80042e6:	e7fe      	b.n	80042e6 <main+0x26e>
  htim15.Instance = TIM15;
 80042e8:	4a3a      	ldr	r2, [pc, #232]	; (80043d4 <main+0x35c>)
 80042ea:	4b3b      	ldr	r3, [pc, #236]	; (80043d8 <main+0x360>)
  htim15.Init.Prescaler = 0;
 80042ec:	6050      	str	r0, [r2, #4]
  htim15.Instance = TIM15;
 80042ee:	6013      	str	r3, [r2, #0]
  htim15.Init.Prescaler = 0;
 80042f0:	0013      	movs	r3, r2
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042f2:	6090      	str	r0, [r2, #8]
  htim15.Init.Period = 0xffff;
 80042f4:	4642      	mov	r2, r8
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042f6:	6118      	str	r0, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80042f8:	6158      	str	r0, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042fa:	6198      	str	r0, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80042fc:	0018      	movs	r0, r3
  htim15.Init.Period = 0xffff;
 80042fe:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004300:	f7fd fa32 	bl	8001768 <HAL_TIM_Base_Init>
 8004304:	2800      	cmp	r0, #0
 8004306:	d000      	beq.n	800430a <main+0x292>
 8004308:	e7fe      	b.n	8004308 <main+0x290>
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 800430a:	4832      	ldr	r0, [pc, #200]	; (80043d4 <main+0x35c>)
 800430c:	f7fd fbbe 	bl	8001a8c <HAL_TIM_IC_Init>
 8004310:	2800      	cmp	r0, #0
 8004312:	d000      	beq.n	8004316 <main+0x29e>
 8004314:	e7fe      	b.n	8004314 <main+0x29c>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8004316:	2304      	movs	r3, #4
 8004318:	9319      	str	r3, [sp, #100]	; 0x64
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800431a:	334c      	adds	r3, #76	; 0x4c
 800431c:	931a      	str	r3, [sp, #104]	; 0x68
  sSlaveConfig.TriggerFilter = 0;
 800431e:	901d      	str	r0, [sp, #116]	; 0x74
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004320:	3b46      	subs	r3, #70	; 0x46
  if (HAL_TIM_SlaveConfigSynchronization(&htim15, &sSlaveConfig) != HAL_OK)
 8004322:	a919      	add	r1, sp, #100	; 0x64
 8004324:	482b      	ldr	r0, [pc, #172]	; (80043d4 <main+0x35c>)
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004326:	4698      	mov	r8, r3
 8004328:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_TIM_SlaveConfigSynchronization(&htim15, &sSlaveConfig) != HAL_OK)
 800432a:	f7fd ffbb 	bl	80022a4 <HAL_TIM_SlaveConfigSynchronization>
 800432e:	2800      	cmp	r0, #0
 8004330:	d000      	beq.n	8004334 <main+0x2bc>
 8004332:	e7fe      	b.n	8004332 <main+0x2ba>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004334:	900e      	str	r0, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004336:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8004338:	a90e      	add	r1, sp, #56	; 0x38
 800433a:	4826      	ldr	r0, [pc, #152]	; (80043d4 <main+0x35c>)
 800433c:	f7fe f918 	bl	8002570 <HAL_TIMEx_MasterConfigSynchronization>
 8004340:	2800      	cmp	r0, #0
 8004342:	d000      	beq.n	8004346 <main+0x2ce>
 8004344:	e7fe      	b.n	8004344 <main+0x2cc>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004346:	4643      	mov	r3, r8
 8004348:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800434a:	2301      	movs	r3, #1
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800434c:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigIC.ICFilter = 0;
 800434e:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004350:	2200      	movs	r2, #0
 8004352:	a912      	add	r1, sp, #72	; 0x48
 8004354:	481f      	ldr	r0, [pc, #124]	; (80043d4 <main+0x35c>)
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004356:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004358:	f7fd fccc 	bl	8001cf4 <HAL_TIM_IC_ConfigChannel>
 800435c:	2800      	cmp	r0, #0
 800435e:	d000      	beq.n	8004362 <main+0x2ea>
 8004360:	e7fe      	b.n	8004360 <main+0x2e8>
	hiwdg.Instance = IWDG;
 8004362:	4a1e      	ldr	r2, [pc, #120]	; (80043dc <main+0x364>)
 8004364:	4b1e      	ldr	r3, [pc, #120]	; (80043e0 <main+0x368>)
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004366:	0010      	movs	r0, r2
	hiwdg.Instance = IWDG;
 8004368:	6013      	str	r3, [r2, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 800436a:	2302      	movs	r3, #2
 800436c:	6053      	str	r3, [r2, #4]
	hiwdg.Init.Window = IWDG_WINDOW_DISABLE;
 800436e:	4b1d      	ldr	r3, [pc, #116]	; (80043e4 <main+0x36c>)
 8004370:	60d3      	str	r3, [r2, #12]
	hiwdg.Init.Reload = 4000;
 8004372:	3b5f      	subs	r3, #95	; 0x5f
 8004374:	6093      	str	r3, [r2, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004376:	f7fc feb1 	bl	80010dc <HAL_IWDG_Init>
 800437a:	2800      	cmp	r0, #0
 800437c:	d000      	beq.n	8004380 <main+0x308>
 800437e:	e7fe      	b.n	800437e <main+0x306>
  htim16.Instance = TIM16;
 8004380:	4a19      	ldr	r2, [pc, #100]	; (80043e8 <main+0x370>)
 8004382:	4b1a      	ldr	r3, [pc, #104]	; (80043ec <main+0x374>)
  htim16.Init.Prescaler = 0;
 8004384:	6050      	str	r0, [r2, #4]
  htim16.Instance = TIM16;
 8004386:	6013      	str	r3, [r2, #0]
  htim16.Init.Period = 9000;
 8004388:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <main+0x378>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800438a:	6090      	str	r0, [r2, #8]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800438c:	6110      	str	r0, [r2, #16]
  htim16.Init.RepetitionCounter = 0;
 800438e:	6150      	str	r0, [r2, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004390:	6190      	str	r0, [r2, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004392:	0010      	movs	r0, r2
  htim16.Init.Period = 9000;
 8004394:	60d3      	str	r3, [r2, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004396:	f7fd f9e7 	bl	8001768 <HAL_TIM_Base_Init>
 800439a:	2800      	cmp	r0, #0
 800439c:	d02a      	beq.n	80043f4 <main+0x37c>
 800439e:	e7fe      	b.n	800439e <main+0x326>
 80043a0:	40021000 	.word	0x40021000
 80043a4:	20000448 	.word	0x20000448
 80043a8:	40012400 	.word	0x40012400
 80043ac:	200001b8 	.word	0x200001b8
 80043b0:	4001001c 	.word	0x4001001c
 80043b4:	20000374 	.word	0x20000374
 80043b8:	40012c00 	.word	0x40012c00
 80043bc:	000007cf 	.word	0x000007cf
 80043c0:	200003b8 	.word	0x200003b8
 80043c4:	0000c350 	.word	0x0000c350
 80043c8:	200001e4 	.word	0x200001e4
 80043cc:	40000400 	.word	0x40000400
 80043d0:	0000ffff 	.word	0x0000ffff
 80043d4:	20000158 	.word	0x20000158
 80043d8:	40014000 	.word	0x40014000
 80043dc:	2000019c 	.word	0x2000019c
 80043e0:	40003000 	.word	0x40003000
 80043e4:	00000fff 	.word	0x00000fff
 80043e8:	20000494 	.word	0x20000494
 80043ec:	40014400 	.word	0x40014400
 80043f0:	00002328 	.word	0x00002328
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80043f4:	2100      	movs	r1, #0
 80043f6:	0020      	movs	r0, r4
 80043f8:	f7fd fb1c 	bl	8001a34 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80043fc:	2100      	movs	r1, #0
 80043fe:	0020      	movs	r0, r4
 8004400:	f7fe f8a2 	bl	8002548 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004404:	2104      	movs	r1, #4
 8004406:	0020      	movs	r0, r4
 8004408:	f7fd fb14 	bl	8001a34 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800440c:	2104      	movs	r1, #4
 800440e:	0020      	movs	r0, r4
 8004410:	f7fe f89a 	bl	8002548 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8004414:	2108      	movs	r1, #8
 8004416:	0020      	movs	r0, r4
 8004418:	f7fd fb0c 	bl	8001a34 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800441c:	2108      	movs	r1, #8
 800441e:	0020      	movs	r0, r4
 8004420:	f7fe f892 	bl	8002548 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_Base_Start(&htim2);
 8004424:	0038      	movs	r0, r7
 8004426:	f7fd fa17 	bl	8001858 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim16);
 800442a:	483d      	ldr	r0, [pc, #244]	; (8004520 <main+0x4a8>)
 800442c:	f7fd fa3a 	bl	80018a4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim3);
 8004430:	0030      	movs	r0, r6
 8004432:	f7fd fa11 	bl	8001858 <HAL_TIM_Base_Start>
	playStartupTune();
 8004436:	f7ff fa19 	bl	800386c <playStartupTune>
	if (vehicle_mode == 1){                    // quad single direction
 800443a:	4b3a      	ldr	r3, [pc, #232]	; (8004524 <main+0x4ac>)
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d103      	bne.n	800444a <main+0x3d2>
		loadEEpromConfig();
 8004442:	f7fe fced 	bl	8002e20 <loadEEpromConfig>
 8004446:	4b37      	ldr	r3, [pc, #220]	; (8004524 <main+0x4ac>)
 8004448:	781b      	ldrb	r3, [r3, #0]
	if (vehicle_mode == 2){                   // crawler or thruster
 800444a:	2b02      	cmp	r3, #2
 800444c:	d014      	beq.n	8004478 <main+0x400>
	if (vehicle_mode == 3){                 // rc car 50 percent brake on reverse.
 800444e:	2b03      	cmp	r3, #3
 8004450:	d048      	beq.n	80044e4 <main+0x46c>
	if (vehicle_mode == 4){                 // rc car 50 percent brake on reverse.
 8004452:	2b04      	cmp	r3, #4
 8004454:	d02f      	beq.n	80044b6 <main+0x43e>
 8004456:	4b34      	ldr	r3, [pc, #208]	; (8004528 <main+0x4b0>)
 8004458:	469b      	mov	fp, r3
 800445a:	4b34      	ldr	r3, [pc, #208]	; (800452c <main+0x4b4>)
 800445c:	9301      	str	r3, [sp, #4]
 800445e:	4b34      	ldr	r3, [pc, #208]	; (8004530 <main+0x4b8>)
 8004460:	9302      	str	r3, [sp, #8]
 8004462:	4b34      	ldr	r3, [pc, #208]	; (8004534 <main+0x4bc>)
 8004464:	9304      	str	r3, [sp, #16]
 8004466:	4b34      	ldr	r3, [pc, #208]	; (8004538 <main+0x4c0>)
 8004468:	9305      	str	r3, [sp, #20]
	if (HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_4) != HAL_OK)
 800446a:	210c      	movs	r1, #12
 800446c:	0020      	movs	r0, r4
 800446e:	f7fd fa23 	bl	80018b8 <HAL_TIM_OC_Start_IT>
 8004472:	2800      	cmp	r0, #0
 8004474:	d013      	beq.n	800449e <main+0x426>
 8004476:	e7fe      	b.n	8004476 <main+0x3fe>
		 bi_direction = 1;
 8004478:	4b2b      	ldr	r3, [pc, #172]	; (8004528 <main+0x4b0>)
 800447a:	469b      	mov	fp, r3
 800447c:	2301      	movs	r3, #1
 800447e:	465a      	mov	r2, fp
 8004480:	6013      	str	r3, [r2, #0]
		 slow_decay = 1;                      // for complementary pwm , 0 for diode freewheeling
 8004482:	4a2a      	ldr	r2, [pc, #168]	; (800452c <main+0x4b4>)
 8004484:	7013      	strb	r3, [r2, #0]
 8004486:	9201      	str	r2, [sp, #4]
		 brake = 1;                          // apply full motor brake on stop
 8004488:	4a29      	ldr	r2, [pc, #164]	; (8004530 <main+0x4b8>)
 800448a:	6013      	str	r3, [r2, #0]
 800448c:	9202      	str	r2, [sp, #8]
		 start_power = 150;
 800448e:	2296      	movs	r2, #150	; 0x96
 8004490:	4b2a      	ldr	r3, [pc, #168]	; (800453c <main+0x4c4>)
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	4b27      	ldr	r3, [pc, #156]	; (8004534 <main+0x4bc>)
 8004496:	9304      	str	r3, [sp, #16]
 8004498:	4b27      	ldr	r3, [pc, #156]	; (8004538 <main+0x4c0>)
 800449a:	9305      	str	r3, [sp, #20]
 800449c:	e7e5      	b.n	800446a <main+0x3f2>
	HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 64);
 800449e:	2340      	movs	r3, #64	; 0x40
 80044a0:	4a27      	ldr	r2, [pc, #156]	; (8004540 <main+0x4c8>)
 80044a2:	2100      	movs	r1, #0
 80044a4:	4827      	ldr	r0, [pc, #156]	; (8004544 <main+0x4cc>)
 80044a6:	f7fd fb69 	bl	8001b7c <HAL_TIM_IC_Start_DMA>
		if(HAL_COMP_Start_IT(&hcomp1) != HAL_OK)
 80044aa:	0028      	movs	r0, r5
 80044ac:	f7fc f9da 	bl	8000864 <HAL_COMP_Start_IT>
 80044b0:	2800      	cmp	r0, #0
 80044b2:	d02e      	beq.n	8004512 <main+0x49a>
 80044b4:	e7fe      	b.n	80044b4 <main+0x43c>
			 bi_direction = 1;
 80044b6:	4b1c      	ldr	r3, [pc, #112]	; (8004528 <main+0x4b0>)
 80044b8:	469b      	mov	fp, r3
 80044ba:	2301      	movs	r3, #1
 80044bc:	465a      	mov	r2, fp
 80044be:	6013      	str	r3, [r2, #0]
			 slow_decay = 0;                      // for complementary pwm , 0 for diode freewheeling
 80044c0:	4a1a      	ldr	r2, [pc, #104]	; (800452c <main+0x4b4>)
 80044c2:	0011      	movs	r1, r2
 80044c4:	9201      	str	r2, [sp, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	700a      	strb	r2, [r1, #0]
			 brake = 0;                          // apply full motor brake on stop
 80044ca:	4919      	ldr	r1, [pc, #100]	; (8004530 <main+0x4b8>)
 80044cc:	600a      	str	r2, [r1, #0]
			 prop_brake = 1;
 80044ce:	4a19      	ldr	r2, [pc, #100]	; (8004534 <main+0x4bc>)
			 brake = 0;                          // apply full motor brake on stop
 80044d0:	9102      	str	r1, [sp, #8]
			 prop_brake = 1;
 80044d2:	7013      	strb	r3, [r2, #0]
			 prop_brake_strength = 800;
 80044d4:	4b18      	ldr	r3, [pc, #96]	; (8004538 <main+0x4c0>)
			 prop_brake = 1;
 80044d6:	9204      	str	r2, [sp, #16]
			 prop_brake_strength = 800;
 80044d8:	9305      	str	r3, [sp, #20]
 80044da:	001a      	movs	r2, r3
 80044dc:	23c8      	movs	r3, #200	; 0xc8
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	e7c2      	b.n	800446a <main+0x3f2>
		 bi_direction = 1;
 80044e4:	4b10      	ldr	r3, [pc, #64]	; (8004528 <main+0x4b0>)
 80044e6:	469b      	mov	fp, r3
 80044e8:	2301      	movs	r3, #1
 80044ea:	465a      	mov	r2, fp
 80044ec:	6013      	str	r3, [r2, #0]
		 slow_decay = 0;                      // for complementary pwm , 0 for diode freewheeling
 80044ee:	4a0f      	ldr	r2, [pc, #60]	; (800452c <main+0x4b4>)
 80044f0:	0011      	movs	r1, r2
 80044f2:	9201      	str	r2, [sp, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	700a      	strb	r2, [r1, #0]
		 brake = 0;                          // apply full motor brake on stop
 80044f8:	490d      	ldr	r1, [pc, #52]	; (8004530 <main+0x4b8>)
 80044fa:	600a      	str	r2, [r1, #0]
		 prop_brake = 1;
 80044fc:	4a0d      	ldr	r2, [pc, #52]	; (8004534 <main+0x4bc>)
		 brake = 0;                          // apply full motor brake on stop
 80044fe:	9102      	str	r1, [sp, #8]
		 prop_brake = 1;
 8004500:	7013      	strb	r3, [r2, #0]
		 prop_brake_strength = 900;
 8004502:	4b0d      	ldr	r3, [pc, #52]	; (8004538 <main+0x4c0>)
		 prop_brake = 1;
 8004504:	9204      	str	r2, [sp, #16]
		 prop_brake_strength = 900;
 8004506:	9305      	str	r3, [sp, #20]
 8004508:	001a      	movs	r2, r3
 800450a:	23e1      	movs	r3, #225	; 0xe1
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	6013      	str	r3, [r2, #0]
 8004510:	e7ab      	b.n	800446a <main+0x3f2>
	if(HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004512:	480d      	ldr	r0, [pc, #52]	; (8004548 <main+0x4d0>)
 8004514:	f7fc fde2 	bl	80010dc <HAL_IWDG_Init>
 8004518:	2800      	cmp	r0, #0
 800451a:	d017      	beq.n	800454c <main+0x4d4>
 800451c:	e7fe      	b.n	800451c <main+0x4a4>
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	20000494 	.word	0x20000494
 8004524:	20000050 	.word	0x20000050
 8004528:	20000010 	.word	0x20000010
 800452c:	20000040 	.word	0x20000040
 8004530:	20000014 	.word	0x20000014
 8004534:	200000d6 	.word	0x200000d6
 8004538:	20000034 	.word	0x20000034
 800453c:	20000048 	.word	0x20000048
 8004540:	2000022c 	.word	0x2000022c
 8004544:	20000158 	.word	0x20000158
 8004548:	2000019c 	.word	0x2000019c
	if(bi_direction){
 800454c:	465b      	mov	r3, fp
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d000      	beq.n	8004556 <main+0x4de>
 8004554:	e34e      	b.n	8004bf4 <main+0xb7c>
 8004556:	4bdb      	ldr	r3, [pc, #876]	; (80048c4 <main+0x84c>)
 8004558:	9306      	str	r3, [sp, #24]
	if (dir_reversed == 1){
 800455a:	4bdb      	ldr	r3, [pc, #876]	; (80048c8 <main+0x850>)
 800455c:	4fdb      	ldr	r7, [pc, #876]	; (80048cc <main+0x854>)
 800455e:	4699      	mov	r9, r3
 8004560:	681b      	ldr	r3, [r3, #0]
			count = 0;
 8004562:	2400      	movs	r4, #0
	if (dir_reversed == 1){
 8004564:	3b01      	subs	r3, #1
 8004566:	1e5a      	subs	r2, r3, #1
 8004568:	4193      	sbcs	r3, r2
	TIM1->CCR1 = 1;
 800456a:	2201      	movs	r2, #1
 800456c:	603b      	str	r3, [r7, #0]
 800456e:	4bd8      	ldr	r3, [pc, #864]	; (80048d0 <main+0x858>)
 8004570:	4ed8      	ldr	r6, [pc, #864]	; (80048d4 <main+0x85c>)
 8004572:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 1;
 8004574:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 1;
 8004576:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = 800;
 8004578:	22c8      	movs	r2, #200	; 0xc8
 800457a:	0092      	lsls	r2, r2, #2
 800457c:	641a      	str	r2, [r3, #64]	; 0x40
 800457e:	4bd6      	ldr	r3, [pc, #856]	; (80048d8 <main+0x860>)
 8004580:	4dd6      	ldr	r5, [pc, #856]	; (80048dc <main+0x864>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	9303      	str	r3, [sp, #12]
 8004586:	4bd6      	ldr	r3, [pc, #856]	; (80048e0 <main+0x868>)
 8004588:	4698      	mov	r8, r3
 800458a:	4bd6      	ldr	r3, [pc, #856]	; (80048e4 <main+0x86c>)
 800458c:	469a      	mov	sl, r3
		k_erpm = ((100000000 / (commutation_interval * 208 * 6)) * 6)/10 ;
 800458e:	219c      	movs	r1, #156	; 0x9c
 8004590:	4bd5      	ldr	r3, [pc, #852]	; (80048e8 <main+0x870>)
 8004592:	00c9      	lsls	r1, r1, #3
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	48d5      	ldr	r0, [pc, #852]	; (80048ec <main+0x874>)
 8004598:	4359      	muls	r1, r3
 800459a:	9307      	str	r3, [sp, #28]
 800459c:	f7fb fe3e 	bl	800021c <__divsi3>
 80045a0:	0003      	movs	r3, r0
 80045a2:	0040      	lsls	r0, r0, #1
 80045a4:	18c0      	adds	r0, r0, r3
 80045a6:	0040      	lsls	r0, r0, #1
 80045a8:	210a      	movs	r1, #10
 80045aa:	f7fb fe37 	bl	800021c <__divsi3>
 80045ae:	4bd0      	ldr	r3, [pc, #832]	; (80048f0 <main+0x878>)
		count++;
 80045b0:	4ac9      	ldr	r2, [pc, #804]	; (80048d8 <main+0x860>)
		k_erpm = ((100000000 / (commutation_interval * 208 * 6)) * 6)/10 ;
 80045b2:	6018      	str	r0, [r3, #0]
		count++;
 80045b4:	9b03      	ldr	r3, [sp, #12]
 80045b6:	3301      	adds	r3, #1
 80045b8:	6013      	str	r3, [r2, #0]
		if (count > 100000) {
 80045ba:	4ace      	ldr	r2, [pc, #824]	; (80048f4 <main+0x87c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	dd01      	ble.n	80045c4 <main+0x54c>
			count = 0;
 80045c0:	4bc5      	ldr	r3, [pc, #788]	; (80048d8 <main+0x860>)
 80045c2:	601c      	str	r4, [r3, #0]
		compit = 0;
 80045c4:	4bcc      	ldr	r3, [pc, #816]	; (80048f8 <main+0x880>)
		if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK)              // watchdog refresh
 80045c6:	48cd      	ldr	r0, [pc, #820]	; (80048fc <main+0x884>)
		compit = 0;
 80045c8:	701c      	strb	r4, [r3, #0]
		if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK)              // watchdog refresh
 80045ca:	f7fc fdb5 	bl	8001138 <HAL_IWDG_Refresh>
 80045ce:	2800      	cmp	r0, #0
 80045d0:	d000      	beq.n	80045d4 <main+0x55c>
 80045d2:	e30e      	b.n	8004bf2 <main+0xb7a>
		control_loop_count++;
 80045d4:	4bca      	ldr	r3, [pc, #808]	; (8004900 <main+0x888>)
 80045d6:	4aca      	ldr	r2, [pc, #808]	; (8004900 <main+0x888>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	9303      	str	r3, [sp, #12]
 80045dc:	3301      	adds	r3, #1
 80045de:	6013      	str	r3, [r2, #0]
		if (control_loop_count > 2) {
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	dd6d      	ble.n	80046c0 <main+0x648>
			if (dshotcommand > 0) {
 80045e4:	4bc7      	ldr	r3, [pc, #796]	; (8004904 <main+0x88c>)
			control_loop_count = 0;
 80045e6:	6010      	str	r0, [r2, #0]
			if (dshotcommand > 0) {
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	dc00      	bgt.n	80045f0 <main+0x578>
 80045ee:	e2fd      	b.n	8004bec <main+0xb74>
				if (dshotcommand == 2) {
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d103      	bne.n	80045fc <main+0x584>
					playInputTune();
 80045f4:	f7ff f9e2 	bl	80039bc <playInputTune>
 80045f8:	4bc2      	ldr	r3, [pc, #776]	; (8004904 <main+0x88c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
				if (dshotcommand == 21) {
 80045fc:	2b15      	cmp	r3, #21
 80045fe:	d100      	bne.n	8004602 <main+0x58a>
 8004600:	e2fe      	b.n	8004c00 <main+0xb88>
				if (dshotcommand == 20) {     // forward = 1 if dir_reversed = 0
 8004602:	2b14      	cmp	r3, #20
 8004604:	d100      	bne.n	8004608 <main+0x590>
 8004606:	e30e      	b.n	8004c26 <main+0xbae>
				if (dshotcommand == 7) {
 8004608:	2b07      	cmp	r3, #7
 800460a:	d100      	bne.n	800460e <main+0x596>
 800460c:	e2eb      	b.n	8004be6 <main+0xb6e>
				if (dshotcommand == 8) {
 800460e:	2b08      	cmp	r3, #8
 8004610:	d100      	bne.n	8004614 <main+0x59c>
 8004612:	e3b5      	b.n	8004d80 <main+0xd08>
				if (dshotcommand == 9) {
 8004614:	2b09      	cmp	r3, #9
 8004616:	d100      	bne.n	800461a <main+0x5a2>
 8004618:	e2f6      	b.n	8004c08 <main+0xb90>
				if (dshotcommand == 10) {
 800461a:	2b0a      	cmp	r3, #10
 800461c:	d100      	bne.n	8004620 <main+0x5a8>
 800461e:	e30f      	b.n	8004c40 <main+0xbc8>
				if (dshotcommand == 12) {
 8004620:	2b0c      	cmp	r3, #12
 8004622:	d100      	bne.n	8004626 <main+0x5ae>
 8004624:	e309      	b.n	8004c3a <main+0xbc2>
 8004626:	465b      	mov	r3, fp
				dshotcommand = 0;
 8004628:	4ab6      	ldr	r2, [pc, #728]	; (8004904 <main+0x88c>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6014      	str	r4, [r2, #0]
			if (bi_direction == 1 && (proshot == 0 && dshot == 0)) {
 800462e:	2b01      	cmp	r3, #1
 8004630:	d100      	bne.n	8004634 <main+0x5bc>
 8004632:	e30c      	b.n	8004c4e <main+0xbd6>
			} else if ((proshot || dshot) && bi_direction) {
 8004634:	4ab4      	ldr	r2, [pc, #720]	; (8004908 <main+0x890>)
 8004636:	7812      	ldrb	r2, [r2, #0]
 8004638:	2a00      	cmp	r2, #0
 800463a:	d104      	bne.n	8004646 <main+0x5ce>
 800463c:	4ab3      	ldr	r2, [pc, #716]	; (800490c <main+0x894>)
 800463e:	7812      	ldrb	r2, [r2, #0]
 8004640:	2a00      	cmp	r2, #0
 8004642:	d100      	bne.n	8004646 <main+0x5ce>
 8004644:	e2eb      	b.n	8004c1e <main+0xba6>
 8004646:	2b00      	cmp	r3, #0
 8004648:	d100      	bne.n	800464c <main+0x5d4>
 800464a:	e2e8      	b.n	8004c1e <main+0xba6>
				if (newinput > 1097) {
 800464c:	9b06      	ldr	r3, [sp, #24]
 800464e:	4ab0      	ldr	r2, [pc, #704]	; (8004910 <main+0x898>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4293      	cmp	r3, r2
 8004654:	dd0f      	ble.n	8004676 <main+0x5fe>
					if (forward == dir_reversed) {
 8004656:	464a      	mov	r2, r9
 8004658:	6839      	ldr	r1, [r7, #0]
 800465a:	6812      	ldr	r2, [r2, #0]
 800465c:	4291      	cmp	r1, r2
 800465e:	d106      	bne.n	800466e <main+0x5f6>
						forward = 1 - dir_reversed;
 8004660:	2201      	movs	r2, #1
 8004662:	1a52      	subs	r2, r2, r1
 8004664:	603a      	str	r2, [r7, #0]
						bemf_counts = 0;
 8004666:	4642      	mov	r2, r8
 8004668:	6014      	str	r4, [r2, #0]
						brushed_direction_set = 0;
 800466a:	4aaa      	ldr	r2, [pc, #680]	; (8004914 <main+0x89c>)
 800466c:	7014      	strb	r4, [r2, #0]
					adjusted_input = (newinput - 1100) * 2 + 100;
 800466e:	4aaa      	ldr	r2, [pc, #680]	; (8004918 <main+0x8a0>)
 8004670:	189a      	adds	r2, r3, r2
 8004672:	0052      	lsls	r2, r2, #1
 8004674:	6032      	str	r2, [r6, #0]
				if (newinput <= 1047 && newinput > 0) {
 8004676:	49a9      	ldr	r1, [pc, #676]	; (800491c <main+0x8a4>)
 8004678:	1e5a      	subs	r2, r3, #1
 800467a:	428a      	cmp	r2, r1
 800467c:	d80f      	bhi.n	800469e <main+0x626>
					if (forward == (1 - dir_reversed)) {
 800467e:	464a      	mov	r2, r9
 8004680:	6811      	ldr	r1, [r2, #0]
 8004682:	2201      	movs	r2, #1
 8004684:	6838      	ldr	r0, [r7, #0]
 8004686:	1a52      	subs	r2, r2, r1
 8004688:	4282      	cmp	r2, r0
 800468a:	d104      	bne.n	8004696 <main+0x61e>
						bemf_counts = 0;
 800468c:	4642      	mov	r2, r8
 800468e:	6014      	str	r4, [r2, #0]
						brushed_direction_set = 0;
 8004690:	4aa0      	ldr	r2, [pc, #640]	; (8004914 <main+0x89c>)
						forward = dir_reversed;
 8004692:	6039      	str	r1, [r7, #0]
						brushed_direction_set = 0;
 8004694:	7014      	strb	r4, [r2, #0]
					adjusted_input = (newinput - 90) * 2;
 8004696:	001a      	movs	r2, r3
 8004698:	3a5a      	subs	r2, #90	; 0x5a
 800469a:	0052      	lsls	r2, r2, #1
 800469c:	6032      	str	r2, [r6, #0]
				if ((newinput > 1047 && newinput < 1098) || newinput <= 120) {
 800469e:	4aa0      	ldr	r2, [pc, #640]	; (8004920 <main+0x8a8>)
 80046a0:	189a      	adds	r2, r3, r2
 80046a2:	2a31      	cmp	r2, #49	; 0x31
 80046a4:	d800      	bhi.n	80046a8 <main+0x630>
 80046a6:	e362      	b.n	8004d6e <main+0xcf6>
 80046a8:	2b78      	cmp	r3, #120	; 0x78
 80046aa:	dc00      	bgt.n	80046ae <main+0x636>
 80046ac:	e35f      	b.n	8004d6e <main+0xcf6>
 80046ae:	6833      	ldr	r3, [r6, #0]
			if (adjusted_input > 2000) {
 80046b0:	22fa      	movs	r2, #250	; 0xfa
 80046b2:	00d2      	lsls	r2, r2, #3
 80046b4:	4293      	cmp	r3, r2
 80046b6:	dd01      	ble.n	80046bc <main+0x644>
				adjusted_input = 2000;
 80046b8:	0013      	movs	r3, r2
 80046ba:	6032      	str	r2, [r6, #0]
				input = adjusted_input;
 80046bc:	4a99      	ldr	r2, [pc, #612]	; (8004924 <main+0x8ac>)
 80046be:	6013      	str	r3, [r2, #0]
if(brushed_mode){
 80046c0:	4b99      	ldr	r3, [pc, #612]	; (8004928 <main+0x8b0>)
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d04c      	beq.n	8004762 <main+0x6ea>
bemf_counts = 200;
 80046c8:	23c8      	movs	r3, #200	; 0xc8
 80046ca:	4642      	mov	r2, r8
 80046cc:	6013      	str	r3, [r2, #0]
if(!brushed_direction_set && !prop_brake_active){
 80046ce:	4b91      	ldr	r3, [pc, #580]	; (8004914 <main+0x89c>)
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d145      	bne.n	8004762 <main+0x6ea>
 80046d6:	4b95      	ldr	r3, [pc, #596]	; (800492c <main+0x8b4>)
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d141      	bne.n	8004762 <main+0x6ea>
	if(forward){
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d100      	bne.n	80046e6 <main+0x66e>
 80046e4:	e358      	b.n	8004d98 <main+0xd20>
		if(!slow_decay  || prop_brake_active){            // for future
 80046e6:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80046e8:	4a91      	ldr	r2, [pc, #580]	; (8004930 <main+0x8b8>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d100      	bne.n	80046f2 <main+0x67a>
 80046f0:	e34a      	b.n	8004d88 <main+0xd10>
 80046f2:	2103      	movs	r1, #3
 80046f4:	6813      	ldr	r3, [r2, #0]
 80046f6:	438b      	bics	r3, r1
 80046f8:	3901      	subs	r1, #1
 80046fa:	430b      	orrs	r3, r1
 80046fc:	6013      	str	r3, [r2, #0]
 80046fe:	2390      	movs	r3, #144	; 0x90
 8004700:	05db      	lsls	r3, r3, #23
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	498b      	ldr	r1, [pc, #556]	; (8004934 <main+0x8bc>)
 8004706:	200c      	movs	r0, #12
 8004708:	4011      	ands	r1, r2
 800470a:	2280      	movs	r2, #128	; 0x80
 800470c:	0312      	lsls	r2, r2, #12
 800470e:	430a      	orrs	r2, r1
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	4988      	ldr	r1, [pc, #544]	; (8004938 <main+0x8c0>)
 8004716:	4011      	ands	r1, r2
 8004718:	2280      	movs	r2, #128	; 0x80
 800471a:	01d2      	lsls	r2, r2, #7
 800471c:	430a      	orrs	r2, r1
 800471e:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 8004720:	2280      	movs	r2, #128	; 0x80
 8004722:	629a      	str	r2, [r3, #40]	; 0x28
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	4985      	ldr	r1, [pc, #532]	; (800493c <main+0x8c4>)
 8004728:	4011      	ands	r1, r2
 800472a:	2280      	movs	r2, #128	; 0x80
 800472c:	0252      	lsls	r2, r2, #9
 800472e:	430a      	orrs	r2, r1
 8004730:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8004732:	2280      	movs	r2, #128	; 0x80
 8004734:	497e      	ldr	r1, [pc, #504]	; (8004930 <main+0x8b8>)
 8004736:	0052      	lsls	r2, r2, #1
 8004738:	629a      	str	r2, [r3, #40]	; 0x28
 800473a:	680a      	ldr	r2, [r1, #0]
 800473c:	4382      	bics	r2, r0
 800473e:	3808      	subs	r0, #8
 8004740:	4302      	orrs	r2, r0
 8004742:	600a      	str	r2, [r1, #0]
		GPIOB->BSRR = GPIO_PIN_1;
 8004744:	2202      	movs	r2, #2
 8004746:	618a      	str	r2, [r1, #24]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	497d      	ldr	r1, [pc, #500]	; (8004940 <main+0x8c8>)
 800474c:	4011      	ands	r1, r2
 800474e:	2280      	movs	r2, #128	; 0x80
 8004750:	0352      	lsls	r2, r2, #13
 8004752:	430a      	orrs	r2, r1
 8004754:	601a      	str	r2, [r3, #0]
		GPIOA->BRR = GPIO_PIN_10;
 8004756:	2280      	movs	r2, #128	; 0x80
 8004758:	00d2      	lsls	r2, r2, #3
 800475a:	629a      	str	r2, [r3, #40]	; 0x28
	brushed_direction_set = 1;
 800475c:	2301      	movs	r3, #1
 800475e:	4a6d      	ldr	r2, [pc, #436]	; (8004914 <main+0x89c>)
 8004760:	7013      	strb	r3, [r2, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8004762:	4b61      	ldr	r3, [pc, #388]	; (80048e8 <main+0x870>)
 8004764:	4a77      	ldr	r2, [pc, #476]	; (8004944 <main+0x8cc>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4293      	cmp	r3, r2
 800476a:	dc00      	bgt.n	800476e <main+0x6f6>
 800476c:	e186      	b.n	8004a7c <main+0xa04>
 800476e:	0013      	movs	r3, r2
 8004770:	200a      	movs	r0, #10
 8004772:	3b96      	subs	r3, #150	; 0x96
 8004774:	4240      	negs	r0, r0
 8004776:	4358      	muls	r0, r3
 8004778:	4973      	ldr	r1, [pc, #460]	; (8004948 <main+0x8d0>)
 800477a:	f7fb fd4f 	bl	800021c <__divsi3>
		advance_multiplier = map((commutation_interval), 150, 3000, 12, 2);
 800477e:	4b73      	ldr	r3, [pc, #460]	; (800494c <main+0x8d4>)
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8004780:	300c      	adds	r0, #12
		advance_multiplier = map((commutation_interval), 150, 3000, 12, 2);
 8004782:	6018      	str	r0, [r3, #0]
		if (inputSet == 0) {
 8004784:	4b72      	ldr	r3, [pc, #456]	; (8004950 <main+0x8d8>)
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d104      	bne.n	8004796 <main+0x71e>
			HAL_Delay(10);
 800478c:	200a      	movs	r0, #10
 800478e:	f7fb fe61 	bl	8000454 <HAL_Delay>
			detectInput();
 8004792:	f7ff f9cd 	bl	8003b30 <detectInput>
		if (!armed) {
 8004796:	4b6f      	ldr	r3, [pc, #444]	; (8004954 <main+0x8dc>)
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d100      	bne.n	80047a0 <main+0x728>
 800479e:	e160      	b.n	8004a62 <main+0x9ea>
 80047a0:	4b60      	ldr	r3, [pc, #384]	; (8004924 <main+0x8ac>)
 80047a2:	681a      	ldr	r2, [r3, #0]
		if ((input > 47) && (armed == 1)) {
 80047a4:	2a2f      	cmp	r2, #47	; 0x2f
 80047a6:	dd04      	ble.n	80047b2 <main+0x73a>
 80047a8:	4b6a      	ldr	r3, [pc, #424]	; (8004954 <main+0x8dc>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d100      	bne.n	80047b2 <main+0x73a>
 80047b0:	e169      	b.n	8004a86 <main+0xa0e>
		signaltimeout++;
 80047b2:	4b69      	ldr	r3, [pc, #420]	; (8004958 <main+0x8e0>)
 80047b4:	4a68      	ldr	r2, [pc, #416]	; (8004958 <main+0x8e0>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	3301      	adds	r3, #1
 80047ba:	6013      	str	r3, [r2, #0]
		if (signaltimeout > signal_timeout_threshold) {
 80047bc:	4a67      	ldr	r2, [pc, #412]	; (800495c <main+0x8e4>)
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	9203      	str	r2, [sp, #12]
 80047c2:	4293      	cmp	r3, r2
 80047c4:	dd26      	ble.n	8004814 <main+0x79c>
			input = 0;
 80047c6:	4b57      	ldr	r3, [pc, #348]	; (8004924 <main+0x8ac>)
			error = 1;
 80047c8:	4a65      	ldr	r2, [pc, #404]	; (8004960 <main+0x8e8>)
			input = 0;
 80047ca:	601c      	str	r4, [r3, #0]
			armed = 0;
 80047cc:	4b61      	ldr	r3, [pc, #388]	; (8004954 <main+0x8dc>)
			HAL_TIM_Base_Start_IT(&htim16);
 80047ce:	4865      	ldr	r0, [pc, #404]	; (8004964 <main+0x8ec>)
			armed = 0;
 80047d0:	701c      	strb	r4, [r3, #0]
			armedcount = 0;
 80047d2:	4b65      	ldr	r3, [pc, #404]	; (8004968 <main+0x8f0>)
 80047d4:	601c      	str	r4, [r3, #0]
			error = 1;
 80047d6:	2301      	movs	r3, #1
 80047d8:	6013      	str	r3, [r2, #0]
			inputSet = 0;
 80047da:	4b5d      	ldr	r3, [pc, #372]	; (8004950 <main+0x8d8>)
 80047dc:	701c      	strb	r4, [r3, #0]
			TIM15->PSC=0;
 80047de:	4b63      	ldr	r3, [pc, #396]	; (800496c <main+0x8f4>)
 80047e0:	629c      	str	r4, [r3, #40]	; 0x28
			TIM16->PSC=0;
 80047e2:	4b63      	ldr	r3, [pc, #396]	; (8004970 <main+0x8f8>)
 80047e4:	629c      	str	r4, [r3, #40]	; 0x28
			dshot = 0;
 80047e6:	4b49      	ldr	r3, [pc, #292]	; (800490c <main+0x894>)
 80047e8:	701c      	strb	r4, [r3, #0]
			proshot = 0;
 80047ea:	4b47      	ldr	r3, [pc, #284]	; (8004908 <main+0x890>)
 80047ec:	701c      	strb	r4, [r3, #0]
			servoPwm = 0;
 80047ee:	4b61      	ldr	r3, [pc, #388]	; (8004974 <main+0x8fc>)
 80047f0:	701c      	strb	r4, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim16);
 80047f2:	f7fd f857 	bl	80018a4 <HAL_TIM_Base_Start_IT>
			IC_buffer_size = 64;
 80047f6:	2340      	movs	r3, #64	; 0x40
 80047f8:	4a5f      	ldr	r2, [pc, #380]	; (8004978 <main+0x900>)
 80047fa:	2100      	movs	r1, #0
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	2280      	movs	r2, #128	; 0x80
 8004800:	485e      	ldr	r0, [pc, #376]	; (800497c <main+0x904>)
 8004802:	0052      	lsls	r2, r2, #1
 8004804:	f000 fd16 	bl	8005234 <memset>
			HAL_TIM_IC_Start_DMA(&htim15, TIM_CHANNEL_1, dma_buffer , 64);
 8004808:	2340      	movs	r3, #64	; 0x40
 800480a:	4a5c      	ldr	r2, [pc, #368]	; (800497c <main+0x904>)
 800480c:	2100      	movs	r1, #0
 800480e:	485c      	ldr	r0, [pc, #368]	; (8004980 <main+0x908>)
 8004810:	f7fd f9b4 	bl	8001b7c <HAL_TIM_IC_Start_DMA>
		if (input <= 47) {
 8004814:	4b43      	ldr	r3, [pc, #268]	; (8004924 <main+0x8ac>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	9303      	str	r3, [sp, #12]
 800481a:	2b2f      	cmp	r3, #47	; 0x2f
 800481c:	dc3e      	bgt.n	800489c <main+0x824>
	        if((brushed_mode) && (brushed_direction_set)){
 800481e:	4b42      	ldr	r3, [pc, #264]	; (8004928 <main+0x8b0>)
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d005      	beq.n	8004832 <main+0x7ba>
 8004826:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <main+0x89c>)
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <main+0x7ba>
	        	brushed_direction_set = 0;
 800482e:	4b39      	ldr	r3, [pc, #228]	; (8004914 <main+0x89c>)
 8004830:	701c      	strb	r4, [r3, #0]
			if (brake == 1){
 8004832:	9b02      	ldr	r3, [sp, #8]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d100      	bne.n	800483c <main+0x7c4>
 800483a:	e0b1      	b.n	80049a0 <main+0x928>
			forcedcomcount = 0;
 800483c:	4a51      	ldr	r2, [pc, #324]	; (8004984 <main+0x90c>)
 800483e:	6014      	str	r4, [r2, #0]
			started = 0;
 8004840:	4a51      	ldr	r2, [pc, #324]	; (8004988 <main+0x910>)
 8004842:	6014      	str	r4, [r2, #0]
			if (!brake && !prop_brake_active) {
 8004844:	2b00      	cmp	r3, #0
 8004846:	d000      	beq.n	800484a <main+0x7d2>
 8004848:	e0b3      	b.n	80049b2 <main+0x93a>
 800484a:	4a38      	ldr	r2, [pc, #224]	; (800492c <main+0x8b4>)
 800484c:	7812      	ldrb	r2, [r2, #0]
 800484e:	9207      	str	r2, [sp, #28]
 8004850:	2a00      	cmp	r2, #0
 8004852:	d100      	bne.n	8004856 <main+0x7de>
 8004854:	e0f9      	b.n	8004a4a <main+0x9d2>
			duty_cycle = 0;
 8004856:	602b      	str	r3, [r5, #0]
			if (brake || tempbrake) {
 8004858:	4b4c      	ldr	r3, [pc, #304]	; (800498c <main+0x914>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	9303      	str	r3, [sp, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d004      	beq.n	800486c <main+0x7f4>
				fullBrake();
 8004862:	f7fe fd55 	bl	8003310 <fullBrake>
				bemf_counts = 0;
 8004866:	4643      	mov	r3, r8
				duty_cycle = 0;
 8004868:	602c      	str	r4, [r5, #0]
				bemf_counts = 0;
 800486a:	601c      	str	r4, [r3, #0]
			if (prop_brake && prop_brake_active) {
 800486c:	9b04      	ldr	r3, [sp, #16]
 800486e:	781a      	ldrb	r2, [r3, #0]
 8004870:	2300      	movs	r3, #0
 8004872:	2a00      	cmp	r2, #0
 8004874:	d00e      	beq.n	8004894 <main+0x81c>
 8004876:	4a2d      	ldr	r2, [pc, #180]	; (800492c <main+0x8b4>)
 8004878:	7812      	ldrb	r2, [r2, #0]
 800487a:	2a00      	cmp	r2, #0
 800487c:	d00a      	beq.n	8004894 <main+0x81c>
				duty_cycle = prop_brake_strength;
 800487e:	9b05      	ldr	r3, [sp, #20]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	9303      	str	r3, [sp, #12]
 8004884:	602b      	str	r3, [r5, #0]
	phaseAPWM();
 8004886:	f7fe fb01 	bl	8002e8c <phaseAPWM>
	phaseBPWM();
 800488a:	f7fe fb29 	bl	8002ee0 <phaseBPWM>
	phaseCPWM();
 800488e:	f7fe fb57 	bl	8002f40 <phaseCPWM>
 8004892:	682b      	ldr	r3, [r5, #0]
			TIM1->CCR1 = duty_cycle;// set duty cycle to 50 out of 768 to start.
 8004894:	4a0e      	ldr	r2, [pc, #56]	; (80048d0 <main+0x858>)
 8004896:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2 = duty_cycle;
 8004898:	6393      	str	r3, [r2, #56]	; 0x38
			TIM1->CCR3 = duty_cycle;
 800489a:	63d3      	str	r3, [r2, #60]	; 0x3c
		if (vehicle_mode == 1){
 800489c:	4b3c      	ldr	r3, [pc, #240]	; (8004990 <main+0x918>)
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d100      	bne.n	80048a6 <main+0x82e>
 80048a4:	e166      	b.n	8004b74 <main+0xafc>
		if (vehicle_mode == 2 || vehicle_mode == 3) {    // crawler much fewer poles, much more filtering time needed
 80048a6:	1e9a      	subs	r2, r3, #2
 80048a8:	2a01      	cmp	r2, #1
 80048aa:	d800      	bhi.n	80048ae <main+0x836>
 80048ac:	e14a      	b.n	8004b44 <main+0xacc>
		if (vehicle_mode == 5){ // big motors low kv
 80048ae:	2b05      	cmp	r3, #5
 80048b0:	d100      	bne.n	80048b4 <main+0x83c>
 80048b2:	e0b4      	b.n	8004a1e <main+0x9a6>
		if (started == 1) {
 80048b4:	4b34      	ldr	r3, [pc, #208]	; (8004988 <main+0x910>)
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	2a01      	cmp	r2, #1
 80048ba:	d100      	bne.n	80048be <main+0x846>
 80048bc:	e0a3      	b.n	8004a06 <main+0x98e>
if(!brushed_mode){
 80048be:	4b1a      	ldr	r3, [pc, #104]	; (8004928 <main+0x8b0>)
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	e067      	b.n	8004994 <main+0x91c>
 80048c4:	200000d0 	.word	0x200000d0
 80048c8:	200000b4 	.word	0x200000b4
 80048cc:	20000028 	.word	0x20000028
 80048d0:	40012c00 	.word	0x40012c00
 80048d4:	200003fc 	.word	0x200003fc
 80048d8:	200000ac 	.word	0x200000ac
 80048dc:	2000001c 	.word	0x2000001c
 80048e0:	20000228 	.word	0x20000228
 80048e4:	200000ec 	.word	0x200000ec
 80048e8:	200000a4 	.word	0x200000a4
 80048ec:	05f5e100 	.word	0x05f5e100
 80048f0:	200003b4 	.word	0x200003b4
 80048f4:	000186a0 	.word	0x000186a0
 80048f8:	200000a8 	.word	0x200000a8
 80048fc:	2000019c 	.word	0x2000019c
 8004900:	200001b0 	.word	0x200001b0
 8004904:	200000bc 	.word	0x200000bc
 8004908:	200000e8 	.word	0x200000e8
 800490c:	200000b8 	.word	0x200000b8
 8004910:	00000449 	.word	0x00000449
 8004914:	2000009d 	.word	0x2000009d
 8004918:	fffffbe6 	.word	0xfffffbe6
 800491c:	00000416 	.word	0x00000416
 8004920:	fffffbe8 	.word	0xfffffbe8
 8004924:	200000c8 	.word	0x200000c8
 8004928:	20000018 	.word	0x20000018
 800492c:	200000d7 	.word	0x200000d7
 8004930:	48000400 	.word	0x48000400
 8004934:	fff3ffff 	.word	0xfff3ffff
 8004938:	ffff3fff 	.word	0xffff3fff
 800493c:	fffcffff 	.word	0xfffcffff
 8004940:	ffcfffff 	.word	0xffcfffff
 8004944:	00000bb8 	.word	0x00000bb8
 8004948:	00000b22 	.word	0x00000b22
 800494c:	2000000c 	.word	0x2000000c
 8004950:	200000cc 	.word	0x200000cc
 8004954:	20000094 	.word	0x20000094
 8004958:	200000fc 	.word	0x200000fc
 800495c:	2000003c 	.word	0x2000003c
 8004960:	200000c0 	.word	0x200000c0
 8004964:	20000494 	.word	0x20000494
 8004968:	20000098 	.word	0x20000098
 800496c:	40014000 	.word	0x40014000
 8004970:	40014400 	.word	0x40014400
 8004974:	200000f4 	.word	0x200000f4
 8004978:	20000000 	.word	0x20000000
 800497c:	2000022c 	.word	0x2000022c
 8004980:	20000158 	.word	0x20000158
 8004984:	200000c4 	.word	0x200000c4
 8004988:	20000104 	.word	0x20000104
 800498c:	2000010c 	.word	0x2000010c
 8004990:	20000050 	.word	0x20000050
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00e      	beq.n	80049b6 <main+0x93e>
 8004998:	4bc6      	ldr	r3, [pc, #792]	; (8004cb4 <main+0xc3c>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	9303      	str	r3, [sp, #12]
 800499e:	e5f6      	b.n	800458e <main+0x516>
			EXTI->IMR &= ~(1 << 21);
 80049a0:	4ac5      	ldr	r2, [pc, #788]	; (8004cb8 <main+0xc40>)
 80049a2:	49c6      	ldr	r1, [pc, #792]	; (8004cbc <main+0xc44>)
 80049a4:	6813      	ldr	r3, [r2, #0]
 80049a6:	400b      	ands	r3, r1
 80049a8:	6013      	str	r3, [r2, #0]
			forcedcomcount = 0;
 80049aa:	4bc5      	ldr	r3, [pc, #788]	; (8004cc0 <main+0xc48>)
 80049ac:	601c      	str	r4, [r3, #0]
			started = 0;
 80049ae:	4bc5      	ldr	r3, [pc, #788]	; (8004cc4 <main+0xc4c>)
 80049b0:	601c      	str	r4, [r3, #0]
			duty_cycle = 0;
 80049b2:	602c      	str	r4, [r5, #0]
 80049b4:	e755      	b.n	8004862 <main+0x7ea>
		if (duty_cycle < 300 && bemf_counts > 10) {
 80049b6:	232c      	movs	r3, #44	; 0x2c
 80049b8:	682a      	ldr	r2, [r5, #0]
 80049ba:	33ff      	adds	r3, #255	; 0xff
 80049bc:	429a      	cmp	r2, r3
 80049be:	dd00      	ble.n	80049c2 <main+0x94a>
 80049c0:	e0d5      	b.n	8004b6e <main+0xaf6>
 80049c2:	4643      	mov	r3, r8
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b0a      	cmp	r3, #10
 80049c8:	dc00      	bgt.n	80049cc <main+0x954>
 80049ca:	e0d0      	b.n	8004b6e <main+0xaf6>
			zc_timeout_threshold = 600;
 80049cc:	2296      	movs	r2, #150	; 0x96
 80049ce:	0092      	lsls	r2, r2, #2
 80049d0:	4bbd      	ldr	r3, [pc, #756]	; (8004cc8 <main+0xc50>)
	zctimeout++;
 80049d2:	49be      	ldr	r1, [pc, #760]	; (8004ccc <main+0xc54>)
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	4bbd      	ldr	r3, [pc, #756]	; (8004ccc <main+0xc54>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	9303      	str	r3, [sp, #12]
 80049dc:	3301      	adds	r3, #1
 80049de:	600b      	str	r3, [r1, #0]
		if (zctimeout > zc_timeout_threshold) {
 80049e0:	429a      	cmp	r2, r3
 80049e2:	dad9      	bge.n	8004998 <main+0x920>
			bemf_counts = 0;
 80049e4:	4643      	mov	r3, r8
 80049e6:	601c      	str	r4, [r3, #0]
			bad_commutation = 0;
 80049e8:	4bb9      	ldr	r3, [pc, #740]	; (8004cd0 <main+0xc58>)
 80049ea:	701c      	strb	r4, [r3, #0]
			sensorless = 0;
 80049ec:	4bb9      	ldr	r3, [pc, #740]	; (8004cd4 <main+0xc5c>)
 80049ee:	601c      	str	r4, [r3, #0]
			EXTI->IMR &= (0 << 21);
 80049f0:	4bb1      	ldr	r3, [pc, #708]	; (8004cb8 <main+0xc40>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	601c      	str	r4, [r3, #0]
			count++;
 80049f6:	4baf      	ldr	r3, [pc, #700]	; (8004cb4 <main+0xc3c>)
			duty_cycle = 0;
 80049f8:	602c      	str	r4, [r5, #0]
			count++;
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	3301      	adds	r3, #1
 80049fe:	9303      	str	r3, [sp, #12]
			running = 0;
 8004a00:	4653      	mov	r3, sl
 8004a02:	601c      	str	r4, [r3, #0]
 8004a04:	e5c3      	b.n	800458e <main+0x516>
			if (running == 0) {
 8004a06:	4653      	mov	r3, sl
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d000      	beq.n	8004a10 <main+0x998>
 8004a0e:	e756      	b.n	80048be <main+0x846>
				if(brushed_mode){
 8004a10:	4bb1      	ldr	r3, [pc, #708]	; (8004cd8 <main+0xc60>)
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d010      	beq.n	8004a3a <main+0x9c2>
					running = 1;
 8004a18:	4653      	mov	r3, sl
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	e7bc      	b.n	8004998 <main+0x920>
		if(bemf_counts < 15 || commutation_interval > 25000){
 8004a1e:	4642      	mov	r2, r8
 8004a20:	6812      	ldr	r2, [r2, #0]
 8004a22:	2a0e      	cmp	r2, #14
 8004a24:	dd05      	ble.n	8004a32 <main+0x9ba>
 8004a26:	49ad      	ldr	r1, [pc, #692]	; (8004cdc <main+0xc64>)
 8004a28:	4aad      	ldr	r2, [pc, #692]	; (8004ce0 <main+0xc68>)
 8004a2a:	6809      	ldr	r1, [r1, #0]
 8004a2c:	9103      	str	r1, [sp, #12]
 8004a2e:	4291      	cmp	r1, r2
 8004a30:	dd08      	ble.n	8004a44 <main+0x9cc>
			filter_level = 10;
 8004a32:	230a      	movs	r3, #10
 8004a34:	4aab      	ldr	r2, [pc, #684]	; (8004ce4 <main+0xc6c>)
 8004a36:	7013      	strb	r3, [r2, #0]
 8004a38:	e73c      	b.n	80048b4 <main+0x83c>
				zctimeout = 0;
 8004a3a:	4aa4      	ldr	r2, [pc, #656]	; (8004ccc <main+0xc54>)
 8004a3c:	6013      	str	r3, [r2, #0]
				startMotor(); // safety on for input testing   ************************************************
 8004a3e:	f7fe fd69 	bl	8003514 <startMotor>
 8004a42:	e73c      	b.n	80048be <main+0x846>
			filter_level = 5;
 8004a44:	4aa7      	ldr	r2, [pc, #668]	; (8004ce4 <main+0xc6c>)
 8004a46:	7013      	strb	r3, [r2, #0]
 8004a48:	e734      	b.n	80048b4 <main+0x83c>
				allOff();
 8004a4a:	f7fe fc1d 	bl	8003288 <allOff>
 8004a4e:	9b02      	ldr	r3, [sp, #8]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	9303      	str	r3, [sp, #12]
			duty_cycle = 0;
 8004a54:	9b07      	ldr	r3, [sp, #28]
 8004a56:	602b      	str	r3, [r5, #0]
			if (brake || tempbrake) {
 8004a58:	9b03      	ldr	r3, [sp, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d100      	bne.n	8004a60 <main+0x9e8>
 8004a5e:	e6fb      	b.n	8004858 <main+0x7e0>
 8004a60:	e6ff      	b.n	8004862 <main+0x7ea>
				if ((inputSet == 1) && (input == 0)) {
 8004a62:	4ba1      	ldr	r3, [pc, #644]	; (8004ce8 <main+0xc70>)
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	9303      	str	r3, [sp, #12]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d02f      	beq.n	8004acc <main+0xa54>
 8004a6c:	4b9f      	ldr	r3, [pc, #636]	; (8004cec <main+0xc74>)
 8004a6e:	681a      	ldr	r2, [r3, #0]
				if (input > 0) {
 8004a70:	2a00      	cmp	r2, #0
 8004a72:	dc00      	bgt.n	8004a76 <main+0x9fe>
 8004a74:	e69d      	b.n	80047b2 <main+0x73a>
					armedcount = 0;
 8004a76:	4b9e      	ldr	r3, [pc, #632]	; (8004cf0 <main+0xc78>)
 8004a78:	601c      	str	r4, [r3, #0]
 8004a7a:	e693      	b.n	80047a4 <main+0x72c>
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8004a7c:	2b96      	cmp	r3, #150	; 0x96
 8004a7e:	db00      	blt.n	8004a82 <main+0xa0a>
 8004a80:	e676      	b.n	8004770 <main+0x6f8>
 8004a82:	2396      	movs	r3, #150	; 0x96
 8004a84:	e674      	b.n	8004770 <main+0x6f8>
			prop_brake_active = 0;
 8004a86:	499b      	ldr	r1, [pc, #620]	; (8004cf4 <main+0xc7c>)
 8004a88:	700c      	strb	r4, [r1, #0]
			started = 1;
 8004a8a:	498e      	ldr	r1, [pc, #568]	; (8004cc4 <main+0xc4c>)
 8004a8c:	600b      	str	r3, [r1, #0]
			if((input - 20) > duty_cycle){
 8004a8e:	0011      	movs	r1, r2
 8004a90:	682b      	ldr	r3, [r5, #0]
 8004a92:	3914      	subs	r1, #20
 8004a94:	4299      	cmp	r1, r3
 8004a96:	dd01      	ble.n	8004a9c <main+0xa24>
				duty_cycle +=2;
 8004a98:	3302      	adds	r3, #2
 8004a9a:	602b      	str	r3, [r5, #0]
			if((input - 20) < duty_cycle){
 8004a9c:	3a13      	subs	r2, #19
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	dc01      	bgt.n	8004aa6 <main+0xa2e>
				duty_cycle -=2;
 8004aa2:	3b02      	subs	r3, #2
 8004aa4:	602b      	str	r3, [r5, #0]
			if (bemf_counts < 20) {
 8004aa6:	4642      	mov	r2, r8
 8004aa8:	6812      	ldr	r2, [r2, #0]
 8004aaa:	2a13      	cmp	r2, #19
 8004aac:	dc35      	bgt.n	8004b1a <main+0xaa2>
				if (duty_cycle < 200) {
 8004aae:	2bc7      	cmp	r3, #199	; 0xc7
 8004ab0:	dc27      	bgt.n	8004b02 <main+0xa8a>
					duty_cycle = 200;
 8004ab2:	23c8      	movs	r3, #200	; 0xc8
 8004ab4:	602b      	str	r3, [r5, #0]
			if (running) {
 8004ab6:	4653      	mov	r3, sl
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d100      	bne.n	8004ac0 <main+0xa48>
 8004abe:	e678      	b.n	80047b2 <main+0x73a>
 8004ac0:	23c8      	movs	r3, #200	; 0xc8
				TIM1->CCR1 = duty_cycle;// set duty cycle to 50 out of 768 to start.
 8004ac2:	4a8d      	ldr	r2, [pc, #564]	; (8004cf8 <main+0xc80>)
 8004ac4:	6353      	str	r3, [r2, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 8004ac6:	6393      	str	r3, [r2, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 8004ac8:	63d3      	str	r3, [r2, #60]	; 0x3c
 8004aca:	e672      	b.n	80047b2 <main+0x73a>
				if ((inputSet == 1) && (input == 0)) {
 8004acc:	4b87      	ldr	r3, [pc, #540]	; (8004cec <main+0xc74>)
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	2a00      	cmp	r2, #0
 8004ad2:	d1cd      	bne.n	8004a70 <main+0x9f8>
					armedcount++;
 8004ad4:	4b86      	ldr	r3, [pc, #536]	; (8004cf0 <main+0xc78>)
 8004ad6:	4a86      	ldr	r2, [pc, #536]	; (8004cf0 <main+0xc78>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
					HAL_Delay(1);
 8004ada:	2001      	movs	r0, #1
					armedcount++;
 8004adc:	9307      	str	r3, [sp, #28]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	6013      	str	r3, [r2, #0]
					HAL_Delay(1);
 8004ae2:	f7fb fcb7 	bl	8000454 <HAL_Delay>
					if (armedcount > 2000) {
 8004ae6:	23fa      	movs	r3, #250	; 0xfa
 8004ae8:	4a81      	ldr	r2, [pc, #516]	; (8004cf0 <main+0xc78>)
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	6812      	ldr	r2, [r2, #0]
 8004aee:	9207      	str	r2, [sp, #28]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	ddbb      	ble.n	8004a6c <main+0x9f4>
						armed = 1;
 8004af4:	466a      	mov	r2, sp
 8004af6:	4b81      	ldr	r3, [pc, #516]	; (8004cfc <main+0xc84>)
 8004af8:	7b12      	ldrb	r2, [r2, #12]
 8004afa:	701a      	strb	r2, [r3, #0]
						playInputTune();
 8004afc:	f7fe ff5e 	bl	80039bc <playInputTune>
 8004b00:	e7b4      	b.n	8004a6c <main+0x9f4>
				if (duty_cycle > 500) {
 8004b02:	22fa      	movs	r2, #250	; 0xfa
 8004b04:	0052      	lsls	r2, r2, #1
 8004b06:	4293      	cmp	r3, r2
 8004b08:	dd12      	ble.n	8004b30 <main+0xab8>
			if (running) {
 8004b0a:	4653      	mov	r3, sl
 8004b0c:	681b      	ldr	r3, [r3, #0]
					duty_cycle = 500;
 8004b0e:	602a      	str	r2, [r5, #0]
			if (running) {
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d100      	bne.n	8004b16 <main+0xa9e>
 8004b14:	e64d      	b.n	80047b2 <main+0x73a>
 8004b16:	0013      	movs	r3, r2
 8004b18:	e7d3      	b.n	8004ac2 <main+0xa4a>
 8004b1a:	4652      	mov	r2, sl
 8004b1c:	6812      	ldr	r2, [r2, #0]
 8004b1e:	2a00      	cmp	r2, #0
 8004b20:	d100      	bne.n	8004b24 <main+0xaac>
 8004b22:	e646      	b.n	80047b2 <main+0x73a>
				if (duty_cycle > 1998) {                             // safety!!!
 8004b24:	4a76      	ldr	r2, [pc, #472]	; (8004d00 <main+0xc88>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	dd07      	ble.n	8004b3a <main+0xac2>
					duty_cycle = 1998;
 8004b2a:	602a      	str	r2, [r5, #0]
 8004b2c:	0013      	movs	r3, r2
 8004b2e:	e7c8      	b.n	8004ac2 <main+0xa4a>
			if (running) {
 8004b30:	4652      	mov	r2, sl
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	2a00      	cmp	r2, #0
 8004b36:	d100      	bne.n	8004b3a <main+0xac2>
 8004b38:	e63b      	b.n	80047b2 <main+0x73a>
				if (duty_cycle < 60) {
 8004b3a:	2b3b      	cmp	r3, #59	; 0x3b
 8004b3c:	dcc1      	bgt.n	8004ac2 <main+0xa4a>
					duty_cycle = 60;
 8004b3e:	233c      	movs	r3, #60	; 0x3c
 8004b40:	602b      	str	r3, [r5, #0]
 8004b42:	e7be      	b.n	8004ac2 <main+0xa4a>
			if (bemf_counts < 50 || commutation_interval > 8000 || duty_cycle < 200) {
 8004b44:	4643      	mov	r3, r8
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2b31      	cmp	r3, #49	; 0x31
 8004b4a:	dd09      	ble.n	8004b60 <main+0xae8>
 8004b4c:	23fa      	movs	r3, #250	; 0xfa
 8004b4e:	4a63      	ldr	r2, [pc, #396]	; (8004cdc <main+0xc64>)
 8004b50:	015b      	lsls	r3, r3, #5
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	9203      	str	r2, [sp, #12]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	dc02      	bgt.n	8004b60 <main+0xae8>
 8004b5a:	682b      	ldr	r3, [r5, #0]
 8004b5c:	2bc7      	cmp	r3, #199	; 0xc7
 8004b5e:	dc38      	bgt.n	8004bd2 <main+0xb5a>
				filter_level = 10;
 8004b60:	220a      	movs	r2, #10
				filter_delay = 15;
 8004b62:	230f      	movs	r3, #15
 8004b64:	495f      	ldr	r1, [pc, #380]	; (8004ce4 <main+0xc6c>)
 8004b66:	700a      	strb	r2, [r1, #0]
 8004b68:	4a66      	ldr	r2, [pc, #408]	; (8004d04 <main+0xc8c>)
 8004b6a:	6013      	str	r3, [r2, #0]
 8004b6c:	e6a2      	b.n	80048b4 <main+0x83c>
			zc_timeout_threshold = 500;
 8004b6e:	22fa      	movs	r2, #250	; 0xfa
 8004b70:	0052      	lsls	r2, r2, #1
 8004b72:	e72d      	b.n	80049d0 <main+0x958>
		if (bemf_counts < 40 || commutation_interval > 2000 || duty_cycle < 200) {
 8004b74:	4643      	mov	r3, r8
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	469c      	mov	ip, r3
 8004b7a:	2b27      	cmp	r3, #39	; 0x27
 8004b7c:	dc1a      	bgt.n	8004bb4 <main+0xb3c>
			filter_level = 15;
 8004b7e:	200f      	movs	r0, #15
 8004b80:	4a56      	ldr	r2, [pc, #344]	; (8004cdc <main+0xc64>)
 8004b82:	6829      	ldr	r1, [r5, #0]
 8004b84:	6812      	ldr	r2, [r2, #0]
 8004b86:	4b57      	ldr	r3, [pc, #348]	; (8004ce4 <main+0xc6c>)
 8004b88:	7018      	strb	r0, [r3, #0]
		if (duty_cycle > 600 && bemf_counts > 75){
 8004b8a:	2096      	movs	r0, #150	; 0x96
 8004b8c:	0080      	lsls	r0, r0, #2
 8004b8e:	4281      	cmp	r1, r0
 8004b90:	dd05      	ble.n	8004b9e <main+0xb26>
 8004b92:	4663      	mov	r3, ip
 8004b94:	2b4b      	cmp	r3, #75	; 0x4b
 8004b96:	dd02      	ble.n	8004b9e <main+0xb26>
			filter_level = 3;
 8004b98:	2103      	movs	r1, #3
 8004b9a:	4b52      	ldr	r3, [pc, #328]	; (8004ce4 <main+0xc6c>)
 8004b9c:	7019      	strb	r1, [r3, #0]
		if (commutation_interval < 200 && bemf_counts > 100){
 8004b9e:	2ac7      	cmp	r2, #199	; 0xc7
 8004ba0:	dd00      	ble.n	8004ba4 <main+0xb2c>
 8004ba2:	e687      	b.n	80048b4 <main+0x83c>
 8004ba4:	4663      	mov	r3, ip
 8004ba6:	2b64      	cmp	r3, #100	; 0x64
 8004ba8:	dc00      	bgt.n	8004bac <main+0xb34>
 8004baa:	e683      	b.n	80048b4 <main+0x83c>
			filter_level = 3;
 8004bac:	2303      	movs	r3, #3
 8004bae:	4a4d      	ldr	r2, [pc, #308]	; (8004ce4 <main+0xc6c>)
 8004bb0:	7013      	strb	r3, [r2, #0]
 8004bb2:	e67f      	b.n	80048b4 <main+0x83c>
		if (bemf_counts < 40 || commutation_interval > 2000 || duty_cycle < 200) {
 8004bb4:	21fa      	movs	r1, #250	; 0xfa
 8004bb6:	4a49      	ldr	r2, [pc, #292]	; (8004cdc <main+0xc64>)
 8004bb8:	00c9      	lsls	r1, r1, #3
 8004bba:	6812      	ldr	r2, [r2, #0]
 8004bbc:	428a      	cmp	r2, r1
 8004bbe:	dd0b      	ble.n	8004bd8 <main+0xb60>
 8004bc0:	210f      	movs	r1, #15
 8004bc2:	4848      	ldr	r0, [pc, #288]	; (8004ce4 <main+0xc6c>)
 8004bc4:	7001      	strb	r1, [r0, #0]
		if (duty_cycle > 600 && bemf_counts > 75){
 8004bc6:	2196      	movs	r1, #150	; 0x96
 8004bc8:	6828      	ldr	r0, [r5, #0]
 8004bca:	0089      	lsls	r1, r1, #2
 8004bcc:	4288      	cmp	r0, r1
 8004bce:	dce0      	bgt.n	8004b92 <main+0xb1a>
 8004bd0:	e670      	b.n	80048b4 <main+0x83c>
				filter_level = 8;
 8004bd2:	2208      	movs	r2, #8
				filter_delay = 0;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	e7c5      	b.n	8004b64 <main+0xaec>
		if (bemf_counts < 40 || commutation_interval > 2000 || duty_cycle < 200) {
 8004bd8:	6829      	ldr	r1, [r5, #0]
 8004bda:	29c7      	cmp	r1, #199	; 0xc7
 8004bdc:	dd29      	ble.n	8004c32 <main+0xbba>
			filter_delay = 0;
 8004bde:	4849      	ldr	r0, [pc, #292]	; (8004d04 <main+0xc8c>)
 8004be0:	6004      	str	r4, [r0, #0]
			filter_level = 5;
 8004be2:	2005      	movs	r0, #5
 8004be4:	e7cf      	b.n	8004b86 <main+0xb0e>
					dir_reversed = 0;
 8004be6:	464b      	mov	r3, r9
 8004be8:	601c      	str	r4, [r3, #0]
 8004bea:	e51c      	b.n	8004626 <main+0x5ae>
 8004bec:	465b      	mov	r3, fp
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	e51d      	b.n	800462e <main+0x5b6>
 8004bf2:	e7fe      	b.n	8004bf2 <main+0xb7a>
		newinput = 1001;
 8004bf4:	4b44      	ldr	r3, [pc, #272]	; (8004d08 <main+0xc90>)
 8004bf6:	001a      	movs	r2, r3
 8004bf8:	9306      	str	r3, [sp, #24]
 8004bfa:	4b44      	ldr	r3, [pc, #272]	; (8004d0c <main+0xc94>)
 8004bfc:	6013      	str	r3, [r2, #0]
 8004bfe:	e4ac      	b.n	800455a <main+0x4e2>
					forward = dir_reversed;
 8004c00:	464b      	mov	r3, r9
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	603b      	str	r3, [r7, #0]
 8004c06:	e50e      	b.n	8004626 <main+0x5ae>
					bi_direction = 0;
 8004c08:	465b      	mov	r3, fp
 8004c0a:	601c      	str	r4, [r3, #0]
					armed = 0;
 8004c0c:	4b3b      	ldr	r3, [pc, #236]	; (8004cfc <main+0xc84>)
 8004c0e:	701c      	strb	r4, [r3, #0]
				dshotcommand = 0;
 8004c10:	4b3f      	ldr	r3, [pc, #252]	; (8004d10 <main+0xc98>)
 8004c12:	601c      	str	r4, [r3, #0]
			} else if ((proshot || dshot) && bi_direction) {
 8004c14:	4b3f      	ldr	r3, [pc, #252]	; (8004d14 <main+0xc9c>)
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d100      	bne.n	8004c1e <main+0xba6>
 8004c1c:	e50e      	b.n	800463c <main+0x5c4>
				adjusted_input = newinput;
 8004c1e:	9b06      	ldr	r3, [sp, #24]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6033      	str	r3, [r6, #0]
 8004c24:	e544      	b.n	80046b0 <main+0x638>
					forward = 1 - dir_reversed;
 8004c26:	464a      	mov	r2, r9
 8004c28:	6812      	ldr	r2, [r2, #0]
 8004c2a:	3b13      	subs	r3, #19
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	e4f9      	b.n	8004626 <main+0x5ae>
 8004c32:	210f      	movs	r1, #15
 8004c34:	4b2b      	ldr	r3, [pc, #172]	; (8004ce4 <main+0xc6c>)
 8004c36:	7019      	strb	r1, [r3, #0]
 8004c38:	e7b1      	b.n	8004b9e <main+0xb26>
					storeEEpromConfig();
 8004c3a:	f7fe f8d7 	bl	8002dec <storeEEpromConfig>
 8004c3e:	e7fe      	b.n	8004c3e <main+0xbc6>
					bi_direction = 1;
 8004c40:	465a      	mov	r2, fp
 8004c42:	3b09      	subs	r3, #9
 8004c44:	6013      	str	r3, [r2, #0]
					armed = 0;
 8004c46:	4b2d      	ldr	r3, [pc, #180]	; (8004cfc <main+0xc84>)
 8004c48:	701c      	strb	r4, [r3, #0]
				dshotcommand = 0;
 8004c4a:	4b31      	ldr	r3, [pc, #196]	; (8004d10 <main+0xc98>)
 8004c4c:	601c      	str	r4, [r3, #0]
			if (bi_direction == 1 && (proshot == 0 && dshot == 0)) {
 8004c4e:	4b31      	ldr	r3, [pc, #196]	; (8004d14 <main+0xc9c>)
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d000      	beq.n	8004c58 <main+0xbe0>
 8004c56:	e4f9      	b.n	800464c <main+0x5d4>
 8004c58:	4b2f      	ldr	r3, [pc, #188]	; (8004d18 <main+0xca0>)
 8004c5a:	781a      	ldrb	r2, [r3, #0]
 8004c5c:	2a00      	cmp	r2, #0
 8004c5e:	d000      	beq.n	8004c62 <main+0xbea>
 8004c60:	e4f4      	b.n	800464c <main+0x5d4>
				if (newinput > 1100) {
 8004c62:	9b06      	ldr	r3, [sp, #24]
 8004c64:	492d      	ldr	r1, [pc, #180]	; (8004d1c <main+0xca4>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	9303      	str	r3, [sp, #12]
 8004c6a:	428b      	cmp	r3, r1
 8004c6c:	dd67      	ble.n	8004d3e <main+0xcc6>
					if (forward == dir_reversed) {
 8004c6e:	4649      	mov	r1, r9
 8004c70:	6838      	ldr	r0, [r7, #0]
 8004c72:	6809      	ldr	r1, [r1, #0]
 8004c74:	4288      	cmp	r0, r1
 8004c76:	d059      	beq.n	8004d2c <main+0xcb4>
					if (prop_brake_active == 0) {
 8004c78:	4b1e      	ldr	r3, [pc, #120]	; (8004cf4 <main+0xc7c>)
 8004c7a:	781a      	ldrb	r2, [r3, #0]
 8004c7c:	2a00      	cmp	r2, #0
 8004c7e:	d105      	bne.n	8004c8c <main+0xc14>
						adjusted_input = (newinput - 1050) * 3;
 8004c80:	9a03      	ldr	r2, [sp, #12]
 8004c82:	4b27      	ldr	r3, [pc, #156]	; (8004d20 <main+0xca8>)
 8004c84:	18d1      	adds	r1, r2, r3
 8004c86:	004a      	lsls	r2, r1, #1
 8004c88:	1852      	adds	r2, r2, r1
 8004c8a:	6032      	str	r2, [r6, #0]
					if (vehicle_mode != 3) { // car mode requires throttle return to center before direction change
 8004c8c:	4b25      	ldr	r3, [pc, #148]	; (8004d24 <main+0xcac>)
 8004c8e:	781a      	ldrb	r2, [r3, #0]
 8004c90:	2a03      	cmp	r2, #3
 8004c92:	d001      	beq.n	8004c98 <main+0xc20>
						prop_brake_active = 0;
 8004c94:	4b17      	ldr	r3, [pc, #92]	; (8004cf4 <main+0xc7c>)
 8004c96:	701c      	strb	r4, [r3, #0]
				if (newinput >= 760 && newinput < 1100) {
 8004c98:	4b23      	ldr	r3, [pc, #140]	; (8004d28 <main+0xcb0>)
 8004c9a:	2254      	movs	r2, #84	; 0x54
 8004c9c:	469c      	mov	ip, r3
 8004c9e:	9b03      	ldr	r3, [sp, #12]
 8004ca0:	32ff      	adds	r2, #255	; 0xff
 8004ca2:	4463      	add	r3, ip
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d900      	bls.n	8004caa <main+0xc32>
 8004ca8:	e501      	b.n	80046ae <main+0x636>
					prop_brake_active = 0;
 8004caa:	4b12      	ldr	r3, [pc, #72]	; (8004cf4 <main+0xc7c>)
					adjusted_input = 0;
 8004cac:	6034      	str	r4, [r6, #0]
					prop_brake_active = 0;
 8004cae:	701c      	strb	r4, [r3, #0]
				adjusted_input = 2000;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	e503      	b.n	80046bc <main+0x644>
 8004cb4:	200000ac 	.word	0x200000ac
 8004cb8:	40010400 	.word	0x40010400
 8004cbc:	ffdfffff 	.word	0xffdfffff
 8004cc0:	200000c4 	.word	0x200000c4
 8004cc4:	20000104 	.word	0x20000104
 8004cc8:	20000054 	.word	0x20000054
 8004ccc:	20000120 	.word	0x20000120
 8004cd0:	2000009c 	.word	0x2000009c
 8004cd4:	200000f0 	.word	0x200000f0
 8004cd8:	20000018 	.word	0x20000018
 8004cdc:	200000a4 	.word	0x200000a4
 8004ce0:	000061a8 	.word	0x000061a8
 8004ce4:	20000024 	.word	0x20000024
 8004ce8:	200000cc 	.word	0x200000cc
 8004cec:	200000c8 	.word	0x200000c8
 8004cf0:	20000098 	.word	0x20000098
 8004cf4:	200000d7 	.word	0x200000d7
 8004cf8:	40012c00 	.word	0x40012c00
 8004cfc:	20000094 	.word	0x20000094
 8004d00:	000007ce 	.word	0x000007ce
 8004d04:	20000020 	.word	0x20000020
 8004d08:	200000d0 	.word	0x200000d0
 8004d0c:	000003e9 	.word	0x000003e9
 8004d10:	200000bc 	.word	0x200000bc
 8004d14:	200000e8 	.word	0x200000e8
 8004d18:	200000b8 	.word	0x200000b8
 8004d1c:	0000044c 	.word	0x0000044c
 8004d20:	fffffbe6 	.word	0xfffffbe6
 8004d24:	20000050 	.word	0x20000050
 8004d28:	fffffd08 	.word	0xfffffd08
						prop_brake_active = 1;
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	4b3c      	ldr	r3, [pc, #240]	; (8004e20 <main+0xda8>)
						adjusted_input = 0;
 8004d30:	6032      	str	r2, [r6, #0]
						prop_brake_active = 1;
 8004d32:	7019      	strb	r1, [r3, #0]
						brushed_direction_set = 0;
 8004d34:	4b3b      	ldr	r3, [pc, #236]	; (8004e24 <main+0xdac>)
						forward = 1 - dir_reversed;
 8004d36:	1a09      	subs	r1, r1, r0
						brushed_direction_set = 0;
 8004d38:	701a      	strb	r2, [r3, #0]
						forward = 1 - dir_reversed;
 8004d3a:	6039      	str	r1, [r7, #0]
 8004d3c:	e7a6      	b.n	8004c8c <main+0xc14>
				if (newinput < 760) {
 8004d3e:	493a      	ldr	r1, [pc, #232]	; (8004e28 <main+0xdb0>)
 8004d40:	428b      	cmp	r3, r1
 8004d42:	dca3      	bgt.n	8004c8c <main+0xc14>
					if (forward == (1 - dir_reversed)) {
 8004d44:	464b      	mov	r3, r9
 8004d46:	2001      	movs	r0, #1
 8004d48:	6819      	ldr	r1, [r3, #0]
 8004d4a:	1a43      	subs	r3, r0, r1
 8004d4c:	469c      	mov	ip, r3
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	459c      	cmp	ip, r3
 8004d52:	d00e      	beq.n	8004d72 <main+0xcfa>
					if (prop_brake_active == 0) {
 8004d54:	4b32      	ldr	r3, [pc, #200]	; (8004e20 <main+0xda8>)
 8004d56:	781a      	ldrb	r2, [r3, #0]
 8004d58:	2a00      	cmp	r2, #0
 8004d5a:	d197      	bne.n	8004c8c <main+0xc14>
						adjusted_input = ((760 - newinput) * 3) + 100;
 8004d5c:	21be      	movs	r1, #190	; 0xbe
 8004d5e:	9b03      	ldr	r3, [sp, #12]
 8004d60:	0089      	lsls	r1, r1, #2
 8004d62:	1ac9      	subs	r1, r1, r3
 8004d64:	004a      	lsls	r2, r1, #1
 8004d66:	1852      	adds	r2, r2, r1
 8004d68:	3264      	adds	r2, #100	; 0x64
 8004d6a:	6032      	str	r2, [r6, #0]
 8004d6c:	e78e      	b.n	8004c8c <main+0xc14>
					adjusted_input = 0;
 8004d6e:	6034      	str	r4, [r6, #0]
 8004d70:	e79e      	b.n	8004cb0 <main+0xc38>
						prop_brake_active = 1;
 8004d72:	4b2b      	ldr	r3, [pc, #172]	; (8004e20 <main+0xda8>)
						adjusted_input = 0;
 8004d74:	6032      	str	r2, [r6, #0]
						prop_brake_active = 1;
 8004d76:	7018      	strb	r0, [r3, #0]
						brushed_direction_set = 0;
 8004d78:	4b2a      	ldr	r3, [pc, #168]	; (8004e24 <main+0xdac>)
						forward = dir_reversed;
 8004d7a:	6039      	str	r1, [r7, #0]
						brushed_direction_set = 0;
 8004d7c:	701a      	strb	r2, [r3, #0]
 8004d7e:	e785      	b.n	8004c8c <main+0xc14>
					dir_reversed = 1;
 8004d80:	464a      	mov	r2, r9
 8004d82:	3b07      	subs	r3, #7
 8004d84:	6013      	str	r3, [r2, #0]
 8004d86:	e44e      	b.n	8004626 <main+0x5ae>
 8004d88:	2103      	movs	r1, #3
 8004d8a:	6813      	ldr	r3, [r2, #0]
 8004d8c:	438b      	bics	r3, r1
 8004d8e:	3902      	subs	r1, #2
 8004d90:	430b      	orrs	r3, r1
 8004d92:	6013      	str	r3, [r2, #0]
		GPIOB->BRR = GPIO_PIN_0;
 8004d94:	6291      	str	r1, [r2, #40]	; 0x28
 8004d96:	e4b2      	b.n	80046fe <main+0x686>
 8004d98:	2103      	movs	r1, #3
 8004d9a:	4a24      	ldr	r2, [pc, #144]	; (8004e2c <main+0xdb4>)
 8004d9c:	4824      	ldr	r0, [pc, #144]	; (8004e30 <main+0xdb8>)
 8004d9e:	6813      	ldr	r3, [r2, #0]
 8004da0:	438b      	bics	r3, r1
 8004da2:	3902      	subs	r1, #2
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6013      	str	r3, [r2, #0]
 8004da8:	2390      	movs	r3, #144	; 0x90
		GPIOB->BSRR = GPIO_PIN_0;
 8004daa:	6191      	str	r1, [r2, #24]
 8004dac:	05db      	lsls	r3, r3, #23
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	4008      	ands	r0, r1
 8004db2:	2180      	movs	r1, #128	; 0x80
 8004db4:	02c9      	lsls	r1, r1, #11
 8004db6:	4301      	orrs	r1, r0
 8004db8:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_9;
 8004dba:	2180      	movs	r1, #128	; 0x80
 8004dbc:	0089      	lsls	r1, r1, #2
 8004dbe:	6299      	str	r1, [r3, #40]	; 0x28
 8004dc0:	6819      	ldr	r1, [r3, #0]
 8004dc2:	481c      	ldr	r0, [pc, #112]	; (8004e34 <main+0xdbc>)
 8004dc4:	4008      	ands	r0, r1
 8004dc6:	2180      	movs	r1, #128	; 0x80
 8004dc8:	01c9      	lsls	r1, r1, #7
 8004dca:	4301      	orrs	r1, r0
 8004dcc:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_7;
 8004dce:	2180      	movs	r1, #128	; 0x80
 8004dd0:	6299      	str	r1, [r3, #40]	; 0x28
 8004dd2:	6819      	ldr	r1, [r3, #0]
 8004dd4:	4818      	ldr	r0, [pc, #96]	; (8004e38 <main+0xdc0>)
 8004dd6:	4008      	ands	r0, r1
 8004dd8:	2180      	movs	r1, #128	; 0x80
 8004dda:	0249      	lsls	r1, r1, #9
 8004ddc:	4301      	orrs	r1, r0
 8004dde:	6019      	str	r1, [r3, #0]
		GPIOA->BRR = GPIO_PIN_8;
 8004de0:	2180      	movs	r1, #128	; 0x80
 8004de2:	0049      	lsls	r1, r1, #1
 8004de4:	6299      	str	r1, [r3, #40]	; 0x28
		if (!slow_decay || prop_brake_active){
 8004de6:	9b01      	ldr	r3, [sp, #4]
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00f      	beq.n	8004e0e <main+0xd96>
 8004dee:	210c      	movs	r1, #12
 8004df0:	6813      	ldr	r3, [r2, #0]
 8004df2:	438b      	bics	r3, r1
 8004df4:	3904      	subs	r1, #4
 8004df6:	430b      	orrs	r3, r1
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	2190      	movs	r1, #144	; 0x90
 8004dfc:	05c9      	lsls	r1, r1, #23
 8004dfe:	680b      	ldr	r3, [r1, #0]
 8004e00:	4a0e      	ldr	r2, [pc, #56]	; (8004e3c <main+0xdc4>)
 8004e02:	401a      	ands	r2, r3
 8004e04:	2380      	movs	r3, #128	; 0x80
 8004e06:	039b      	lsls	r3, r3, #14
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	600b      	str	r3, [r1, #0]
 8004e0c:	e4a6      	b.n	800475c <main+0x6e4>
 8004e0e:	6813      	ldr	r3, [r2, #0]
 8004e10:	39f4      	subs	r1, #244	; 0xf4
 8004e12:	438b      	bics	r3, r1
 8004e14:	3908      	subs	r1, #8
 8004e16:	430b      	orrs	r3, r1
 8004e18:	6013      	str	r3, [r2, #0]
			GPIOB->BRR = GPIO_PIN_1;
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	6293      	str	r3, [r2, #40]	; 0x28
 8004e1e:	e7ec      	b.n	8004dfa <main+0xd82>
 8004e20:	200000d7 	.word	0x200000d7
 8004e24:	2000009d 	.word	0x2000009d
 8004e28:	000002f7 	.word	0x000002f7
 8004e2c:	48000400 	.word	0x48000400
 8004e30:	fff3ffff 	.word	0xfff3ffff
 8004e34:	ffff3fff 	.word	0xffff3fff
 8004e38:	fffcffff 	.word	0xfffcffff
 8004e3c:	ffcfffff 	.word	0xffcfffff

08004e40 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8004e40:	e7fe      	b.n	8004e40 <_Error_Handler>
 8004e42:	46c0      	nop			; (mov r8, r8)

08004e44 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e44:	2301      	movs	r3, #1

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8004e46:	2005      	movs	r0, #5
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e48:	4a0e      	ldr	r2, [pc, #56]	; (8004e84 <HAL_MspInit+0x40>)
{
 8004e4a:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e4c:	6991      	ldr	r1, [r2, #24]
{
 8004e4e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e50:	4319      	orrs	r1, r3
 8004e52:	6191      	str	r1, [r2, #24]
 8004e54:	6992      	ldr	r2, [r2, #24]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8004e56:	2100      	movs	r1, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e58:	4013      	ands	r3, r2
 8004e5a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	4240      	negs	r0, r0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e60:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8004e62:	f7fb fd7d 	bl	8000960 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004e66:	2002      	movs	r0, #2
 8004e68:	2200      	movs	r2, #0
 8004e6a:	2100      	movs	r1, #0
 8004e6c:	4240      	negs	r0, r0
 8004e6e:	f7fb fd77 	bl	8000960 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004e72:	2001      	movs	r0, #1
 8004e74:	2200      	movs	r2, #0
 8004e76:	2100      	movs	r1, #0
 8004e78:	4240      	negs	r0, r0
 8004e7a:	f7fb fd71 	bl	8000960 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e7e:	b003      	add	sp, #12
 8004e80:	bd00      	pop	{pc}
 8004e82:	46c0      	nop			; (mov r8, r8)
 8004e84:	40021000 	.word	0x40021000

08004e88 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004e88:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8004e8a:	4b20      	ldr	r3, [pc, #128]	; (8004f0c <HAL_ADC_MspInit+0x84>)
 8004e8c:	6802      	ldr	r2, [r0, #0]
{
 8004e8e:	b087      	sub	sp, #28
 8004e90:	0004      	movs	r4, r0
  if(hadc->Instance==ADC1)
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d001      	beq.n	8004e9a <HAL_ADC_MspInit+0x12>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004e96:	b007      	add	sp, #28
 8004e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004e9a:	2780      	movs	r7, #128	; 0x80
 8004e9c:	4b1c      	ldr	r3, [pc, #112]	; (8004f10 <HAL_ADC_MspInit+0x88>)
 8004e9e:	00bf      	lsls	r7, r7, #2
 8004ea0:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ea2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004ea4:	433a      	orrs	r2, r7
 8004ea6:	619a      	str	r2, [r3, #24]
 8004ea8:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eaa:	2600      	movs	r6, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004eac:	403b      	ands	r3, r7
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8004eb2:	2348      	movs	r3, #72	; 0x48
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eb4:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8004eb6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eb8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004eba:	3b45      	subs	r3, #69	; 0x45
 8004ebc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ebe:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ec0:	f7fc f822 	bl	8000f08 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8004ec4:	4d13      	ldr	r5, [pc, #76]	; (8004f14 <HAL_ADC_MspInit+0x8c>)
 8004ec6:	4b14      	ldr	r3, [pc, #80]	; (8004f18 <HAL_ADC_MspInit+0x90>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004ec8:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8004eca:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004ecc:	2380      	movs	r3, #128	; 0x80
 8004ece:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004ed0:	2380      	movs	r3, #128	; 0x80
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8004ed6:	2320      	movs	r3, #32
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ed8:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eda:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004edc:	612f      	str	r7, [r5, #16]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8004ede:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8004ee0:	61ee      	str	r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004ee2:	f7fb fdab 	bl	8000a3c <HAL_DMA_Init>
 8004ee6:	2800      	cmp	r0, #0
 8004ee8:	d10a      	bne.n	8004f00 <HAL_ADC_MspInit+0x78>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8004eea:	63e5      	str	r5, [r4, #60]	; 0x3c
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8004eec:	2200      	movs	r2, #0
 8004eee:	2100      	movs	r1, #0
 8004ef0:	200c      	movs	r0, #12
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8004ef2:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8004ef4:	f7fb fd34 	bl	8000960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8004ef8:	200c      	movs	r0, #12
 8004efa:	f7fb fd65 	bl	80009c8 <HAL_NVIC_EnableIRQ>
}
 8004efe:	e7ca      	b.n	8004e96 <HAL_ADC_MspInit+0xe>
      _Error_Handler(__FILE__, __LINE__);
 8004f00:	216b      	movs	r1, #107	; 0x6b
 8004f02:	4806      	ldr	r0, [pc, #24]	; (8004f1c <HAL_ADC_MspInit+0x94>)
 8004f04:	f7ff ff9c 	bl	8004e40 <_Error_Handler>
 8004f08:	e7ef      	b.n	8004eea <HAL_ADC_MspInit+0x62>
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	40012400 	.word	0x40012400
 8004f10:	40021000 	.word	0x40021000
 8004f14:	20000404 	.word	0x20000404
 8004f18:	40020008 	.word	0x40020008
 8004f1c:	08005298 	.word	0x08005298

08004f20 <HAL_COMP_MspInit>:
  }

}

void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004f20:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcomp->Instance==COMP1)
 8004f22:	4b0d      	ldr	r3, [pc, #52]	; (8004f58 <HAL_COMP_MspInit+0x38>)
 8004f24:	6802      	ldr	r2, [r0, #0]
{
 8004f26:	b087      	sub	sp, #28
  if(hcomp->Instance==COMP1)
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d001      	beq.n	8004f30 <HAL_COMP_MspInit+0x10>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8004f2c:	b007      	add	sp, #28
 8004f2e:	bd00      	pop	{pc}
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8004f30:	2322      	movs	r3, #34	; 0x22
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f32:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8004f34:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f36:	3b1f      	subs	r3, #31
 8004f38:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f3a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f3c:	a901      	add	r1, sp, #4
 8004f3e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f40:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f42:	f7fb ffe1 	bl	8000f08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8004f46:	2200      	movs	r2, #0
 8004f48:	2100      	movs	r1, #0
 8004f4a:	200c      	movs	r0, #12
 8004f4c:	f7fb fd08 	bl	8000960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8004f50:	200c      	movs	r0, #12
 8004f52:	f7fb fd39 	bl	80009c8 <HAL_NVIC_EnableIRQ>
}
 8004f56:	e7e9      	b.n	8004f2c <HAL_COMP_MspInit+0xc>
 8004f58:	4001001c 	.word	0x4001001c

08004f5c <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f5c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM1)
 8004f5e:	6803      	ldr	r3, [r0, #0]
 8004f60:	4a3e      	ldr	r2, [pc, #248]	; (800505c <HAL_TIM_Base_MspInit+0x100>)
{
 8004f62:	b08a      	sub	sp, #40	; 0x28
 8004f64:	0004      	movs	r4, r0
  if(htim_base->Instance==TIM1)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00e      	beq.n	8004f88 <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8004f6a:	2280      	movs	r2, #128	; 0x80
 8004f6c:	05d2      	lsls	r2, r2, #23
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d015      	beq.n	8004f9e <HAL_TIM_Base_MspInit+0x42>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8004f72:	4a3b      	ldr	r2, [pc, #236]	; (8005060 <HAL_TIM_Base_MspInit+0x104>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d01c      	beq.n	8004fb2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM15)
 8004f78:	4a3a      	ldr	r2, [pc, #232]	; (8005064 <HAL_TIM_Base_MspInit+0x108>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d036      	beq.n	8004fec <HAL_TIM_Base_MspInit+0x90>

  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8004f7e:	4a3a      	ldr	r2, [pc, #232]	; (8005068 <HAL_TIM_Base_MspInit+0x10c>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d020      	beq.n	8004fc6 <HAL_TIM_Base_MspInit+0x6a>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004f84:	b00a      	add	sp, #40	; 0x28
 8004f86:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004f88:	2080      	movs	r0, #128	; 0x80
 8004f8a:	4a38      	ldr	r2, [pc, #224]	; (800506c <HAL_TIM_Base_MspInit+0x110>)
 8004f8c:	0100      	lsls	r0, r0, #4
 8004f8e:	6991      	ldr	r1, [r2, #24]
 8004f90:	4301      	orrs	r1, r0
 8004f92:	6191      	str	r1, [r2, #24]
 8004f94:	6993      	ldr	r3, [r2, #24]
 8004f96:	4003      	ands	r3, r0
 8004f98:	9301      	str	r3, [sp, #4]
 8004f9a:	9b01      	ldr	r3, [sp, #4]
 8004f9c:	e7f2      	b.n	8004f84 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	4a32      	ldr	r2, [pc, #200]	; (800506c <HAL_TIM_Base_MspInit+0x110>)
 8004fa2:	69d1      	ldr	r1, [r2, #28]
 8004fa4:	4319      	orrs	r1, r3
 8004fa6:	61d1      	str	r1, [r2, #28]
 8004fa8:	69d2      	ldr	r2, [r2, #28]
 8004faa:	4013      	ands	r3, r2
 8004fac:	9302      	str	r3, [sp, #8]
 8004fae:	9b02      	ldr	r3, [sp, #8]
 8004fb0:	e7e8      	b.n	8004f84 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	4a2d      	ldr	r2, [pc, #180]	; (800506c <HAL_TIM_Base_MspInit+0x110>)
 8004fb6:	69d1      	ldr	r1, [r2, #28]
 8004fb8:	4319      	orrs	r1, r3
 8004fba:	61d1      	str	r1, [r2, #28]
 8004fbc:	69d2      	ldr	r2, [r2, #28]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	9303      	str	r3, [sp, #12]
 8004fc2:	9b03      	ldr	r3, [sp, #12]
 8004fc4:	e7de      	b.n	8004f84 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004fc6:	2080      	movs	r0, #128	; 0x80
 8004fc8:	4a28      	ldr	r2, [pc, #160]	; (800506c <HAL_TIM_Base_MspInit+0x110>)
 8004fca:	0280      	lsls	r0, r0, #10
 8004fcc:	6991      	ldr	r1, [r2, #24]
 8004fce:	4301      	orrs	r1, r0
 8004fd0:	6191      	str	r1, [r2, #24]
 8004fd2:	6993      	ldr	r3, [r2, #24]
    HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8004fd4:	2101      	movs	r1, #1
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004fd6:	4003      	ands	r3, r0
 8004fd8:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8004fda:	2200      	movs	r2, #0
 8004fdc:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004fde:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8004fe0:	f7fb fcbe 	bl	8000960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8004fe4:	2015      	movs	r0, #21
 8004fe6:	f7fb fcef 	bl	80009c8 <HAL_NVIC_EnableIRQ>
}
 8004fea:	e7cb      	b.n	8004f84 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004fec:	2080      	movs	r0, #128	; 0x80
 8004fee:	4a1f      	ldr	r2, [pc, #124]	; (800506c <HAL_TIM_Base_MspInit+0x110>)
 8004ff0:	0240      	lsls	r0, r0, #9
 8004ff2:	6991      	ldr	r1, [r2, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff4:	2600      	movs	r6, #0
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004ff6:	4301      	orrs	r1, r0
 8004ff8:	6191      	str	r1, [r2, #24]
 8004ffa:	6993      	ldr	r3, [r2, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ffc:	a905      	add	r1, sp, #20
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004ffe:	4003      	ands	r3, r0
 8005000:	9304      	str	r3, [sp, #16]
 8005002:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005004:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005006:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005008:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800500a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800500c:	3b02      	subs	r3, #2
 800500e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005010:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005012:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
 8005014:	9609      	str	r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005016:	f7fb ff77 	bl	8000f08 <HAL_GPIO_Init>
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 800501a:	4d15      	ldr	r5, [pc, #84]	; (8005070 <HAL_TIM_Base_MspInit+0x114>)
 800501c:	4b15      	ldr	r3, [pc, #84]	; (8005074 <HAL_TIM_Base_MspInit+0x118>)
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 800501e:	0028      	movs	r0, r5
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 8005020:	602b      	str	r3, [r5, #0]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8005022:	2380      	movs	r3, #128	; 0x80
 8005024:	60eb      	str	r3, [r5, #12]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005026:	3380      	adds	r3, #128	; 0x80
 8005028:	612b      	str	r3, [r5, #16]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800502a:	2380      	movs	r3, #128	; 0x80
 800502c:	011b      	lsls	r3, r3, #4
 800502e:	616b      	str	r3, [r5, #20]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005030:	2380      	movs	r3, #128	; 0x80
 8005032:	015b      	lsls	r3, r3, #5
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005034:	606e      	str	r6, [r5, #4]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8005036:	60ae      	str	r6, [r5, #8]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 8005038:	61ae      	str	r6, [r5, #24]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_MEDIUM;
 800503a:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 800503c:	f7fb fcfe 	bl	8000a3c <HAL_DMA_Init>
 8005040:	2800      	cmp	r0, #0
 8005042:	d004      	beq.n	800504e <HAL_TIM_Base_MspInit+0xf2>
      _Error_Handler(__FILE__, __LINE__);
 8005044:	211e      	movs	r1, #30
 8005046:	480c      	ldr	r0, [pc, #48]	; (8005078 <HAL_TIM_Base_MspInit+0x11c>)
 8005048:	31ff      	adds	r1, #255	; 0xff
 800504a:	f7ff fef9 	bl	8004e40 <_Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 800504e:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 8005050:	6225      	str	r5, [r4, #32]
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 8005052:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 8005054:	626c      	str	r4, [r5, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 8005056:	6365      	str	r5, [r4, #52]	; 0x34
 8005058:	e794      	b.n	8004f84 <HAL_TIM_Base_MspInit+0x28>
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	40012c00 	.word	0x40012c00
 8005060:	40000400 	.word	0x40000400
 8005064:	40014000 	.word	0x40014000
 8005068:	40014400 	.word	0x40014400
 800506c:	40021000 	.word	0x40021000
 8005070:	20000330 	.word	0x20000330
 8005074:	40020058 	.word	0x40020058
 8005078:	08005298 	.word	0x08005298

0800507c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800507c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800507e:	4b10      	ldr	r3, [pc, #64]	; (80050c0 <HAL_TIM_MspPostInit+0x44>)
 8005080:	6802      	ldr	r2, [r0, #0]
{
 8005082:	b087      	sub	sp, #28
  if(htim->Instance==TIM1)
 8005084:	429a      	cmp	r2, r3
 8005086:	d001      	beq.n	800508c <HAL_TIM_MspPostInit+0x10>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005088:	b007      	add	sp, #28
 800508a:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800508c:	23f8      	movs	r3, #248	; 0xf8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800508e:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005090:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005092:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8005094:	011b      	lsls	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005096:	a901      	add	r1, sp, #4
 8005098:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800509a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800509c:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800509e:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050a0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80050a2:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050a4:	f7fb ff30 	bl	8000f08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80050a8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050aa:	a901      	add	r1, sp, #4
 80050ac:	4805      	ldr	r0, [pc, #20]	; (80050c4 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80050ae:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050b0:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b2:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050b4:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80050b6:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050b8:	f7fb ff26 	bl	8000f08 <HAL_GPIO_Init>
}
 80050bc:	e7e4      	b.n	8005088 <HAL_TIM_MspPostInit+0xc>
 80050be:	46c0      	nop			; (mov r8, r8)
 80050c0:	40012c00 	.word	0x40012c00
 80050c4:	48000400 	.word	0x48000400

080050c8 <NMI_Handler>:
 80050c8:	4770      	bx	lr
 80050ca:	46c0      	nop			; (mov r8, r8)

080050cc <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80050cc:	e7fe      	b.n	80050cc <HardFault_Handler>
 80050ce:	46c0      	nop			; (mov r8, r8)

080050d0 <SVC_Handler>:
 80050d0:	4770      	bx	lr
 80050d2:	46c0      	nop			; (mov r8, r8)

080050d4 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050d4:	4770      	bx	lr
 80050d6:	46c0      	nop			; (mov r8, r8)

080050d8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80050d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050da:	f7fb f9ad 	bl	8000438 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80050de:	f7fb fca9 	bl	8000a34 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050e2:	bd10      	pop	{r4, pc}

080050e4 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel 1 interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 80050e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80050e6:	4802      	ldr	r0, [pc, #8]	; (80050f0 <DMA1_Channel1_IRQHandler+0xc>)
 80050e8:	f7fb fd1c 	bl	8000b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80050ec:	bd10      	pop	{r4, pc}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	20000404 	.word	0x20000404

080050f4 <DMA1_Channel4_5_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4 and 5 interrupts.
*/
void DMA1_Channel4_5_IRQHandler(void)
{
 80050f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 80050f6:	4804      	ldr	r0, [pc, #16]	; (8005108 <DMA1_Channel4_5_IRQHandler+0x14>)
 80050f8:	f7fb fd14 	bl	8000b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */
  transferComplete();
 80050fc:	f7fe feb4 	bl	8003e68 <transferComplete>
  TIM16->CNT = 0;
 8005100:	2200      	movs	r2, #0
 8005102:	4b02      	ldr	r3, [pc, #8]	; (800510c <DMA1_Channel4_5_IRQHandler+0x18>)
 8005104:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8005106:	bd10      	pop	{r4, pc}
 8005108:	20000330 	.word	0x20000330
 800510c:	40014400 	.word	0x40014400

08005110 <ADC1_COMP_IRQHandler>:

/**
* @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
*/
void ADC1_COMP_IRQHandler(void)
{
 8005110:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */
//	HAL_COMP_IRQHandler(&hcomp1);
  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8005112:	4803      	ldr	r0, [pc, #12]	; (8005120 <ADC1_COMP_IRQHandler+0x10>)
 8005114:	f7fb fa5c 	bl	80005d0 <HAL_ADC_IRQHandler>
  HAL_COMP_IRQHandler(&hcomp1);
 8005118:	4802      	ldr	r0, [pc, #8]	; (8005124 <ADC1_COMP_IRQHandler+0x14>)
 800511a:	f7fb fc0b 	bl	8000934 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 800511e:	bd10      	pop	{r4, pc}
 8005120:	20000448 	.word	0x20000448
 8005124:	200001b8 	.word	0x200001b8

08005128 <TIM16_IRQHandler>:

/**
* @brief This function handles TIM16 global interrupt.
*/
void TIM16_IRQHandler(void)
{
 8005128:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800512a:	4802      	ldr	r0, [pc, #8]	; (8005134 <TIM16_IRQHandler+0xc>)
 800512c:	f7fd f956 	bl	80023dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8005130:	bd10      	pop	{r4, pc}
 8005132:	46c0      	nop			; (mov r8, r8)
 8005134:	20000494 	.word	0x20000494

08005138 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8005138:	2101      	movs	r1, #1
 800513a:	4b11      	ldr	r3, [pc, #68]	; (8005180 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 800513c:	4811      	ldr	r0, [pc, #68]	; (8005184 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	4002      	ands	r2, r0
 8005148:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	480e      	ldr	r0, [pc, #56]	; (8005188 <SystemInit+0x50>)
 800514e:	4002      	ands	r2, r0
 8005150:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	480d      	ldr	r0, [pc, #52]	; (800518c <SystemInit+0x54>)
 8005156:	4002      	ands	r2, r0
 8005158:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	480c      	ldr	r0, [pc, #48]	; (8005190 <SystemInit+0x58>)
 800515e:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8005160:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8005162:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8005164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005166:	4382      	bics	r2, r0
 8005168:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 800516a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800516c:	4809      	ldr	r0, [pc, #36]	; (8005194 <SystemInit+0x5c>)
 800516e:	4002      	ands	r2, r0
 8005170:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8005172:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005174:	438a      	bics	r2, r1
 8005176:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8005178:	2200      	movs	r2, #0
 800517a:	609a      	str	r2, [r3, #8]

}
 800517c:	4770      	bx	lr
 800517e:	46c0      	nop			; (mov r8, r8)
 8005180:	40021000 	.word	0x40021000
 8005184:	f8ffb80c 	.word	0xf8ffb80c
 8005188:	fef6ffff 	.word	0xfef6ffff
 800518c:	fffbffff 	.word	0xfffbffff
 8005190:	ffc0ffff 	.word	0xffc0ffff
 8005194:	fffffeac 	.word	0xfffffeac

08005198 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005198:	480d      	ldr	r0, [pc, #52]	; (80051d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800519a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800519c:	480d      	ldr	r0, [pc, #52]	; (80051d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800519e:	490e      	ldr	r1, [pc, #56]	; (80051d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80051a0:	4a0e      	ldr	r2, [pc, #56]	; (80051dc <LoopForever+0xe>)
  movs r3, #0
 80051a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051a4:	e002      	b.n	80051ac <LoopCopyDataInit>

080051a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80051a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051aa:	3304      	adds	r3, #4

080051ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051b0:	d3f9      	bcc.n	80051a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051b2:	4a0b      	ldr	r2, [pc, #44]	; (80051e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80051b4:	4c0b      	ldr	r4, [pc, #44]	; (80051e4 <LoopForever+0x16>)
  movs r3, #0
 80051b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051b8:	e001      	b.n	80051be <LoopFillZerobss>

080051ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051bc:	3204      	adds	r2, #4

080051be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051c0:	d3fb      	bcc.n	80051ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80051c2:	f7ff ffb9 	bl	8005138 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80051c6:	f000 f811 	bl	80051ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80051ca:	f7fe ff55 	bl	8004078 <main>

080051ce <LoopForever>:

LoopForever:
    b LoopForever
 80051ce:	e7fe      	b.n	80051ce <LoopForever>
  ldr   r0, =_estack
 80051d0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80051d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80051dc:	080052cc 	.word	0x080052cc
  ldr r2, =_sbss
 80051e0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80051e4:	200004d4 	.word	0x200004d4

080051e8 <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80051e8:	e7fe      	b.n	80051e8 <CEC_CAN_IRQHandler>
	...

080051ec <__libc_init_array>:
 80051ec:	b570      	push	{r4, r5, r6, lr}
 80051ee:	2600      	movs	r6, #0
 80051f0:	4d0c      	ldr	r5, [pc, #48]	; (8005224 <__libc_init_array+0x38>)
 80051f2:	4c0d      	ldr	r4, [pc, #52]	; (8005228 <__libc_init_array+0x3c>)
 80051f4:	1b64      	subs	r4, r4, r5
 80051f6:	10a4      	asrs	r4, r4, #2
 80051f8:	42a6      	cmp	r6, r4
 80051fa:	d109      	bne.n	8005210 <__libc_init_array+0x24>
 80051fc:	2600      	movs	r6, #0
 80051fe:	f000 f821 	bl	8005244 <_init>
 8005202:	4d0a      	ldr	r5, [pc, #40]	; (800522c <__libc_init_array+0x40>)
 8005204:	4c0a      	ldr	r4, [pc, #40]	; (8005230 <__libc_init_array+0x44>)
 8005206:	1b64      	subs	r4, r4, r5
 8005208:	10a4      	asrs	r4, r4, #2
 800520a:	42a6      	cmp	r6, r4
 800520c:	d105      	bne.n	800521a <__libc_init_array+0x2e>
 800520e:	bd70      	pop	{r4, r5, r6, pc}
 8005210:	00b3      	lsls	r3, r6, #2
 8005212:	58eb      	ldr	r3, [r5, r3]
 8005214:	4798      	blx	r3
 8005216:	3601      	adds	r6, #1
 8005218:	e7ee      	b.n	80051f8 <__libc_init_array+0xc>
 800521a:	00b3      	lsls	r3, r6, #2
 800521c:	58eb      	ldr	r3, [r5, r3]
 800521e:	4798      	blx	r3
 8005220:	3601      	adds	r6, #1
 8005222:	e7f2      	b.n	800520a <__libc_init_array+0x1e>
 8005224:	080052c4 	.word	0x080052c4
 8005228:	080052c4 	.word	0x080052c4
 800522c:	080052c4 	.word	0x080052c4
 8005230:	080052c8 	.word	0x080052c8

08005234 <memset>:
 8005234:	0003      	movs	r3, r0
 8005236:	1882      	adds	r2, r0, r2
 8005238:	4293      	cmp	r3, r2
 800523a:	d100      	bne.n	800523e <memset+0xa>
 800523c:	4770      	bx	lr
 800523e:	7019      	strb	r1, [r3, #0]
 8005240:	3301      	adds	r3, #1
 8005242:	e7f9      	b.n	8005238 <memset+0x4>

08005244 <_init>:
 8005244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524a:	bc08      	pop	{r3}
 800524c:	469e      	mov	lr, r3
 800524e:	4770      	bx	lr

08005250 <_fini>:
 8005250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005252:	46c0      	nop			; (mov r8, r8)
 8005254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005256:	bc08      	pop	{r3}
 8005258:	469e      	mov	lr, r3
 800525a:	4770      	bx	lr
