

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Thu May 23 07:50:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2_fu_111  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    282|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     420|    555|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    130|    -|
|Register         |        -|    -|     250|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     670|    967|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2_fu_111  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2  |        0|   0|  420|  555|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  420|  555|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_233_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln39_fu_215_p2       |         +|   0|  0|  43|          36|          15|
    |add_ln886_fu_180_p2      |         +|   0|  0|  39|          32|          32|
    |and_ln38_fu_210_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_1_fu_243_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln1065_fu_205_p2    |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln1073_fu_258_p2    |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln17_fu_140_p3    |    select|   0|  0|  12|           1|          11|
    |select_ln38_fu_221_p3    |    select|   0|  0|  36|           1|          36|
    |shl_ln25_fu_170_p2       |       shl|   0|  0|  17|           4|           8|
    |xor_ln14_fu_134_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln20_fu_160_p2       |       xor|   0|  0|   4|           3|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 282|         240|         249|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_out_sts_load  |   9|          2|    1|          2|
    |inbuf_read                     |   9|          2|    1|          2|
    |incount25_blk_n                |   9|          2|    1|          2|
    |kernel_mode_blk_n              |   9|          2|    1|          2|
    |m_axi_gmem0_AWVALID            |   9|          2|    1|          2|
    |m_axi_gmem0_BREADY             |   9|          2|    1|          2|
    |m_axi_gmem0_WVALID             |   9|          2|    1|          2|
    |out_memory_assign_fu_82        |   9|          2|   64|        128|
    |out_memory_blk_n               |   9|          2|    1|          2|
    |s2m_buf_sts                    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 130|         28|   75|        154|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln38_reg_317                                                            |  64|   0|   64|          0|
    |add_ln886_reg_304                                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                                   |   5|   0|    5|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |final_s2m_len                                                               |  32|   0|   32|          0|
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |out_memory_assign_fu_82                                                     |  64|   0|   64|          0|
    |out_sts                                                                     |   1|   0|    1|          0|
    |s2m_buf_sts_preg                                                            |   1|   0|    1|          0|
    |select_ln17_reg_279                                                         |   2|   0|   32|         30|
    |shl_ln25_1_reg_312                                                          |   3|   0|    6|          3|
    |shl_ln25_reg_299                                                            |   8|   0|    8|          0|
    |tmp_3_reg_288                                                               |  32|   0|   32|          0|
    |xor_ln14_reg_273                                                            |   1|   0|    1|          0|
    |xor_ln20_reg_294                                                            |   3|   0|    3|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 250|   0|  283|         33|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|inbuf_dout                  |   in|   33|     ap_fifo|                      inbuf|       pointer|
|inbuf_num_data_valid        |   in|    6|     ap_fifo|                      inbuf|       pointer|
|inbuf_fifo_cap              |   in|    6|     ap_fifo|                      inbuf|       pointer|
|inbuf_empty_n               |   in|    1|     ap_fifo|                      inbuf|       pointer|
|inbuf_read                  |  out|    1|     ap_fifo|                      inbuf|       pointer|
|incount25_dout              |   in|   32|     ap_fifo|                  incount25|       pointer|
|incount25_num_data_valid    |   in|    2|     ap_fifo|                  incount25|       pointer|
|incount25_fifo_cap          |   in|    2|     ap_fifo|                  incount25|       pointer|
|incount25_empty_n           |   in|    1|     ap_fifo|                  incount25|       pointer|
|incount25_read              |  out|    1|     ap_fifo|                  incount25|       pointer|
|s2m_buf_sts                 |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|s2m_buf_sts_ap_vld          |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|kernel_mode_dout            |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_num_data_valid  |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_fifo_cap        |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_empty_n         |   in|    1|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_read            |  out|    1|     ap_fifo|                kernel_mode|       pointer|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|    9|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|                      gmem0|       pointer|
|out_memory_dout             |   in|   64|     ap_fifo|                 out_memory|       pointer|
|out_memory_num_data_valid   |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_fifo_cap         |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_empty_n          |   in|    1|     ap_fifo|                 out_memory|       pointer|
|out_memory_read             |  out|    1|     ap_fifo|                 out_memory|       pointer|
+----------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_memory_assign = alloca i32 1"   --->   Operation 6 'alloca' 'out_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 8 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %kernel_mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %kernel_mode"   --->   Operation 10 'read' 'kernel_mode_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount25, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:14]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "%xor_ln14 = xor i1 %tmp, i1 1" [userdma.cpp:14]   --->   Operation 15 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%select_ln17 = select i1 %tmp, i32 1024, i32 2048" [userdma.cpp:17]   --->   Operation 16 'select' 'select_ln17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln17 = store i64 %out_memory_read, i64 %out_memory_assign" [userdma.cpp:17]   --->   Operation 17 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_20_2" [userdma.cpp:17]   --->   Operation 18 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%out_memory_assign_load = load i64 %out_memory_assign" [userdma.cpp:20]   --->   Operation 19 'load' 'out_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %out_memory_assign_load" [userdma.cpp:20]   --->   Operation 21 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%xor_ln20 = xor i3 %trunc_ln20, i3 4" [userdma.cpp:20]   --->   Operation 22 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %xor_ln20" [userdma.cpp:25]   --->   Operation 23 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.66ns)   --->   "%shl_ln25 = shl i8 15, i8 %zext_ln25" [userdma.cpp:25]   --->   Operation 24 'shl' 'shl_ln25' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%final_s2m_len_load = load i32 %final_s2m_len"   --->   Operation 25 'load' 'final_s2m_len_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln886 = add i32 %final_s2m_len_load, i32 %tmp_3"   --->   Operation 26 'add' 'add_ln886' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.19>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln25_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln20, i3 0" [userdma.cpp:25]   --->   Operation 27 'bitconcatenate' 'shl_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (4.06ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2, i32 %tmp_3, i6 %shl_ln25_1, i64 %gmem0, i8 %shl_ln25, i33 %inbuf, i1 %xor_ln14, i64 %out_memory_assign_load, i32 %final_s2m_len" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'call' 'call_ln145' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %tmp_3, i3 0" [userdma.cpp:31]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i35 %shl_ln"   --->   Operation 31 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %add_ln886, i32 1024"   --->   Operation 32 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln38)   --->   "%and_ln38 = and i1 %icmp_ln1065, i1 %xor_ln14" [userdma.cpp:38]   --->   Operation 33 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.67ns)   --->   "%add_ln39 = add i36 %sext_ln886, i36 68719468544" [userdma.cpp:39]   --->   Operation 34 'add' 'add_ln39' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln38)   --->   "%select_ln38 = select i1 %and_ln38, i36 %add_ln39, i36 %sext_ln886" [userdma.cpp:38]   --->   Operation 35 'select' 'select_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln38)   --->   "%sext_ln38 = sext i36 %select_ln38" [userdma.cpp:38]   --->   Operation 36 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln38 = add i64 %sext_ln38, i64 %out_memory_assign_load" [userdma.cpp:38]   --->   Operation 37 'add' 'add_ln38' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2, i32 %tmp_3, i6 %shl_ln25_1, i64 %gmem0, i8 %shl_ln25, i33 %inbuf, i1 %xor_ln14, i64 %out_memory_assign_load, i32 %final_s2m_len" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.06>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [userdma.cpp:5]   --->   Operation 39 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln886 = store i32 %add_ln886, i32 %final_s2m_len"   --->   Operation 40 'store' 'store_ln886' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln1065_1 = icmp_eq  i32 %add_ln886, i32 %select_ln17"   --->   Operation 41 'icmp' 'icmp_ln1065_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln1065_1, void %do.cond, void %if.then27" [userdma.cpp:42]   --->   Operation 42 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln43 = store i1 1, i1 %out_sts" [userdma.cpp:43]   --->   Operation 43 'store' 'store_ln43' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln44 = br void %do.cond" [userdma.cpp:44]   --->   Operation 44 'br' 'br_ln44' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%out_sts_load = load i1 %out_sts" [userdma.cpp:45]   --->   Operation 45 'load' 'out_sts_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_ult  i32 %add_ln886, i32 %select_ln17"   --->   Operation 46 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln1073, void %do.end, void %do.cond.VITIS_LOOP_20_2_crit_edge" [userdma.cpp:47]   --->   Operation 47 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln47 = store i64 %add_ln38, i64 %out_memory_assign" [userdma.cpp:47]   --->   Operation 48 'store' 'store_ln47' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln47 = br void %VITIS_LOOP_20_2" [userdma.cpp:47]   --->   Operation 49 'br' 'br_ln47' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %out_sts_load" [userdma.cpp:45]   --->   Operation 50 'write' 'write_ln45' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [userdma.cpp:48]   --->   Operation 51 'ret' 'ret_ln48' <Predicate = (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ final_s2m_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ out_sts]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_memory_assign      (alloca        ) [ 011111]
specinterface_ln0      (specinterface ) [ 000000]
out_memory_read        (read          ) [ 000000]
specinterface_ln0      (specinterface ) [ 000000]
kernel_mode_read       (read          ) [ 000000]
specinterface_ln0      (specinterface ) [ 000000]
specinterface_ln0      (specinterface ) [ 000000]
specinterface_ln0      (specinterface ) [ 000000]
tmp                    (bitselect     ) [ 000000]
xor_ln14               (xor           ) [ 001111]
select_ln17            (select        ) [ 001111]
store_ln17             (store         ) [ 000000]
br_ln17                (br            ) [ 000000]
out_memory_assign_load (load          ) [ 000110]
tmp_3                  (read          ) [ 000110]
trunc_ln20             (trunc         ) [ 000000]
xor_ln20               (xor           ) [ 000100]
zext_ln25              (zext          ) [ 000000]
shl_ln25               (shl           ) [ 000110]
final_s2m_len_load     (load          ) [ 000000]
add_ln886              (add           ) [ 000111]
shl_ln25_1             (bitconcatenate) [ 000010]
empty                  (wait          ) [ 000000]
shl_ln                 (bitconcatenate) [ 000000]
sext_ln886             (sext          ) [ 000000]
icmp_ln1065            (icmp          ) [ 000000]
and_ln38               (and           ) [ 000000]
add_ln39               (add           ) [ 000000]
select_ln38            (select        ) [ 000000]
sext_ln38              (sext          ) [ 000000]
add_ln38               (add           ) [ 000011]
call_ln145             (call          ) [ 000000]
specloopname_ln5       (specloopname  ) [ 000000]
store_ln886            (store         ) [ 000000]
icmp_ln1065_1          (icmp          ) [ 001111]
br_ln42                (br            ) [ 000000]
store_ln43             (store         ) [ 000000]
br_ln44                (br            ) [ 000000]
out_sts_load           (load          ) [ 000000]
icmp_ln1073            (icmp          ) [ 001111]
br_ln47                (br            ) [ 000000]
store_ln47             (store         ) [ 000000]
br_ln47                (br            ) [ 000000]
write_ln45             (write         ) [ 000000]
ret_ln48               (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_mode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_memory">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="final_s2m_len">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_sts">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sts"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="out_memory_assign_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_memory_assign/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_memory_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_mode_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_3_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln45_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="0" index="3" bw="64" slack="0"/>
<pin id="116" dir="0" index="4" bw="8" slack="1"/>
<pin id="117" dir="0" index="5" bw="33" slack="0"/>
<pin id="118" dir="0" index="6" bw="1" slack="2"/>
<pin id="119" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="8" bw="32" slack="0"/>
<pin id="121" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln14_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln17_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln17_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="out_memory_assign_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_memory_assign_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln20_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="xor_ln20_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln25_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shl_ln25_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="final_s2m_len_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln886_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln25_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="1"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="shl_ln_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="35" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln886_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="35" slack="0"/>
<pin id="203" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln1065_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and_ln38_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="2"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln39_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="35" slack="0"/>
<pin id="217" dir="0" index="1" bw="14" slack="0"/>
<pin id="218" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln38_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="36" slack="0"/>
<pin id="224" dir="0" index="2" bw="36" slack="0"/>
<pin id="225" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln38_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="36" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln38_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="36" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="236" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln886_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="3"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln1065_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="3"/>
<pin id="245" dir="0" index="1" bw="32" slack="4"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065_1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln43_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="out_sts_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_sts_load/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln1073_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="3"/>
<pin id="260" dir="0" index="1" bw="32" slack="4"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln47_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="2"/>
<pin id="264" dir="0" index="1" bw="64" slack="4"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_memory_assign_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_memory_assign "/>
</bind>
</comp>

<comp id="273" class="1005" name="xor_ln14_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="2"/>
<pin id="275" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln14 "/>
</bind>
</comp>

<comp id="279" class="1005" name="select_ln17_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="4"/>
<pin id="281" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="xor_ln20_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="1"/>
<pin id="296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln20 "/>
</bind>
</comp>

<comp id="299" class="1005" name="shl_ln25_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln25 "/>
</bind>
</comp>

<comp id="304" class="1005" name="add_ln886_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln886 "/>
</bind>
</comp>

<comp id="312" class="1005" name="shl_ln25_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln25_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln38_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="2"/>
<pin id="319" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="111" pin=5"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="111" pin=8"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="92" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="86" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="98" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="201" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="201" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="269"><net_src comp="82" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="276"><net_src comp="134" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="111" pin=6"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="282"><net_src comp="140" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="291"><net_src comp="98" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="297"><net_src comp="160" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="302"><net_src comp="170" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="307"><net_src comp="180" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="315"><net_src comp="186" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="320"><net_src comp="233" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {5 }
	Port: gmem0 | {3 4 }
	Port: final_s2m_len | {5 }
	Port: out_sts | {5 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {3 4 }
	Port: streamtoparallelwithburst : incount25 | {2 }
	Port: streamtoparallelwithburst : s2m_buf_sts | {}
	Port: streamtoparallelwithburst : kernel_mode | {1 }
	Port: streamtoparallelwithburst : gmem0 | {}
	Port: streamtoparallelwithburst : out_memory | {1 }
	Port: streamtoparallelwithburst : final_s2m_len | {2 3 4 }
	Port: streamtoparallelwithburst : out_sts | {5 }
  - Chain level:
	State 1
		xor_ln14 : 1
		select_ln17 : 1
	State 2
		trunc_ln20 : 1
		xor_ln20 : 2
		zext_ln25 : 2
		shl_ln25 : 3
		add_ln886 : 1
	State 3
		call_ln145 : 1
		sext_ln886 : 1
		and_ln38 : 1
		add_ln39 : 2
		select_ln38 : 3
		sext_ln38 : 4
		add_ln38 : 5
	State 4
	State 5
		br_ln42 : 1
		br_ln47 : 1
		write_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2_fu_111 |  6.352  |   612   |   333   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        add_ln886_fu_180                       |    0    |    0    |    39   |
|    add   |                        add_ln39_fu_215                        |    0    |    0    |    42   |
|          |                        add_ln38_fu_233                        |    0    |    0    |    71   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|  select  |                       select_ln17_fu_140                      |    0    |    0    |    32   |
|          |                       select_ln38_fu_221                      |    0    |    0    |    36   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       icmp_ln1065_fu_205                      |    0    |    0    |    18   |
|   icmp   |                      icmp_ln1065_1_fu_243                     |    0    |    0    |    18   |
|          |                       icmp_ln1073_fu_258                      |    0    |    0    |    18   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    shl   |                        shl_ln25_fu_170                        |    0    |    0    |    11   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    xor   |                        xor_ln14_fu_134                        |    0    |    0    |    2    |
|          |                        xor_ln20_fu_160                        |    0    |    0    |    3    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    and   |                        and_ln38_fu_210                        |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                   out_memory_read_read_fu_86                  |    0    |    0    |    0    |
|   read   |                  kernel_mode_read_read_fu_92                  |    0    |    0    |    0    |
|          |                        tmp_3_read_fu_98                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln45_write_fu_104                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_126                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   trunc  |                       trunc_ln20_fu_156                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   zext   |                        zext_ln25_fu_166                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       shl_ln25_1_fu_186                       |    0    |    0    |    0    |
|          |                         shl_ln_fu_194                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   sext   |                       sext_ln886_fu_201                       |    0    |    0    |    0    |
|          |                        sext_ln38_fu_229                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  6.352  |   612   |   625   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln38_reg_317    |   64   |
|    add_ln886_reg_304    |   32   |
|out_memory_assign_reg_266|   64   |
|   select_ln17_reg_279   |   32   |
|    shl_ln25_1_reg_312   |    6   |
|     shl_ln25_reg_299    |    8   |
|      tmp_3_reg_288      |   32   |
|     xor_ln14_reg_273    |    1   |
|     xor_ln20_reg_294    |    3   |
+-------------------------+--------+
|          Total          |   242  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2_fu_111 |  p2  |   2  |   6  |   12   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   12   ||  1.588  ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   612  |   625  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   242  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   854  |   634  |
+-----------+--------+--------+--------+
