// Seed: 1395278435
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`resetall
`define pp_10 0
`timescale 1ps / 1ps
`define pp_11 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  always @(posedge 1 or posedge !id_1) begin
    id_4[1] = 1'b0;
    id_2 <= "";
  end
  logic id_5;
  assign id_5 = id_5;
endmodule
