
*** Running vivado
    with args -log design_1_sobel_rgb_axis_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_rgb_axis_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_sobel_rgb_axis_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Lab3_Sobel_Filter/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.cache/ip 
Command: synth_design -top design_1_sobel_rgb_axis_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 89656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 958.383 ; gain = 234.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sobel_rgb_axis_0_0' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ip/design_1_sobel_rgb_axis_0_0/synth/design_1_sobel_rgb_axis_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state10 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:79]
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis_libkb' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_libkb.v:40]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis_libkb_ram' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_libkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_libkb.v:19]
INFO: [Synth 8-3876] $readmem data file './sobel_rgb_axis_libkb_ram.dat' is read successfully [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_libkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis_libkb_ram' (1#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_libkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis_libkb' (2#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_libkb.v:40]
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis_madEe' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_madEe.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis_madEe_DSP48_0' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_madEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis_madEe_DSP48_0' (3#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_madEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis_madEe' (4#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_madEe.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis_maeOg' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_maeOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_rgb_axis_maeOg_DSP48_1' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_maeOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis_maeOg_DSP48_1' (5#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_maeOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis_maeOg' (6#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis_maeOg.v:30]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (7#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (8#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (9#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1322]
INFO: [Synth 8-6155] done synthesizing module 'sobel_rgb_axis' (10#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sobel_rgb_axis_0_0' (11#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ip/design_1_sobel_rgb_axis_0_0/synth/design_1_sobel_rgb_axis_0_0.v:58]
WARNING: [Synth 8-3331] design sobel_rgb_axis_libkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1032.188 ; gain = 308.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1032.188 ; gain = 308.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1032.188 ; gain = 308.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1032.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ip/design_1_sobel_rgb_axis_0_0/constraints/sobel_rgb_axis_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ip/design_1_sobel_rgb_axis_0_0/constraints/sobel_rgb_axis_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.runs/design_1_sobel_rgb_axis_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.runs/design_1_sobel_rgb_axis_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1146.051 ; gain = 12.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.051 ; gain = 421.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.051 ; gain = 421.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.runs/design_1_sobel_rgb_axis_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.051 ; gain = 421.887
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'line1_V_addr_1_reg_1009_reg[9:0]' into 'line0_V_addr_1_reg_1014_reg[9:0]' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1320]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1322]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.051 ; gain = 421.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   6 Input     11 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 3     
	               25 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 41    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sobel_rgb_axis_libkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_rgb_axis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   6 Input     11 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 41    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.srcs/sources_1/bd/design_1/ipshared/6426/hdl/verilog/sobel_rgb_axis.v:1284]
DSP Report: Generating DSP mul_ln102_fu_376_p2, operation Mode is: A*B.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_fu_376_p2.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_fu_376_p2.
DSP Report: Generating DSP mul_ln102_reg_950_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln102_reg_950_reg is absorbed into DSP mul_ln102_reg_950_reg.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_reg_950_reg.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_reg_950_reg.
DSP Report: Generating DSP mul_ln102_fu_376_p2, operation Mode is: A*B.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_fu_376_p2.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_fu_376_p2.
DSP Report: Generating DSP mul_ln102_reg_950_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln102_reg_950_reg is absorbed into DSP mul_ln102_reg_950_reg.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_reg_950_reg.
DSP Report: operator mul_ln102_fu_376_p2 is absorbed into DSP mul_ln102_reg_950_reg.
DSP Report: Generating DSP sobel_rgb_axis_madEe_U1/sobel_rgb_axis_madEe_DSP48_0_U/m, operation Mode is: A*(B:0x4d).
DSP Report: operator sobel_rgb_axis_madEe_U1/sobel_rgb_axis_madEe_DSP48_0_U/m is absorbed into DSP sobel_rgb_axis_madEe_U1/sobel_rgb_axis_madEe_DSP48_0_U/m.
DSP Report: Generating DSP ret_V_1_reg_1004_reg, operation Mode is: (C+(A:0x96)*B)'.
DSP Report: register ret_V_1_reg_1004_reg is absorbed into DSP ret_V_1_reg_1004_reg.
DSP Report: operator sobel_rgb_axis_madEe_U1/sobel_rgb_axis_madEe_DSP48_0_U/p is absorbed into DSP ret_V_1_reg_1004_reg.
DSP Report: operator grp_fu_907_p2 is absorbed into DSP ret_V_1_reg_1004_reg.
DSP Report: Generating DSP sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/p, operation Mode is: PCIN+A2*(B:0x1d).
DSP Report: register sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/p is absorbed into DSP sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/p.
DSP Report: operator sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/p is absorbed into DSP sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/p.
DSP Report: operator sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/m is absorbed into DSP sobel_rgb_axis_maeOg_U2/sobel_rgb_axis_maeOg_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[0]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[2]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[3]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[4]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[5]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[6]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[7]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[8]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[15]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/ibuf_inst/ireg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[0]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[1]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[2]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[3]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[4]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[5]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[6]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[7]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[8]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[9]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[10]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[11]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[12]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[13]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[14]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[15]' (FDRE) to 'inst/regslice_both_out_axis_V_data_V_U/obuf_inst/odata_reg[23]'
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[47]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[46]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[45]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[44]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[43]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[42]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[41]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[40]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[39]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[38]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[37]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[36]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[35]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[34]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[33]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[32]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[31]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[30]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[29]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[28]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[27]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[26]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[25]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[24]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[23]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[22]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[21]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[20]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[19]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[18]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[17]) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[47]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[46]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[45]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[44]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[43]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[42]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[41]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[40]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[39]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[38]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[37]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[36]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[35]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[34]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[33]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[32]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[31]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[30]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[29]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[28]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[27]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[26]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[25]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[24]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[23]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[22]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[21]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[20]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[19]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[18]__0) is unused and will be removed from module sobel_rgb_axis.
WARNING: [Synth 8-3332] Sequential element (mul_ln102_reg_950_reg[17]__0) is unused and will be removed from module sobel_rgb_axis.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.051 ; gain = 421.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line0_V_U/sobel_rgb_axis_libkb_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line1_V_U/sobel_rgb_axis_libkb_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_rgb_axis               | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_rgb_axis               | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|sobel_rgb_axis               | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_rgb_axis               | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|sobel_rgb_axis_madEe_DSP48_0 | A*(B:0x4d)       | 9      | 8      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_rgb_axis               | (C+(A:0x96)*B)'  | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|sobel_rgb_axis               | PCIN+A2*(B:0x1d) | 9      | 6      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1168.742 ; gain = 444.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1232.094 ; gain = 507.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line0_V_U/sobel_rgb_axis_libkb_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line1_V_U/sobel_rgb_axis_libkb_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/line0_V_U/sobel_rgb_axis_libkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/line1_V_U/sobel_rgb_axis_libkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1233.141 ; gain = 508.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.938 ; gain = 509.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.938 ; gain = 509.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.938 ; gain = 509.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.938 ; gain = 509.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.949 ; gain = 509.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.949 ; gain = 509.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel_rgb_axis | tmp_keep_V_reg_979_pp0_iter4_reg_reg[2]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|sobel_rgb_axis | tmp_strb_V_reg_984_pp0_iter4_reg_reg[2]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|sobel_rgb_axis | dout_user_V_reg_1026_pp0_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_rgb_axis | dout_last_V_reg_1031_pp0_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_rgb_axis | tmp_id_V_reg_989_pp0_iter4_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_rgb_axis | tmp_dest_V_reg_994_pp0_iter4_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    97|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     1|
|6     |LUT1      |    37|
|7     |LUT2      |   122|
|8     |LUT3      |    94|
|9     |LUT4      |   200|
|10    |LUT5      |   183|
|11    |LUT6      |    95|
|12    |RAMB18E1  |     2|
|13    |SRL16E    |    10|
|14    |FDRE      |   614|
|15    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------+--------------------------------+------+
|      |Instance                              |Module                          |Cells |
+------+--------------------------------------+--------------------------------+------+
|1     |top                                   |                                |  1462|
|2     |  inst                                |sobel_rgb_axis                  |  1462|
|3     |    line0_V_U                         |sobel_rgb_axis_libkb            |    19|
|4     |      sobel_rgb_axis_libkb_ram_U      |sobel_rgb_axis_libkb_ram_28     |    19|
|5     |    line1_V_U                         |sobel_rgb_axis_libkb_0          |    57|
|6     |      sobel_rgb_axis_libkb_ram_U      |sobel_rgb_axis_libkb_ram        |    57|
|7     |    regslice_both_in_axis_V_data_V_U  |regslice_both                   |    90|
|8     |      ibuf_inst                       |ibuf_26                         |    52|
|9     |      obuf_inst                       |obuf_27                         |    38|
|10    |    regslice_both_in_axis_V_dest_V_U  |regslice_both__parameterized1   |     9|
|11    |      ibuf_inst                       |ibuf__parameterized1_24         |     4|
|12    |      obuf_inst                       |obuf__parameterized1_25         |     5|
|13    |    regslice_both_in_axis_V_id_V_U    |regslice_both__parameterized1_1 |     9|
|14    |      ibuf_inst                       |ibuf__parameterized1_22         |     4|
|15    |      obuf_inst                       |obuf__parameterized1_23         |     5|
|16    |    regslice_both_in_axis_V_keep_V_U  |regslice_both__parameterized0   |    14|
|17    |      ibuf_inst                       |ibuf__parameterized0_20         |     9|
|18    |      obuf_inst                       |obuf__parameterized0_21         |     5|
|19    |    regslice_both_in_axis_V_strb_V_U  |regslice_both__parameterized0_2 |    14|
|20    |      ibuf_inst                       |ibuf__parameterized0_18         |     9|
|21    |      obuf_inst                       |obuf__parameterized0_19         |     5|
|22    |    regslice_both_out_axis_V_data_V_U |regslice_both_3                 |    61|
|23    |      ibuf_inst                       |ibuf                            |    41|
|24    |      obuf_inst                       |obuf                            |    13|
|25    |    regslice_both_out_axis_V_dest_V_U |regslice_both__parameterized1_4 |     9|
|26    |      ibuf_inst                       |ibuf__parameterized1_16         |     4|
|27    |      obuf_inst                       |obuf__parameterized1_17         |     5|
|28    |    regslice_both_out_axis_V_id_V_U   |regslice_both__parameterized1_5 |     9|
|29    |      ibuf_inst                       |ibuf__parameterized1_14         |     4|
|30    |      obuf_inst                       |obuf__parameterized1_15         |     5|
|31    |    regslice_both_out_axis_V_keep_V_U |regslice_both__parameterized0_6 |    15|
|32    |      ibuf_inst                       |ibuf__parameterized0_12         |     9|
|33    |      obuf_inst                       |obuf__parameterized0_13         |     6|
|34    |    regslice_both_out_axis_V_last_V_U |regslice_both__parameterized1_7 |     9|
|35    |      ibuf_inst                       |ibuf__parameterized1_10         |     4|
|36    |      obuf_inst                       |obuf__parameterized1_11         |     5|
|37    |    regslice_both_out_axis_V_strb_V_U |regslice_both__parameterized0_8 |    15|
|38    |      ibuf_inst                       |ibuf__parameterized0            |     9|
|39    |      obuf_inst                       |obuf__parameterized0            |     6|
|40    |    regslice_both_out_axis_V_user_V_U |regslice_both__parameterized1_9 |     9|
|41    |      ibuf_inst                       |ibuf__parameterized1            |     4|
|42    |      obuf_inst                       |obuf__parameterized1            |     5|
|43    |    sobel_rgb_axis_madEe_U1           |sobel_rgb_axis_madEe            |     1|
|44    |      sobel_rgb_axis_madEe_DSP48_0_U  |sobel_rgb_axis_madEe_DSP48_0    |     1|
|45    |    sobel_rgb_axis_maeOg_U2           |sobel_rgb_axis_maeOg            |     9|
|46    |      sobel_rgb_axis_maeOg_DSP48_1_U  |sobel_rgb_axis_maeOg_DSP48_1    |     9|
+------+--------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.949 ; gain = 509.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1233.949 ; gain = 395.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.949 ; gain = 509.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1233.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1233.949 ; gain = 776.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.runs/design_1_sobel_rgb_axis_0_0_synth_1/design_1_sobel_rgb_axis_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sobel_rgb_axis_0_0, cache-ID = 392ac3e8d440b4c3
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/Sobel_Lab_Miller_RTL/Sobel_Lab_Miller_RTL.runs/design_1_sobel_rgb_axis_0_0_synth_1/design_1_sobel_rgb_axis_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sobel_rgb_axis_0_0_utilization_synth.rpt -pb design_1_sobel_rgb_axis_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 21:56:08 2025...
