[12:17:31.396] <TB3>     INFO: *** Welcome to pxar ***
[12:17:31.396] <TB3>     INFO: *** Today: 2016/06/16
[12:17:31.403] <TB3>     INFO: *** Version: b2a7-dirty
[12:17:31.403] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:31.403] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:31.404] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//defaultMaskFile.dat
[12:17:31.404] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C15.dat
[12:17:31.482] <TB3>     INFO:         clk: 4
[12:17:31.482] <TB3>     INFO:         ctr: 4
[12:17:31.482] <TB3>     INFO:         sda: 19
[12:17:31.482] <TB3>     INFO:         tin: 9
[12:17:31.482] <TB3>     INFO:         level: 15
[12:17:31.482] <TB3>     INFO:         triggerdelay: 0
[12:17:31.482] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:17:31.482] <TB3>     INFO: Log level: DEBUG
[12:17:31.493] <TB3>     INFO: Found DTB DTB_WRE7QJ
[12:17:31.505] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[12:17:31.512] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[12:17:31.515] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[12:17:33.075] <TB3>     INFO: DUT info: 
[12:17:33.075] <TB3>     INFO: The DUT currently contains the following objects:
[12:17:33.075] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:17:33.075] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[12:17:33.075] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[12:17:33.075] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:17:33.075] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.075] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.076] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.076] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.076] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.076] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:17:33.076] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:33.077] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:33.078] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:33.080] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28512256
[12:17:33.080] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x10aff20
[12:17:33.080] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1026770
[12:17:33.080] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f95fdd94010
[12:17:33.080] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9603fff510
[12:17:33.080] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28577792 fPxarMemory = 0x7f95fdd94010
[12:17:33.081] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[12:17:33.082] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[12:17:33.082] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[12:17:33.082] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:17:33.483] <TB3>     INFO: enter 'restricted' command line mode
[12:17:33.483] <TB3>     INFO: enter test to run
[12:17:33.483] <TB3>     INFO:   test: FPIXTest no parameter change
[12:17:33.483] <TB3>     INFO:   running: fpixtest
[12:17:33.483] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:17:33.485] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:17:33.486] <TB3>     INFO: ######################################################################
[12:17:33.486] <TB3>     INFO: PixTestFPIXTest::doTest()
[12:17:33.486] <TB3>     INFO: ######################################################################
[12:17:33.490] <TB3>     INFO: ######################################################################
[12:17:33.490] <TB3>     INFO: PixTestPretest::doTest()
[12:17:33.490] <TB3>     INFO: ######################################################################
[12:17:33.493] <TB3>     INFO:    ----------------------------------------------------------------------
[12:17:33.493] <TB3>     INFO:    PixTestPretest::programROC() 
[12:17:33.493] <TB3>     INFO:    ----------------------------------------------------------------------
[12:17:51.511] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:17:51.511] <TB3>     INFO: IA differences per ROC:  19.3 16.9 20.1 18.5 17.7 18.5 19.3 19.3 20.1 19.3 18.5 18.5 18.5 18.5 20.9 20.1
[12:17:51.582] <TB3>     INFO:    ----------------------------------------------------------------------
[12:17:51.582] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:17:51.582] <TB3>     INFO:    ----------------------------------------------------------------------
[12:17:51.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[12:17:51.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[12:17:51.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[12:17:51.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[12:17:52.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[12:17:52.189] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[12:17:52.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[12:17:52.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[12:17:52.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[12:17:52.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[12:17:52.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[12:17:52.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.6187 mA
[12:17:52.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[12:17:52.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[12:17:53.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.4188 mA
[12:17:53.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 23.8187 mA
[12:17:53.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  88 Ia 23.8187 mA
[12:17:53.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  89 Ia 23.8187 mA
[12:17:53.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 23.8187 mA
[12:17:53.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  91 Ia 24.6187 mA
[12:17:53.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  88 Ia 23.8187 mA
[12:17:53.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  89 Ia 23.8187 mA
[12:17:53.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 23.8187 mA
[12:17:53.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  91 Ia 24.6187 mA
[12:17:54.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  88 Ia 23.8187 mA
[12:17:54.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[12:17:54.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 24.6187 mA
[12:17:54.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[12:17:54.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[12:17:54.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 24.6187 mA
[12:17:54.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  75 Ia 23.8187 mA
[12:17:54.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[12:17:54.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[12:17:55.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 24.6187 mA
[12:17:55.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 23.8187 mA
[12:17:55.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[12:17:55.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[12:17:55.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[12:17:55.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[12:17:55.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[12:17:55.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[12:17:55.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 24.6187 mA
[12:17:55.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[12:17:56.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[12:17:56.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[12:17:56.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 24.6187 mA
[12:17:56.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.8187 mA
[12:17:56.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[12:17:56.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 24.6187 mA
[12:17:56.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[12:17:56.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.4188 mA
[12:17:56.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.8187 mA
[12:17:56.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 23.8187 mA
[12:17:57.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 24.6187 mA
[12:17:57.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 23.8187 mA
[12:17:57.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.8187 mA
[12:17:57.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.6187 mA
[12:17:57.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[12:17:57.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[12:17:57.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[12:17:57.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 23.8187 mA
[12:17:57.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[12:17:57.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[12:17:58.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 23.8187 mA
[12:17:58.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 23.8187 mA
[12:17:58.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  82 Ia 24.6187 mA
[12:17:58.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.0188 mA
[12:17:58.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 25.4188 mA
[12:17:58.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  78 Ia 23.8187 mA
[12:17:58.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  79 Ia 23.8187 mA
[12:17:58.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 23.8187 mA
[12:17:58.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 24.6187 mA
[12:17:58.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  78 Ia 23.0188 mA
[12:17:59.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[12:17:59.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[12:17:59.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[12:17:59.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[12:17:59.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[12:17:59.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[12:17:59.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[12:17:59.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[12:17:59.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[12:17:59.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[12:18:00.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[12:18:00.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[12:18:00.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[12:18:00.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[12:18:00.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[12:18:00.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[12:18:00.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[12:18:00.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[12:18:00.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[12:18:00.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[12:18:01.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[12:18:01.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[12:18:01.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[12:18:01.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[12:18:01.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[12:18:01.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[12:18:01.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[12:18:01.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 24.6187 mA
[12:18:01.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[12:18:01.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[12:18:02.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[12:18:02.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 24.6187 mA
[12:18:02.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[12:18:02.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[12:18:02.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[12:18:02.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[12:18:02.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[12:18:02.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[12:18:02.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.8187 mA
[12:18:02.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 23.8187 mA
[12:18:03.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  82 Ia 24.6187 mA
[12:18:03.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[12:18:03.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[12:18:03.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.0188 mA
[12:18:03.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  83 Ia 24.6187 mA
[12:18:03.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.6187 mA
[12:18:03.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  77 Ia 23.0188 mA
[12:18:03.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  83 Ia 24.6187 mA
[12:18:03.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[12:18:03.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 25.4188 mA
[12:18:04.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 23.8187 mA
[12:18:04.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[12:18:04.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  84 Ia 24.6187 mA
[12:18:04.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.8187 mA
[12:18:04.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  82 Ia 23.8187 mA
[12:18:04.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[12:18:04.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 24.6187 mA
[12:18:04.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.8187 mA
[12:18:04.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  82 Ia 23.8187 mA
[12:18:04.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  83 Ia 24.6187 mA
[12:18:05.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[12:18:05.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[12:18:05.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[12:18:05.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 24.6187 mA
[12:18:05.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.8187 mA
[12:18:05.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[12:18:05.703] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 24.6187 mA
[12:18:05.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  78 Ia 23.0188 mA
[12:18:05.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 24.6187 mA
[12:18:06.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 24.6187 mA
[12:18:06.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  78 Ia 23.0188 mA
[12:18:06.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 24.6187 mA
[12:18:06.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[12:18:06.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[12:18:06.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.8187 mA
[12:18:06.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 23.8187 mA
[12:18:06.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  82 Ia 23.8187 mA
[12:18:06.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  83 Ia 24.6187 mA
[12:18:06.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 23.8187 mA
[12:18:07.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.8187 mA
[12:18:07.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 24.6187 mA
[12:18:07.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[12:18:07.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  80 Ia 23.8187 mA
[12:18:07.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  81 Ia 23.8187 mA
[12:18:07.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[12:18:07.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[12:18:07.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 24.6187 mA
[12:18:07.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 23.0188 mA
[12:18:07.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 24.6187 mA
[12:18:08.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.8187 mA
[12:18:08.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  82 Ia 24.6187 mA
[12:18:08.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  79 Ia 23.8187 mA
[12:18:08.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  80 Ia 23.8187 mA
[12:18:08.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  81 Ia 23.8187 mA
[12:18:08.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  82 Ia 24.6187 mA
[12:18:08.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  79 Ia 23.0188 mA
[12:18:08.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[12:18:08.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[12:18:08.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[12:18:09.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[12:18:09.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[12:18:09.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 24.6187 mA
[12:18:09.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  72 Ia 23.8187 mA
[12:18:09.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[12:18:09.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[12:18:09.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 24.6187 mA
[12:18:09.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  72 Ia 23.8187 mA
[12:18:09.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[12:18:09.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[12:18:10.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[12:18:10.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[12:18:10.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[12:18:10.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[12:18:10.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 24.6187 mA
[12:18:10.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[12:18:10.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[12:18:10.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 24.6187 mA
[12:18:10.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[12:18:10.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[12:18:11.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[12:18:11.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  77
[12:18:11.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  88
[12:18:11.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[12:18:11.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  83
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[12:18:11.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[12:18:11.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[12:18:11.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[12:18:12.910] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[12:18:12.910] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  18.5  18.5  18.5  20.1  20.1  20.1  20.1  19.3  18.5  19.3  19.3
[12:18:12.947] <TB3>     INFO:    ----------------------------------------------------------------------
[12:18:12.947] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[12:18:12.947] <TB3>     INFO:    ----------------------------------------------------------------------
[12:18:13.084] <TB3>     INFO: Expecting 231680 events.
[12:18:21.333] <TB3>     INFO: 231680 events read in total (7532ms).
[12:18:21.487] <TB3>     INFO: Test took 8536ms.
[12:18:21.690] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 61
[12:18:21.695] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 79 and Delta(CalDel) = 61
[12:18:21.698] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 56
[12:18:21.701] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 59
[12:18:21.705] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 55
[12:18:21.708] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:18:21.712] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 80 and Delta(CalDel) = 61
[12:18:21.720] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 62
[12:18:21.723] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 62
[12:18:21.727] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 103 and Delta(CalDel) = 59
[12:18:21.730] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 60
[12:18:21.735] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 61
[12:18:21.738] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 63
[12:18:21.742] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 102 and Delta(CalDel) = 61
[12:18:21.745] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 85 and Delta(CalDel) = 58
[12:18:21.750] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 58
[12:18:21.792] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:18:21.827] <TB3>     INFO:    ----------------------------------------------------------------------
[12:18:21.827] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:18:21.827] <TB3>     INFO:    ----------------------------------------------------------------------
[12:18:21.964] <TB3>     INFO: Expecting 231680 events.
[12:18:30.250] <TB3>     INFO: 231680 events read in total (7571ms).
[12:18:30.255] <TB3>     INFO: Test took 8424ms.
[12:18:30.277] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[12:18:30.573] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[12:18:30.577] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[12:18:30.580] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[12:18:30.584] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 29.5
[12:18:30.588] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 31
[12:18:30.591] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[12:18:30.595] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[12:18:30.598] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[12:18:30.602] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[12:18:30.605] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[12:18:30.609] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[12:18:30.614] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32
[12:18:30.617] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 30
[12:18:30.621] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[12:18:30.624] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[12:18:30.667] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:18:30.667] <TB3>     INFO: CalDel:      134   137   113   120   112   122   132   142   139   122   135   130   152   121   124   129
[12:18:30.667] <TB3>     INFO: VthrComp:     51    51    51    51    52    51    51    51    51    51    51    51    51    51    51    51
[12:18:30.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat
[12:18:30.674] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C1.dat
[12:18:30.674] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C2.dat
[12:18:30.674] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C3.dat
[12:18:30.674] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C4.dat
[12:18:30.674] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C5.dat
[12:18:30.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C6.dat
[12:18:30.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C7.dat
[12:18:30.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C8.dat
[12:18:30.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C9.dat
[12:18:30.675] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C10.dat
[12:18:30.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C11.dat
[12:18:30.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C12.dat
[12:18:30.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C13.dat
[12:18:30.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C14.dat
[12:18:30.676] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:18:30.676] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:18:30.677] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:18:30.677] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[12:18:30.677] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:18:30.762] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:18:30.762] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:18:30.762] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:18:30.762] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:18:30.766] <TB3>     INFO: ######################################################################
[12:18:30.766] <TB3>     INFO: PixTestTiming::doTest()
[12:18:30.766] <TB3>     INFO: ######################################################################
[12:18:30.766] <TB3>     INFO:    ----------------------------------------------------------------------
[12:18:30.766] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[12:18:30.766] <TB3>     INFO:    ----------------------------------------------------------------------
[12:18:30.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:18:32.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:18:34.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:18:37.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:18:39.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:18:41.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:18:44.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:18:46.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:18:48.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:18:50.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:18:53.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:18:55.397] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:18:57.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:18:59.191] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:19:01.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:19:03.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:19:06.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:19:07.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:19:09.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:19:10.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:19:12.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:19:13.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:19:15.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:19:16.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:19:18.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:19:21.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:19:24.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:19:28.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:19:31.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:19:35.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:19:38.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:19:41.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:19:45.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:19:46.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:19:48.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:19:49.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:19:51.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:19:52.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:19:54.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:19:56.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:19:57.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:19:59.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:20:01.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:20:02.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:20:04.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:20:05.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:20:07.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:20:08.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:20:10.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:20:12.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:20:15.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:20:17.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:20:19.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:20:21.832] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:20:24.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:20:26.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:20:28.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:20:30.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:20:33.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:20:35.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:20:37.751] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:20:40.024] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:20:42.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:20:44.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:20:46.844] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:20:49.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:20:51.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:20:53.666] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:20:55.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:20:58.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:21:00.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:21:02.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:21:05.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:21:07.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:21:09.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:21:11.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:21:14.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:21:16.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:21:18.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:21:20.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:21:23.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:21:28.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:21:30.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:21:31.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:21:33.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:21:34.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:21:36.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:21:37.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:21:39.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:21:40.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:21:42.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:21:43.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:21:45.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:21:46.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:21:48.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:21:49.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:21:51.498] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:21:53.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:21:54.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:21:56.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:21:57.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:21:59.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:22:00.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:22:02.154] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:22:03.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:22:05.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:22:07.472] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:22:08.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:22:10.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:22:12.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:22:13.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:22:15.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:22:16.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:22:18.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:22:21.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:22:23.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:22:25.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:22:27.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:22:30.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:22:32.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:22:34.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:22:37.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:22:39.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:22:41.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:22:43.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:22:46.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:22:48.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:22:50.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:22:53.353] <TB3>     INFO: TBM Phase Settings: 224
[12:22:53.353] <TB3>     INFO: 400MHz Phase: 0
[12:22:53.353] <TB3>     INFO: 160MHz Phase: 7
[12:22:53.353] <TB3>     INFO: Functional Phase Area: 4
[12:22:53.355] <TB3>     INFO: Test took 262589 ms.
[12:22:53.356] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:22:53.356] <TB3>     INFO:    ----------------------------------------------------------------------
[12:22:53.356] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[12:22:53.356] <TB3>     INFO:    ----------------------------------------------------------------------
[12:22:53.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:22:56.379] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:22:57.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:22:59.418] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:23:00.938] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:23:02.458] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:23:03.977] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:23:05.496] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:23:08.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:23:12.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:23:17.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:23:22.857] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:23:27.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:23:32.664] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:23:37.948] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:23:43.227] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:23:48.318] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:23:49.838] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:23:51.358] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:23:53.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:23:55.905] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:23:58.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:24:00.451] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:24:02.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:24:04.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:24:05.764] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:24:07.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:24:09.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:24:11.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:24:14.107] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:24:16.380] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:24:18.654] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:24:20.174] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:24:21.693] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:24:23.214] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:24:25.487] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:24:27.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:24:30.034] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:24:32.307] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:24:34.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:24:36.102] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:24:37.621] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:24:39.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:24:41.414] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:24:43.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:24:45.962] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:24:48.236] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:24:50.509] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:24:52.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:24:53.552] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:24:55.073] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:24:57.345] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:24:59.620] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:25:01.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:25:04.168] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:25:06.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:25:07.963] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:25:09.484] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:25:11.005] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:25:13.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:25:15.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:25:17.824] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:25:20.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:25:22.371] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:25:24.273] <TB3>     INFO: ROC Delay Settings: 228
[12:25:24.273] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[12:25:24.273] <TB3>     INFO: ROC Port 0 Delay: 4
[12:25:24.273] <TB3>     INFO: ROC Port 1 Delay: 4
[12:25:24.273] <TB3>     INFO: Functional ROC Area: 5
[12:25:24.278] <TB3>     INFO: Test took 150922 ms.
[12:25:24.278] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[12:25:24.278] <TB3>     INFO:    ----------------------------------------------------------------------
[12:25:24.278] <TB3>     INFO:    PixTestTiming::TimingTest()
[12:25:24.278] <TB3>     INFO:    ----------------------------------------------------------------------
[12:25:25.417] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4608 4608 4608 4608 4609 4608 4608 4608 e062 c000 a101 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 
[12:25:25.417] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4608 4608 4608 4608 4609 4608 4609 4609 e022 c000 a102 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 
[12:25:25.417] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4608 4608 4609 4609 4608 4608 4609 460b e022 c000 a103 8000 4608 4608 4608 4609 4608 4608 4608 4608 e022 c000 
[12:25:25.417] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:25:39.522] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:39.522] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:25:53.578] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:53.578] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:26:07.643] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:07.643] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:26:21.678] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:21.678] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:26:35.745] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:35.745] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:26:49.786] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:49.786] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:27:03.804] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:03.804] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:27:17.858] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:17.858] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:27:32.028] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:32.028] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:27:46.313] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:46.691] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:46.704] <TB3>     INFO: Decoding statistics:
[12:27:46.704] <TB3>     INFO:   General information:
[12:27:46.705] <TB3>     INFO: 	 16bit words read:         240000000
[12:27:46.705] <TB3>     INFO: 	 valid events total:       20000000
[12:27:46.705] <TB3>     INFO: 	 empty events:             20000000
[12:27:46.705] <TB3>     INFO: 	 valid events with pixels: 0
[12:27:46.705] <TB3>     INFO: 	 valid pixel hits:         0
[12:27:46.705] <TB3>     INFO:   Event errors: 	           0
[12:27:46.705] <TB3>     INFO: 	 start marker:             0
[12:27:46.705] <TB3>     INFO: 	 stop marker:              0
[12:27:46.705] <TB3>     INFO: 	 overflow:                 0
[12:27:46.705] <TB3>     INFO: 	 invalid 5bit words:       0
[12:27:46.705] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[12:27:46.705] <TB3>     INFO:   TBM errors: 		           0
[12:27:46.705] <TB3>     INFO: 	 flawed TBM headers:       0
[12:27:46.705] <TB3>     INFO: 	 flawed TBM trailers:      0
[12:27:46.705] <TB3>     INFO: 	 event ID mismatches:      0
[12:27:46.705] <TB3>     INFO:   ROC errors: 		           0
[12:27:46.705] <TB3>     INFO: 	 missing ROC header(s):    0
[12:27:46.705] <TB3>     INFO: 	 misplaced readback start: 0
[12:27:46.705] <TB3>     INFO:   Pixel decoding errors:	   0
[12:27:46.705] <TB3>     INFO: 	 pixel data incomplete:    0
[12:27:46.705] <TB3>     INFO: 	 pixel address:            0
[12:27:46.705] <TB3>     INFO: 	 pulse height fill bit:    0
[12:27:46.705] <TB3>     INFO: 	 buffer corruption:        0
[12:27:46.705] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:46.705] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:27:46.705] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:46.705] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:46.705] <TB3>     INFO:    Read back bit status: 1
[12:27:46.705] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:46.705] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:46.705] <TB3>     INFO:    Timings are good!
[12:27:46.705] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:46.705] <TB3>     INFO: Test took 142427 ms.
[12:27:46.705] <TB3>     INFO: PixTestTiming::TimingTest() done.
[12:27:46.705] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:27:46.706] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:27:46.706] <TB3>     INFO: PixTestTiming::doTest took 555944 ms.
[12:27:46.706] <TB3>     INFO: PixTestTiming::doTest() done
[12:27:46.706] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:27:46.706] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[12:27:46.706] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[12:27:46.706] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[12:27:46.706] <TB3>     INFO: Write out ROCDelayScan3_V0
[12:27:46.707] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:27:46.707] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:27:47.057] <TB3>     INFO: ######################################################################
[12:27:47.057] <TB3>     INFO: PixTestAlive::doTest()
[12:27:47.057] <TB3>     INFO: ######################################################################
[12:27:47.062] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:47.062] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:47.062] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:47.063] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:47.409] <TB3>     INFO: Expecting 41600 events.
[12:27:51.527] <TB3>     INFO: 41600 events read in total (3403ms).
[12:27:51.528] <TB3>     INFO: Test took 4465ms.
[12:27:51.537] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:51.537] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[12:27:51.537] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:27:51.909] <TB3>     INFO: PixTestAlive::aliveTest() done
[12:27:51.909] <TB3>     INFO: number of dead pixels (per ROC):     3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:51.909] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:51.913] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:51.913] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:51.913] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:51.915] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:52.259] <TB3>     INFO: Expecting 41600 events.
[12:27:55.249] <TB3>     INFO: 41600 events read in total (2275ms).
[12:27:55.250] <TB3>     INFO: Test took 3335ms.
[12:27:55.250] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:55.250] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:27:55.250] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:27:55.250] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:27:55.654] <TB3>     INFO: PixTestAlive::maskTest() done
[12:27:55.654] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:55.657] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:55.657] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:55.657] <TB3>     INFO:    ----------------------------------------------------------------------
[12:27:55.658] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:56.010] <TB3>     INFO: Expecting 41600 events.
[12:28:00.125] <TB3>     INFO: 41600 events read in total (3400ms).
[12:28:00.126] <TB3>     INFO: Test took 4467ms.
[12:28:00.134] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:00.134] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[12:28:00.134] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:28:00.509] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[12:28:00.509] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:28:00.509] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:28:00.509] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:28:00.519] <TB3>     INFO: ######################################################################
[12:28:00.519] <TB3>     INFO: PixTestTrim::doTest()
[12:28:00.520] <TB3>     INFO: ######################################################################
[12:28:00.524] <TB3>     INFO:    ----------------------------------------------------------------------
[12:28:00.524] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:28:00.524] <TB3>     INFO:    ----------------------------------------------------------------------
[12:28:00.601] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:28:00.601] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:28:00.663] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:28:00.663] <TB3>     INFO:     run 1 of 1
[12:28:00.663] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:28:01.006] <TB3>     INFO: Expecting 5025280 events.
[12:28:46.551] <TB3>     INFO: 1405320 events read in total (44830ms).
[12:29:31.325] <TB3>     INFO: 2796072 events read in total (89604ms).
[12:30:17.753] <TB3>     INFO: 4198480 events read in total (136033ms).
[12:30:43.455] <TB3>     INFO: 5025280 events read in total (161734ms).
[12:30:43.500] <TB3>     INFO: Test took 162837ms.
[12:30:43.562] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:43.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:45.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:46.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:47.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:49.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:50.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:51.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:53.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:54.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:55.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:57.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:58.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:00.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:01.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:02.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:04.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:05.482] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 167432192
[12:31:05.486] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8971 minThrLimit = 92.885 minThrNLimit = 116.457 -> result = 92.8971 -> 92
[12:31:05.486] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8778 minThrLimit = 90.8436 minThrNLimit = 114.856 -> result = 90.8778 -> 90
[12:31:05.487] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.742 minThrLimit = 100.731 minThrNLimit = 128.05 -> result = 100.742 -> 100
[12:31:05.487] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.873 minThrLimit = 100.854 minThrNLimit = 122.925 -> result = 100.873 -> 100
[12:31:05.488] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.014 minThrLimit = 102.006 minThrNLimit = 122.343 -> result = 102.014 -> 102
[12:31:05.488] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3608 minThrLimit = 94.3315 minThrNLimit = 118.853 -> result = 94.3608 -> 94
[12:31:05.489] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6302 minThrLimit = 84.5994 minThrNLimit = 107.314 -> result = 84.6302 -> 84
[12:31:05.489] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2062 minThrLimit = 97.1941 minThrNLimit = 122.158 -> result = 97.2062 -> 97
[12:31:05.489] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2919 minThrLimit = 95.2606 minThrNLimit = 120.76 -> result = 95.2919 -> 95
[12:31:05.490] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.762 minThrLimit = 101.73 minThrNLimit = 126.96 -> result = 101.762 -> 101
[12:31:05.490] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4894 minThrLimit = 94.4816 minThrNLimit = 115.722 -> result = 94.4894 -> 94
[12:31:05.490] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6278 minThrLimit = 92.6212 minThrNLimit = 119.568 -> result = 92.6278 -> 92
[12:31:05.491] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.416 minThrLimit = 94.3981 minThrNLimit = 114.422 -> result = 94.416 -> 94
[12:31:05.491] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8012 minThrLimit = 94.7903 minThrNLimit = 118.652 -> result = 94.8012 -> 94
[12:31:05.494] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5896 minThrLimit = 93.5539 minThrNLimit = 118.468 -> result = 93.5896 -> 93
[12:31:05.495] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4244 minThrLimit = 99.4155 minThrNLimit = 120.907 -> result = 99.4244 -> 99
[12:31:05.495] <TB3>     INFO: ROC 0 VthrComp = 92
[12:31:05.495] <TB3>     INFO: ROC 1 VthrComp = 90
[12:31:05.495] <TB3>     INFO: ROC 2 VthrComp = 100
[12:31:05.495] <TB3>     INFO: ROC 3 VthrComp = 100
[12:31:05.500] <TB3>     INFO: ROC 4 VthrComp = 102
[12:31:05.500] <TB3>     INFO: ROC 5 VthrComp = 94
[12:31:05.501] <TB3>     INFO: ROC 6 VthrComp = 84
[12:31:05.501] <TB3>     INFO: ROC 7 VthrComp = 97
[12:31:05.501] <TB3>     INFO: ROC 8 VthrComp = 95
[12:31:05.501] <TB3>     INFO: ROC 9 VthrComp = 101
[12:31:05.502] <TB3>     INFO: ROC 10 VthrComp = 94
[12:31:05.502] <TB3>     INFO: ROC 11 VthrComp = 92
[12:31:05.502] <TB3>     INFO: ROC 12 VthrComp = 94
[12:31:05.502] <TB3>     INFO: ROC 13 VthrComp = 94
[12:31:05.503] <TB3>     INFO: ROC 14 VthrComp = 93
[12:31:05.503] <TB3>     INFO: ROC 15 VthrComp = 99
[12:31:05.503] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:31:05.503] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:31:05.520] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:31:05.520] <TB3>     INFO:     run 1 of 1
[12:31:05.520] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:31:05.864] <TB3>     INFO: Expecting 5025280 events.
[12:31:42.230] <TB3>     INFO: 884408 events read in total (35652ms).
[12:32:17.914] <TB3>     INFO: 1767304 events read in total (71336ms).
[12:32:53.595] <TB3>     INFO: 2649960 events read in total (107017ms).
[12:33:29.222] <TB3>     INFO: 3524176 events read in total (142644ms).
[12:34:06.232] <TB3>     INFO: 4393472 events read in total (179654ms).
[12:34:32.366] <TB3>     INFO: 5025280 events read in total (205788ms).
[12:34:32.450] <TB3>     INFO: Test took 206930ms.
[12:34:32.633] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:33.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:34.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:36.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:37.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:39.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:40.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:42.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:44.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:45.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:47.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:48.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:50.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:51.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:53.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:55.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:56.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:58.233] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308527104
[12:34:58.237] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.8343 for pixel 0/15 mean/min/max = 45.5647/33.1246/58.0049
[12:34:58.237] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.5019 for pixel 23/75 mean/min/max = 44.9408/34.3777/55.5039
[12:34:58.238] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.8415 for pixel 28/79 mean/min/max = 44.174/32.0765/56.2714
[12:34:58.238] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.2971 for pixel 1/9 mean/min/max = 45.9078/32.5012/59.3144
[12:34:58.238] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 63.3001 for pixel 21/0 mean/min/max = 47.8002/32.1024/63.498
[12:34:58.239] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2059 for pixel 51/79 mean/min/max = 43.9278/32.2821/55.5734
[12:34:58.239] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.2944 for pixel 13/18 mean/min/max = 44.1363/32.6396/55.633
[12:34:58.239] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.2758 for pixel 2/79 mean/min/max = 44.0742/31.8316/56.3168
[12:34:58.240] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.2801 for pixel 6/66 mean/min/max = 43.7807/32.7286/54.8329
[12:34:58.240] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2877 for pixel 0/7 mean/min/max = 44.8848/32.3042/57.4654
[12:34:58.240] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7682 for pixel 6/0 mean/min/max = 44.6713/32.4808/56.8619
[12:34:58.240] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.1277 for pixel 10/66 mean/min/max = 44.8441/33.4143/56.2738
[12:34:58.241] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.4111 for pixel 19/14 mean/min/max = 45.4385/32.354/58.523
[12:34:58.241] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.1956 for pixel 12/45 mean/min/max = 44.8047/33.06/56.5493
[12:34:58.241] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2197 for pixel 20/6 mean/min/max = 45.3295/33.4319/57.2272
[12:34:58.242] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4052 for pixel 14/79 mean/min/max = 44.1502/31.87/56.4305
[12:34:58.242] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:34:58.374] <TB3>     INFO: Expecting 411648 events.
[12:35:06.031] <TB3>     INFO: 411648 events read in total (6934ms).
[12:35:06.037] <TB3>     INFO: Expecting 411648 events.
[12:35:13.671] <TB3>     INFO: 411648 events read in total (6962ms).
[12:35:13.679] <TB3>     INFO: Expecting 411648 events.
[12:35:21.299] <TB3>     INFO: 411648 events read in total (6953ms).
[12:35:21.310] <TB3>     INFO: Expecting 411648 events.
[12:35:28.912] <TB3>     INFO: 411648 events read in total (6942ms).
[12:35:28.927] <TB3>     INFO: Expecting 411648 events.
[12:35:36.543] <TB3>     INFO: 411648 events read in total (6956ms).
[12:35:36.558] <TB3>     INFO: Expecting 411648 events.
[12:35:44.130] <TB3>     INFO: 411648 events read in total (6913ms).
[12:35:44.147] <TB3>     INFO: Expecting 411648 events.
[12:35:51.741] <TB3>     INFO: 411648 events read in total (6935ms).
[12:35:51.761] <TB3>     INFO: Expecting 411648 events.
[12:35:59.341] <TB3>     INFO: 411648 events read in total (6927ms).
[12:35:59.363] <TB3>     INFO: Expecting 411648 events.
[12:36:06.993] <TB3>     INFO: 411648 events read in total (6977ms).
[12:36:07.017] <TB3>     INFO: Expecting 411648 events.
[12:36:14.593] <TB3>     INFO: 411648 events read in total (6930ms).
[12:36:14.621] <TB3>     INFO: Expecting 411648 events.
[12:36:22.325] <TB3>     INFO: 411648 events read in total (7056ms).
[12:36:22.355] <TB3>     INFO: Expecting 411648 events.
[12:36:29.991] <TB3>     INFO: 411648 events read in total (6992ms).
[12:36:30.025] <TB3>     INFO: Expecting 411648 events.
[12:36:37.642] <TB3>     INFO: 411648 events read in total (6980ms).
[12:36:37.678] <TB3>     INFO: Expecting 411648 events.
[12:36:45.273] <TB3>     INFO: 411648 events read in total (6957ms).
[12:36:45.310] <TB3>     INFO: Expecting 411648 events.
[12:36:52.850] <TB3>     INFO: 411648 events read in total (6904ms).
[12:36:52.889] <TB3>     INFO: Expecting 411648 events.
[12:37:00.527] <TB3>     INFO: 411648 events read in total (7001ms).
[12:37:00.573] <TB3>     INFO: Test took 122331ms.
[12:37:01.074] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0658 < 35 for itrim = 99; old thr = 34.5153 ... break
[12:37:01.110] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7176 < 35 for itrim = 93; old thr = 34.1896 ... break
[12:37:01.148] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7065 < 35 for itrim+1 = 96; old thr = 34.6473 ... break
[12:37:01.181] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1734 < 35 for itrim = 108; old thr = 34.7125 ... break
[12:37:01.209] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1015 < 35 for itrim = 124; old thr = 33.9736 ... break
[12:37:01.240] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0686 < 35 for itrim = 91; old thr = 34.0218 ... break
[12:37:01.279] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3817 < 35 for itrim = 97; old thr = 34.5778 ... break
[12:37:01.313] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.088 < 35 for itrim = 103; old thr = 34.4606 ... break
[12:37:01.356] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6162 < 35 for itrim = 100; old thr = 33.3445 ... break
[12:37:01.383] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0118 < 35 for itrim = 100; old thr = 34.8435 ... break
[12:37:01.417] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3283 < 35 for itrim = 99; old thr = 34.5048 ... break
[12:37:01.463] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0884 < 35 for itrim = 105; old thr = 34.8722 ... break
[12:37:01.492] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2848 < 35 for itrim+1 = 100; old thr = 34.8531 ... break
[12:37:01.532] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0757 < 35 for itrim = 105; old thr = 34.1751 ... break
[12:37:01.570] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.496 < 35 for itrim+1 = 98; old thr = 34.7622 ... break
[12:37:01.603] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2111 < 35 for itrim+1 = 96; old thr = 34.8217 ... break
[12:37:01.681] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:37:01.692] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:37:01.692] <TB3>     INFO:     run 1 of 1
[12:37:01.692] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:37:02.035] <TB3>     INFO: Expecting 5025280 events.
[12:37:38.021] <TB3>     INFO: 870952 events read in total (35271ms).
[12:38:13.356] <TB3>     INFO: 1740840 events read in total (70606ms).
[12:38:48.607] <TB3>     INFO: 2610440 events read in total (105858ms).
[12:39:23.727] <TB3>     INFO: 3470544 events read in total (140977ms).
[12:39:59.669] <TB3>     INFO: 4325504 events read in total (176919ms).
[12:40:28.659] <TB3>     INFO: 5025280 events read in total (205909ms).
[12:40:28.746] <TB3>     INFO: Test took 207054ms.
[12:40:28.937] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:40:29.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:40:30.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:40:32.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:40:34.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:40:35.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:40:37.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:40:38.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:40:40.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:40:42.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:40:43.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:40:45.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:40:46.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:40:48.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:40:50.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:40:51.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:40:53.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:40:54.999] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253214720
[12:40:54.003] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.776734 .. 255.000000
[12:40:55.077] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 255 (-1/-1) hits flags = 528 (plus default)
[12:40:55.088] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:40:55.088] <TB3>     INFO:     run 1 of 1
[12:40:55.088] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:40:55.431] <TB3>     INFO: Expecting 8220160 events.
[12:41:29.839] <TB3>     INFO: 811384 events read in total (33693ms).
[12:42:02.606] <TB3>     INFO: 1622752 events read in total (66460ms).
[12:42:36.515] <TB3>     INFO: 2434384 events read in total (100369ms).
[12:43:09.934] <TB3>     INFO: 3246064 events read in total (133788ms).
[12:43:44.182] <TB3>     INFO: 4057408 events read in total (168036ms).
[12:44:16.939] <TB3>     INFO: 4868328 events read in total (200793ms).
[12:44:52.150] <TB3>     INFO: 5678304 events read in total (236004ms).
[12:45:25.717] <TB3>     INFO: 6487168 events read in total (269571ms).
[12:46:01.093] <TB3>     INFO: 7295592 events read in total (304947ms).
[12:46:33.801] <TB3>     INFO: 8104072 events read in total (337655ms).
[12:46:38.971] <TB3>     INFO: 8220160 events read in total (342825ms).
[12:46:39.123] <TB3>     INFO: Test took 344035ms.
[12:46:39.451] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:46:40.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:46:42.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:46:43.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:46:45.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:46:47.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:46:49.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:46:51.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:46:53.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:46:55.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:46:56.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:46:58.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:47:00.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:47:02.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:47:04.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:47:06.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:47:07.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:47:09.743] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298729472
[12:47:09.823] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.297321 .. 45.068076
[12:47:09.898] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:47:09.908] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:47:09.908] <TB3>     INFO:     run 1 of 1
[12:47:09.908] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:47:10.251] <TB3>     INFO: Expecting 1697280 events.
[12:47:51.862] <TB3>     INFO: 1164960 events read in total (40889ms).
[12:48:10.882] <TB3>     INFO: 1697280 events read in total (59909ms).
[12:48:10.898] <TB3>     INFO: Test took 60990ms.
[12:48:10.932] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:48:11.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:48:11.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:48:12.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:48:13.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:48:14.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:48:15.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:48:16.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:48:17.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:48:18.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:48:19.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:48:20.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:48:21.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:48:22.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:48:23.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:48:24.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:48:25.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:48:26.447] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291524608
[12:48:26.528] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.876590 .. 41.785126
[12:48:26.603] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:48:26.613] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:48:26.613] <TB3>     INFO:     run 1 of 1
[12:48:26.613] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:48:26.956] <TB3>     INFO: Expecting 1431040 events.
[12:49:10.056] <TB3>     INFO: 1186232 events read in total (42385ms).
[12:49:20.119] <TB3>     INFO: 1431040 events read in total (52449ms).
[12:49:20.142] <TB3>     INFO: Test took 53530ms.
[12:49:20.198] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:20.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:49:21.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:49:22.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:49:24.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:49:25.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:49:26.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:49:27.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:49:28.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:49:29.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:30.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:31.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:32.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:33.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:34.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:35.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:36.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:37.291] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306528256
[12:49:37.373] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.278467 .. 41.785126
[12:49:37.447] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:49:37.458] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:49:37.458] <TB3>     INFO:     run 1 of 1
[12:49:37.458] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:49:37.803] <TB3>     INFO: Expecting 1331200 events.
[12:50:19.600] <TB3>     INFO: 1159320 events read in total (41082ms).
[12:50:26.063] <TB3>     INFO: 1331200 events read in total (47545ms).
[12:50:26.074] <TB3>     INFO: Test took 48616ms.
[12:50:26.103] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:26.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:50:27.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:50:28.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:50:28.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:50:29.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:50:30.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:50:31.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:50:32.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:50:33.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:50:34.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:50:35.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:50:36.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:50:37.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:50:38.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:50:39.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:50:40.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:50:40.951] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244559872
[12:50:41.033] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:50:41.033] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:50:41.045] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:50:41.045] <TB3>     INFO:     run 1 of 1
[12:50:41.045] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:50:41.390] <TB3>     INFO: Expecting 1364480 events.
[12:51:21.880] <TB3>     INFO: 1075464 events read in total (39776ms).
[12:51:32.943] <TB3>     INFO: 1364480 events read in total (50840ms).
[12:51:32.961] <TB3>     INFO: Test took 51917ms.
[12:51:32.998] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:33.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:51:34.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:51:35.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:51:35.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:51:36.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:51:37.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:51:38.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:51:39.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:51:40.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:51:41.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:51:42.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:51:43.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:51:44.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:51:45.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:51:46.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:51:47.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:51:48.558] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319848448
[12:51:48.592] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[12:51:48.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[12:51:48.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[12:51:48.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[12:51:48.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[12:51:48.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[12:51:48.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[12:51:48.594] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C0.dat
[12:51:48.605] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C1.dat
[12:51:48.612] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C2.dat
[12:51:48.619] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C3.dat
[12:51:48.626] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C4.dat
[12:51:48.634] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C5.dat
[12:51:48.641] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C6.dat
[12:51:48.648] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C7.dat
[12:51:48.655] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C8.dat
[12:51:48.662] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C9.dat
[12:51:48.669] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C10.dat
[12:51:48.677] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C11.dat
[12:51:48.684] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C12.dat
[12:51:48.691] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C13.dat
[12:51:48.698] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C14.dat
[12:51:48.705] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C15.dat
[12:51:48.712] <TB3>     INFO: PixTestTrim::trimTest() done
[12:51:48.716] <TB3>     INFO: vtrim:      99  93  96 108 124  91  97 103 100 100  99 105 100 105  98  96 
[12:51:48.716] <TB3>     INFO: vthrcomp:   92  90 100 100 102  94  84  97  95 101  94  92  94  94  93  99 
[12:51:48.716] <TB3>     INFO: vcal mean:  34.97  35.02  34.96  34.99  34.99  34.97  34.99  34.97  34.99  34.98  34.99  34.98  34.99  34.96  34.98  34.93 
[12:51:48.716] <TB3>     INFO: vcal RMS:    1.25   0.78   0.79   0.83   1.19   0.80   0.82   0.86   0.78   0.83   0.82   0.80   0.85   0.83   0.83   0.85 
[12:51:48.716] <TB3>     INFO: bits mean:   8.92   9.44   9.62   9.12   9.07   9.54  10.18   9.98   9.91   9.40   9.38   9.49   9.41   9.56   9.34   9.91 
[12:51:48.716] <TB3>     INFO: bits RMS:    2.76   2.44   2.73   2.76   2.64   2.74   2.36   2.64   2.52   2.74   2.80   2.58   2.70   2.62   2.60   2.63 
[12:51:48.726] <TB3>     INFO:    ----------------------------------------------------------------------
[12:51:48.726] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:51:48.726] <TB3>     INFO:    ----------------------------------------------------------------------
[12:51:48.729] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:51:48.729] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:51:48.740] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:51:48.740] <TB3>     INFO:     run 1 of 1
[12:51:48.740] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:51:49.085] <TB3>     INFO: Expecting 4160000 events.
[12:52:35.660] <TB3>     INFO: 1149145 events read in total (45860ms).
[12:53:21.751] <TB3>     INFO: 2286650 events read in total (91951ms).
[12:54:07.531] <TB3>     INFO: 3409640 events read in total (137731ms).
[12:54:37.795] <TB3>     INFO: 4160000 events read in total (167995ms).
[12:54:37.859] <TB3>     INFO: Test took 169119ms.
[12:54:37.992] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:38.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:40.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:41.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:43.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:45.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:47.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:49.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:51.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:53.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:55.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:57.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:59.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:55:01.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:55:04.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:05.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:07.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:09.897] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313397248
[12:55:09.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:55:09.974] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:55:09.975] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[12:55:09.985] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:55:09.985] <TB3>     INFO:     run 1 of 1
[12:55:09.985] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:10.329] <TB3>     INFO: Expecting 3723200 events.
[12:55:57.937] <TB3>     INFO: 1168465 events read in total (46893ms).
[12:56:44.883] <TB3>     INFO: 2320440 events read in total (93839ms).
[12:57:31.478] <TB3>     INFO: 3458030 events read in total (140435ms).
[12:57:43.533] <TB3>     INFO: 3723200 events read in total (152489ms).
[12:57:43.604] <TB3>     INFO: Test took 153619ms.
[12:57:43.789] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:44.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:57:45.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:57:47.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:57:49.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:51.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:52.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:54.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:56.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:58.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:00.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:01.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:03.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:05.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:58:07.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:58:09.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:58:10.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:58:12.560] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303448064
[12:58:12.561] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:58:12.634] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:58:12.634] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[12:58:12.645] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:58:12.645] <TB3>     INFO:     run 1 of 1
[12:58:12.645] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:58:12.988] <TB3>     INFO: Expecting 3494400 events.
[12:59:02.094] <TB3>     INFO: 1210420 events read in total (48391ms).
[12:59:48.203] <TB3>     INFO: 2399880 events read in total (94500ms).
[13:00:33.467] <TB3>     INFO: 3494400 events read in total (139764ms).
[13:00:33.515] <TB3>     INFO: Test took 140870ms.
[13:00:33.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:00:33.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:00:35.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:00:37.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:00:39.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:00:40.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:00:42.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:00:44.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:00:46.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:00:48.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:00:49.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:00:51.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:00:53.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:00:55.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:00:57.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:00:58.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:01:00.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:01:02.464] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297205760
[13:01:02.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:01:02.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:01:02.541] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[13:01:02.551] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:01:02.551] <TB3>     INFO:     run 1 of 1
[13:01:02.551] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:01:02.895] <TB3>     INFO: Expecting 3494400 events.
[13:01:51.840] <TB3>     INFO: 1210370 events read in total (48230ms).
[13:02:39.433] <TB3>     INFO: 2399630 events read in total (95823ms).
[13:03:23.531] <TB3>     INFO: 3494400 events read in total (139921ms).
[13:03:23.578] <TB3>     INFO: Test took 141027ms.
[13:03:23.672] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:23.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:25.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:27.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:28.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:30.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:32.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:33.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:35.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:37.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:39.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:40.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:42.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:03:44.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:03:45.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:03:47.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:03:49.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:03:50.972] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366473216
[13:03:50.973] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:03:51.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:03:51.048] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[13:03:51.059] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:03:51.060] <TB3>     INFO:     run 1 of 1
[13:03:51.060] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:03:51.409] <TB3>     INFO: Expecting 3494400 events.
[13:04:40.472] <TB3>     INFO: 1210260 events read in total (48347ms).
[13:05:28.169] <TB3>     INFO: 2399095 events read in total (96044ms).
[13:06:12.328] <TB3>     INFO: 3494400 events read in total (140203ms).
[13:06:12.383] <TB3>     INFO: Test took 141324ms.
[13:06:12.482] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:12.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:06:14.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:06:16.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:06:18.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:06:19.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:06:21.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:06:23.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:06:25.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:06:27.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:06:28.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:06:30.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:06:32.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:06:34.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:06:35.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:06:37.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:06:39.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:06:41.285] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369393664
[13:06:41.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.51184, thr difference RMS: 1.56972
[13:06:41.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.73926, thr difference RMS: 1.25948
[13:06:41.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41976, thr difference RMS: 1.66212
[13:06:41.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.59273, thr difference RMS: 1.59336
[13:06:41.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.77108, thr difference RMS: 1.39465
[13:06:41.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.56063, thr difference RMS: 1.54698
[13:06:41.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.87304, thr difference RMS: 1.28806
[13:06:41.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.12689, thr difference RMS: 1.62911
[13:06:41.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.13696, thr difference RMS: 1.64133
[13:06:41.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.8904, thr difference RMS: 1.52027
[13:06:41.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.7211, thr difference RMS: 1.63287
[13:06:41.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.70684, thr difference RMS: 1.5059
[13:06:41.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.98231, thr difference RMS: 1.71243
[13:06:41.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.84724, thr difference RMS: 1.64736
[13:06:41.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.84651, thr difference RMS: 1.53688
[13:06:41.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.87092, thr difference RMS: 1.89735
[13:06:41.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.38402, thr difference RMS: 1.54988
[13:06:41.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.74883, thr difference RMS: 1.23905
[13:06:41.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.46938, thr difference RMS: 1.66125
[13:06:41.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.39758, thr difference RMS: 1.59791
[13:06:41.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.54572, thr difference RMS: 1.37967
[13:06:41.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.52337, thr difference RMS: 1.53628
[13:06:41.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.86085, thr difference RMS: 1.31381
[13:06:41.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.07678, thr difference RMS: 1.65039
[13:06:41.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.17913, thr difference RMS: 1.59746
[13:06:41.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.88129, thr difference RMS: 1.50802
[13:06:41.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.62794, thr difference RMS: 1.63134
[13:06:41.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.67724, thr difference RMS: 1.52521
[13:06:41.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.85095, thr difference RMS: 1.73294
[13:06:41.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.77859, thr difference RMS: 1.62326
[13:06:41.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.81998, thr difference RMS: 1.54128
[13:06:41.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.77441, thr difference RMS: 1.88294
[13:06:41.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.43797, thr difference RMS: 1.57323
[13:06:41.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.81096, thr difference RMS: 1.24779
[13:06:41.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.54504, thr difference RMS: 1.65154
[13:06:41.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.32893, thr difference RMS: 1.58384
[13:06:41.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.44171, thr difference RMS: 1.39643
[13:06:41.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.53637, thr difference RMS: 1.53819
[13:06:41.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.96816, thr difference RMS: 1.2923
[13:06:41.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.15922, thr difference RMS: 1.62049
[13:06:41.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.2525, thr difference RMS: 1.62761
[13:06:41.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.93898, thr difference RMS: 1.54499
[13:06:41.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.62076, thr difference RMS: 1.62327
[13:06:41.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.82092, thr difference RMS: 1.52092
[13:06:41.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.89317, thr difference RMS: 1.71852
[13:06:41.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.80202, thr difference RMS: 1.63781
[13:06:41.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.89658, thr difference RMS: 1.52044
[13:06:41.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.87971, thr difference RMS: 1.8819
[13:06:41.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.41671, thr difference RMS: 1.54123
[13:06:41.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.87735, thr difference RMS: 1.22314
[13:06:41.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.6419, thr difference RMS: 1.65573
[13:06:41.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.21251, thr difference RMS: 1.59842
[13:06:41.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.41426, thr difference RMS: 1.39186
[13:06:41.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.47456, thr difference RMS: 1.53284
[13:06:41.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.10072, thr difference RMS: 1.29276
[13:06:41.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.29932, thr difference RMS: 1.61684
[13:06:41.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.44873, thr difference RMS: 1.60893
[13:06:41.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.96379, thr difference RMS: 1.55041
[13:06:41.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.61873, thr difference RMS: 1.644
[13:06:41.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.93859, thr difference RMS: 1.52428
[13:06:41.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.84892, thr difference RMS: 1.74243
[13:06:41.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.82807, thr difference RMS: 1.63266
[13:06:41.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.90787, thr difference RMS: 1.52914
[13:06:41.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.88875, thr difference RMS: 1.92997
[13:06:41.410] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:06:41.414] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2320 seconds
[13:06:41.414] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:06:42.120] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:06:42.120] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:06:42.123] <TB3>     INFO: ######################################################################
[13:06:42.123] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:06:42.123] <TB3>     INFO: ######################################################################
[13:06:42.123] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:42.123] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:06:42.123] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:42.123] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:06:42.134] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:06:42.134] <TB3>     INFO:     run 1 of 1
[13:06:42.134] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:06:42.477] <TB3>     INFO: Expecting 59072000 events.
[13:07:11.831] <TB3>     INFO: 1073000 events read in total (28639ms).
[13:07:40.374] <TB3>     INFO: 2141200 events read in total (57182ms).
[13:08:08.766] <TB3>     INFO: 3209600 events read in total (85574ms).
[13:08:37.399] <TB3>     INFO: 4281600 events read in total (114207ms).
[13:09:05.888] <TB3>     INFO: 5349400 events read in total (142696ms).
[13:09:34.471] <TB3>     INFO: 6417400 events read in total (171279ms).
[13:10:03.076] <TB3>     INFO: 7489600 events read in total (199884ms).
[13:10:31.666] <TB3>     INFO: 8558600 events read in total (228474ms).
[13:11:00.210] <TB3>     INFO: 9626800 events read in total (257018ms).
[13:11:28.797] <TB3>     INFO: 10699000 events read in total (285605ms).
[13:11:57.354] <TB3>     INFO: 11767400 events read in total (314162ms).
[13:12:25.822] <TB3>     INFO: 12835400 events read in total (342630ms).
[13:12:54.456] <TB3>     INFO: 13906000 events read in total (371264ms).
[13:13:23.014] <TB3>     INFO: 14975800 events read in total (399822ms).
[13:13:51.487] <TB3>     INFO: 16044000 events read in total (428295ms).
[13:14:20.152] <TB3>     INFO: 17114000 events read in total (456960ms).
[13:14:48.751] <TB3>     INFO: 18185000 events read in total (485559ms).
[13:15:17.419] <TB3>     INFO: 19253000 events read in total (514227ms).
[13:15:46.147] <TB3>     INFO: 20323000 events read in total (542955ms).
[13:16:14.730] <TB3>     INFO: 21393800 events read in total (571538ms).
[13:16:43.296] <TB3>     INFO: 22462000 events read in total (600104ms).
[13:17:11.932] <TB3>     INFO: 23531200 events read in total (628740ms).
[13:17:40.593] <TB3>     INFO: 24602800 events read in total (657401ms).
[13:18:09.334] <TB3>     INFO: 25671400 events read in total (686142ms).
[13:18:38.011] <TB3>     INFO: 26742000 events read in total (714819ms).
[13:19:06.643] <TB3>     INFO: 27813000 events read in total (743452ms).
[13:19:35.223] <TB3>     INFO: 28881400 events read in total (772031ms).
[13:20:03.923] <TB3>     INFO: 29952000 events read in total (800731ms).
[13:20:32.486] <TB3>     INFO: 31022200 events read in total (829294ms).
[13:21:01.134] <TB3>     INFO: 32090800 events read in total (857942ms).
[13:21:29.806] <TB3>     INFO: 33161800 events read in total (886614ms).
[13:21:58.621] <TB3>     INFO: 34231400 events read in total (915430ms).
[13:22:27.388] <TB3>     INFO: 35299800 events read in total (944196ms).
[13:22:56.097] <TB3>     INFO: 36370000 events read in total (972905ms).
[13:23:24.711] <TB3>     INFO: 37439800 events read in total (1001519ms).
[13:23:53.282] <TB3>     INFO: 38507800 events read in total (1030090ms).
[13:24:21.866] <TB3>     INFO: 39577600 events read in total (1058674ms).
[13:24:50.462] <TB3>     INFO: 40648600 events read in total (1087270ms).
[13:25:19.106] <TB3>     INFO: 41716800 events read in total (1115914ms).
[13:25:47.649] <TB3>     INFO: 42784800 events read in total (1144457ms).
[13:26:16.078] <TB3>     INFO: 43856600 events read in total (1172886ms).
[13:26:44.609] <TB3>     INFO: 44924600 events read in total (1201417ms).
[13:27:13.394] <TB3>     INFO: 45992400 events read in total (1230202ms).
[13:27:41.988] <TB3>     INFO: 47062600 events read in total (1258796ms).
[13:28:10.382] <TB3>     INFO: 48131400 events read in total (1287190ms).
[13:28:38.784] <TB3>     INFO: 49199800 events read in total (1315592ms).
[13:29:07.049] <TB3>     INFO: 50267000 events read in total (1343857ms).
[13:29:35.364] <TB3>     INFO: 51337400 events read in total (1372172ms).
[13:30:03.770] <TB3>     INFO: 52406800 events read in total (1400578ms).
[13:30:32.181] <TB3>     INFO: 53474800 events read in total (1428989ms).
[13:31:00.509] <TB3>     INFO: 54542600 events read in total (1457317ms).
[13:31:28.936] <TB3>     INFO: 55614600 events read in total (1485744ms).
[13:31:57.288] <TB3>     INFO: 56682000 events read in total (1514096ms).
[13:32:25.664] <TB3>     INFO: 57749800 events read in total (1542472ms).
[13:32:54.098] <TB3>     INFO: 58819800 events read in total (1570906ms).
[13:33:01.084] <TB3>     INFO: 59072000 events read in total (1577892ms).
[13:33:01.106] <TB3>     INFO: Test took 1578972ms.
[13:33:01.165] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:01.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:01.305] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:02.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:02.560] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:03.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:03.804] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:04.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:04.998] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:06.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:06.174] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:07.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:07.343] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:08.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:08.506] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:09.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:09.654] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:10.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:10.808] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:11.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:11.992] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:13.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:13.185] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:14.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:14.356] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:15.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:15.516] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:16.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:16.708] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:17.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:17.869] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:19.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:19.021] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:33:20.163] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 487600128
[13:33:20.197] <TB3>     INFO: PixTestScurves::scurves() done 
[13:33:20.198] <TB3>     INFO: Vcal mean:  35.04  35.14  35.03  35.03  35.15  35.07  35.11  35.09  35.03  35.05  35.09  35.04  35.00  35.10  35.06  35.10 
[13:33:20.200] <TB3>     INFO: Vcal RMS:    1.17   0.65   0.66   0.69   0.98   0.66   0.69   0.74   0.66   0.70   0.69   0.67   0.72   0.69   0.69   0.72 
[13:33:20.200] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:33:20.279] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:33:20.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:33:20.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:33:20.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:33:20.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:33:20.279] <TB3>     INFO: ######################################################################
[13:33:20.279] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:33:20.279] <TB3>     INFO: ######################################################################
[13:33:20.286] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:20.634] <TB3>     INFO: Expecting 41600 events.
[13:33:24.720] <TB3>     INFO: 41600 events read in total (3355ms).
[13:33:24.722] <TB3>     INFO: Test took 4434ms.
[13:33:24.731] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:24.731] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:33:24.731] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:33:24.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 35, 7] has eff 0/10
[13:33:24.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 35, 7]
[13:33:24.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 35, 8] has eff 0/10
[13:33:24.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 35, 8]
[13:33:24.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 34, 12] has eff 0/10
[13:33:24.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 34, 12]
[13:33:24.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 1, 74] has eff 0/10
[13:33:24.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 1, 74]
[13:33:24.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 49, 75] has eff 0/10
[13:33:24.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 49, 75]
[13:33:24.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[13:33:24.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:33:24.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:33:24.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:33:25.079] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:33:25.429] <TB3>     INFO: Expecting 41600 events.
[13:33:29.559] <TB3>     INFO: 41600 events read in total (3415ms).
[13:33:29.560] <TB3>     INFO: Test took 4481ms.
[13:33:29.568] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:29.568] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[13:33:29.568] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:33:29.572] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.184
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 178
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.726
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.724
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 177
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.763
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.761
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.785
[13:33:29.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.42
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.595
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.305
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.321
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 162
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.71
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 174
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.933
[13:33:29.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,12] phvalue 179
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.425
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.061
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.725
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.856
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:33:29.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:33:29.663] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:33:30.008] <TB3>     INFO: Expecting 41600 events.
[13:33:34.168] <TB3>     INFO: 41600 events read in total (3446ms).
[13:33:34.169] <TB3>     INFO: Test took 4505ms.
[13:33:34.177] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:34.177] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[13:33:34.177] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:33:34.180] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:33:34.181] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 13
[13:33:34.181] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2778
[13:33:34.181] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 81
[13:33:34.181] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.919
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 72
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9866
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 78
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3915
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,24] phvalue 73
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.0215
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 56
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3198
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 63
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4125
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 82
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0374
[13:33:34.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 78
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.97
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 65
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.3483
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 58
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2169
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.517
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1377
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 72
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.8722
[13:33:34.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 47
[13:33:34.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5239
[13:33:34.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 72
[13:33:34.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9192
[13:33:34.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 65
[13:33:34.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 0 0
[13:33:34.597] <TB3>     INFO: Expecting 2560 events.
[13:33:35.557] <TB3>     INFO: 2560 events read in total (245ms).
[13:33:35.558] <TB3>     INFO: Test took 1373ms.
[13:33:35.558] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:35.558] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 1 1
[13:33:36.068] <TB3>     INFO: Expecting 2560 events.
[13:33:37.027] <TB3>     INFO: 2560 events read in total (244ms).
[13:33:37.027] <TB3>     INFO: Test took 1469ms.
[13:33:37.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:37.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 2 2
[13:33:37.535] <TB3>     INFO: Expecting 2560 events.
[13:33:38.492] <TB3>     INFO: 2560 events read in total (243ms).
[13:33:38.492] <TB3>     INFO: Test took 1465ms.
[13:33:38.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:38.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 24, 3 3
[13:33:38.000] <TB3>     INFO: Expecting 2560 events.
[13:33:39.957] <TB3>     INFO: 2560 events read in total (242ms).
[13:33:39.957] <TB3>     INFO: Test took 1464ms.
[13:33:39.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:39.958] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[13:33:40.465] <TB3>     INFO: Expecting 2560 events.
[13:33:41.423] <TB3>     INFO: 2560 events read in total (243ms).
[13:33:41.423] <TB3>     INFO: Test took 1465ms.
[13:33:41.423] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:41.423] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 5 5
[13:33:41.931] <TB3>     INFO: Expecting 2560 events.
[13:33:42.890] <TB3>     INFO: 2560 events read in total (244ms).
[13:33:42.890] <TB3>     INFO: Test took 1466ms.
[13:33:42.890] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:42.891] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 6 6
[13:33:43.398] <TB3>     INFO: Expecting 2560 events.
[13:33:44.357] <TB3>     INFO: 2560 events read in total (244ms).
[13:33:44.357] <TB3>     INFO: Test took 1466ms.
[13:33:44.359] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:44.359] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 7 7
[13:33:44.866] <TB3>     INFO: Expecting 2560 events.
[13:33:45.823] <TB3>     INFO: 2560 events read in total (243ms).
[13:33:45.823] <TB3>     INFO: Test took 1464ms.
[13:33:45.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:45.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[13:33:46.332] <TB3>     INFO: Expecting 2560 events.
[13:33:47.288] <TB3>     INFO: 2560 events read in total (241ms).
[13:33:47.288] <TB3>     INFO: Test took 1464ms.
[13:33:47.289] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:47.289] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 9 9
[13:33:47.796] <TB3>     INFO: Expecting 2560 events.
[13:33:48.755] <TB3>     INFO: 2560 events read in total (244ms).
[13:33:48.756] <TB3>     INFO: Test took 1467ms.
[13:33:48.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:48.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[13:33:49.263] <TB3>     INFO: Expecting 2560 events.
[13:33:50.221] <TB3>     INFO: 2560 events read in total (243ms).
[13:33:50.221] <TB3>     INFO: Test took 1464ms.
[13:33:50.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:50.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[13:33:50.729] <TB3>     INFO: Expecting 2560 events.
[13:33:51.687] <TB3>     INFO: 2560 events read in total (243ms).
[13:33:51.687] <TB3>     INFO: Test took 1466ms.
[13:33:51.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:51.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 12 12
[13:33:52.195] <TB3>     INFO: Expecting 2560 events.
[13:33:53.151] <TB3>     INFO: 2560 events read in total (241ms).
[13:33:53.151] <TB3>     INFO: Test took 1463ms.
[13:33:53.152] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:53.152] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 13 13
[13:33:53.659] <TB3>     INFO: Expecting 2560 events.
[13:33:54.618] <TB3>     INFO: 2560 events read in total (244ms).
[13:33:54.618] <TB3>     INFO: Test took 1466ms.
[13:33:54.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:54.618] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 14 14
[13:33:55.126] <TB3>     INFO: Expecting 2560 events.
[13:33:56.086] <TB3>     INFO: 2560 events read in total (244ms).
[13:33:56.086] <TB3>     INFO: Test took 1468ms.
[13:33:56.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:56.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 15 15
[13:33:56.596] <TB3>     INFO: Expecting 2560 events.
[13:33:57.556] <TB3>     INFO: 2560 events read in total (245ms).
[13:33:57.556] <TB3>     INFO: Test took 1470ms.
[13:33:57.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[13:33:57.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:33:57.560] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:58.065] <TB3>     INFO: Expecting 655360 events.
[13:34:09.871] <TB3>     INFO: 655360 events read in total (11090ms).
[13:34:09.882] <TB3>     INFO: Expecting 655360 events.
[13:34:21.621] <TB3>     INFO: 655360 events read in total (11172ms).
[13:34:21.636] <TB3>     INFO: Expecting 655360 events.
[13:34:33.402] <TB3>     INFO: 655360 events read in total (11206ms).
[13:34:33.421] <TB3>     INFO: Expecting 655360 events.
[13:34:45.057] <TB3>     INFO: 655360 events read in total (11082ms).
[13:34:45.082] <TB3>     INFO: Expecting 655360 events.
[13:34:56.805] <TB3>     INFO: 655360 events read in total (11168ms).
[13:34:56.834] <TB3>     INFO: Expecting 655360 events.
[13:35:08.535] <TB3>     INFO: 655360 events read in total (11151ms).
[13:35:08.568] <TB3>     INFO: Expecting 655360 events.
[13:35:20.206] <TB3>     INFO: 655360 events read in total (11093ms).
[13:35:20.243] <TB3>     INFO: Expecting 655360 events.
[13:35:31.889] <TB3>     INFO: 655360 events read in total (11103ms).
[13:35:31.930] <TB3>     INFO: Expecting 655360 events.
[13:35:43.597] <TB3>     INFO: 655360 events read in total (11127ms).
[13:35:43.642] <TB3>     INFO: Expecting 655360 events.
[13:35:55.302] <TB3>     INFO: 655360 events read in total (11125ms).
[13:35:55.350] <TB3>     INFO: Expecting 655360 events.
[13:36:07.024] <TB3>     INFO: 655360 events read in total (11140ms).
[13:36:07.076] <TB3>     INFO: Expecting 655360 events.
[13:36:18.730] <TB3>     INFO: 655360 events read in total (11127ms).
[13:36:18.789] <TB3>     INFO: Expecting 655360 events.
[13:36:30.466] <TB3>     INFO: 655360 events read in total (11151ms).
[13:36:30.529] <TB3>     INFO: Expecting 655360 events.
[13:36:41.954] <TB3>     INFO: 655360 events read in total (10899ms).
[13:36:42.023] <TB3>     INFO: Expecting 655360 events.
[13:36:53.470] <TB3>     INFO: 655360 events read in total (10920ms).
[13:36:53.544] <TB3>     INFO: Expecting 655360 events.
[13:37:04.957] <TB3>     INFO: 655360 events read in total (10886ms).
[13:37:05.034] <TB3>     INFO: Test took 187474ms.
[13:37:05.128] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:05.434] <TB3>     INFO: Expecting 655360 events.
[13:37:17.044] <TB3>     INFO: 655360 events read in total (10895ms).
[13:37:17.058] <TB3>     INFO: Expecting 655360 events.
[13:37:29.106] <TB3>     INFO: 655360 events read in total (11487ms).
[13:37:29.124] <TB3>     INFO: Expecting 655360 events.
[13:37:41.102] <TB3>     INFO: 655360 events read in total (11417ms).
[13:37:41.126] <TB3>     INFO: Expecting 655360 events.
[13:37:52.845] <TB3>     INFO: 655360 events read in total (11166ms).
[13:37:52.882] <TB3>     INFO: Expecting 655360 events.
[13:38:04.396] <TB3>     INFO: 655360 events read in total (10988ms).
[13:38:04.425] <TB3>     INFO: Expecting 655360 events.
[13:38:16.212] <TB3>     INFO: 655360 events read in total (11231ms).
[13:38:16.245] <TB3>     INFO: Expecting 655360 events.
[13:38:27.928] <TB3>     INFO: 655360 events read in total (11130ms).
[13:38:27.966] <TB3>     INFO: Expecting 655360 events.
[13:38:39.764] <TB3>     INFO: 655360 events read in total (11253ms).
[13:38:39.805] <TB3>     INFO: Expecting 655360 events.
[13:38:51.442] <TB3>     INFO: 655360 events read in total (11096ms).
[13:38:51.488] <TB3>     INFO: Expecting 655360 events.
[13:39:03.331] <TB3>     INFO: 655360 events read in total (11309ms).
[13:39:03.381] <TB3>     INFO: Expecting 655360 events.
[13:39:15.005] <TB3>     INFO: 655360 events read in total (11097ms).
[13:39:15.058] <TB3>     INFO: Expecting 655360 events.
[13:39:26.889] <TB3>     INFO: 655360 events read in total (11304ms).
[13:39:26.949] <TB3>     INFO: Expecting 655360 events.
[13:39:38.708] <TB3>     INFO: 655360 events read in total (11232ms).
[13:39:38.771] <TB3>     INFO: Expecting 655360 events.
[13:39:50.518] <TB3>     INFO: 655360 events read in total (11221ms).
[13:39:50.584] <TB3>     INFO: Expecting 655360 events.
[13:40:02.437] <TB3>     INFO: 655360 events read in total (11327ms).
[13:40:02.514] <TB3>     INFO: Expecting 655360 events.
[13:40:14.583] <TB3>     INFO: 655360 events read in total (11541ms).
[13:40:14.668] <TB3>     INFO: Test took 189540ms.
[13:40:14.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:40:14.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:40:14.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:40:14.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:40:14.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:40:14.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:40:14.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:40:14.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:40:14.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:40:14.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:40:14.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:40:14.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:40:14.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:40:14.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:40:14.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:40:14.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:40:14.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:40:14.863] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.870] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.878] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.887] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:40:14.895] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.912] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:40:14.919] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:40:14.926] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:40:14.934] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:40:14.942] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[13:40:14.950] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.959] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.966] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.974] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.981] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.989] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.996] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:14.004] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:15.011] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:15.018] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:15.026] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:15.033] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:40:15.041] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:40:15.048] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:40:15.056] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:40:15.063] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[13:40:15.071] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[13:40:15.078] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:40:15.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:40:15.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[13:40:15.123] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[13:40:15.123] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[13:40:15.125] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[13:40:15.126] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[13:40:15.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[13:40:15.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[13:40:15.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[13:40:15.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[13:40:15.504] <TB3>     INFO: Expecting 41600 events.
[13:40:19.425] <TB3>     INFO: 41600 events read in total (3206ms).
[13:40:19.426] <TB3>     INFO: Test took 4283ms.
[13:40:20.076] <TB3>     INFO: Expecting 41600 events.
[13:40:23.876] <TB3>     INFO: 41600 events read in total (3084ms).
[13:40:23.876] <TB3>     INFO: Test took 4142ms.
[13:40:24.528] <TB3>     INFO: Expecting 41600 events.
[13:40:28.329] <TB3>     INFO: 41600 events read in total (3086ms).
[13:40:28.330] <TB3>     INFO: Test took 4141ms.
[13:40:28.641] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:28.773] <TB3>     INFO: Expecting 2560 events.
[13:40:29.730] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:29.730] <TB3>     INFO: Test took 1089ms.
[13:40:29.732] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:30.240] <TB3>     INFO: Expecting 2560 events.
[13:40:31.197] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:31.197] <TB3>     INFO: Test took 1465ms.
[13:40:31.199] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:31.706] <TB3>     INFO: Expecting 2560 events.
[13:40:32.663] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:32.664] <TB3>     INFO: Test took 1465ms.
[13:40:32.666] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:33.173] <TB3>     INFO: Expecting 2560 events.
[13:40:34.130] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:34.130] <TB3>     INFO: Test took 1464ms.
[13:40:34.132] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:34.639] <TB3>     INFO: Expecting 2560 events.
[13:40:35.597] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:35.598] <TB3>     INFO: Test took 1466ms.
[13:40:35.599] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:36.107] <TB3>     INFO: Expecting 2560 events.
[13:40:37.064] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:37.064] <TB3>     INFO: Test took 1465ms.
[13:40:37.066] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:37.573] <TB3>     INFO: Expecting 2560 events.
[13:40:38.531] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:38.531] <TB3>     INFO: Test took 1465ms.
[13:40:38.533] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:39.040] <TB3>     INFO: Expecting 2560 events.
[13:40:39.997] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:39.998] <TB3>     INFO: Test took 1465ms.
[13:40:39.000] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:40.507] <TB3>     INFO: Expecting 2560 events.
[13:40:41.464] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:41.465] <TB3>     INFO: Test took 1465ms.
[13:40:41.467] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:41.973] <TB3>     INFO: Expecting 2560 events.
[13:40:42.931] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:42.931] <TB3>     INFO: Test took 1464ms.
[13:40:42.933] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:43.440] <TB3>     INFO: Expecting 2560 events.
[13:40:44.398] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:44.398] <TB3>     INFO: Test took 1465ms.
[13:40:44.400] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:44.907] <TB3>     INFO: Expecting 2560 events.
[13:40:45.864] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:45.865] <TB3>     INFO: Test took 1465ms.
[13:40:45.868] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:46.374] <TB3>     INFO: Expecting 2560 events.
[13:40:47.331] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:47.331] <TB3>     INFO: Test took 1463ms.
[13:40:47.333] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:47.840] <TB3>     INFO: Expecting 2560 events.
[13:40:48.798] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:48.798] <TB3>     INFO: Test took 1465ms.
[13:40:48.800] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:49.307] <TB3>     INFO: Expecting 2560 events.
[13:40:50.264] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:50.264] <TB3>     INFO: Test took 1464ms.
[13:40:50.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:50.773] <TB3>     INFO: Expecting 2560 events.
[13:40:51.731] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:51.731] <TB3>     INFO: Test took 1465ms.
[13:40:51.733] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:52.240] <TB3>     INFO: Expecting 2560 events.
[13:40:53.198] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:53.198] <TB3>     INFO: Test took 1465ms.
[13:40:53.200] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:53.707] <TB3>     INFO: Expecting 2560 events.
[13:40:54.665] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:54.665] <TB3>     INFO: Test took 1465ms.
[13:40:54.667] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:55.174] <TB3>     INFO: Expecting 2560 events.
[13:40:56.131] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:56.132] <TB3>     INFO: Test took 1465ms.
[13:40:56.134] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:56.641] <TB3>     INFO: Expecting 2560 events.
[13:40:57.598] <TB3>     INFO: 2560 events read in total (242ms).
[13:40:57.598] <TB3>     INFO: Test took 1465ms.
[13:40:57.600] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:58.107] <TB3>     INFO: Expecting 2560 events.
[13:40:59.065] <TB3>     INFO: 2560 events read in total (243ms).
[13:40:59.065] <TB3>     INFO: Test took 1465ms.
[13:40:59.067] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:59.574] <TB3>     INFO: Expecting 2560 events.
[13:41:00.531] <TB3>     INFO: 2560 events read in total (242ms).
[13:41:00.532] <TB3>     INFO: Test took 1465ms.
[13:41:00.534] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:01.041] <TB3>     INFO: Expecting 2560 events.
[13:41:01.998] <TB3>     INFO: 2560 events read in total (242ms).
[13:41:01.999] <TB3>     INFO: Test took 1465ms.
[13:41:01.001] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:02.507] <TB3>     INFO: Expecting 2560 events.
[13:41:03.465] <TB3>     INFO: 2560 events read in total (243ms).
[13:41:03.465] <TB3>     INFO: Test took 1464ms.
[13:41:03.467] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:03.974] <TB3>     INFO: Expecting 2560 events.
[13:41:04.932] <TB3>     INFO: 2560 events read in total (243ms).
[13:41:04.932] <TB3>     INFO: Test took 1465ms.
[13:41:04.934] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:05.441] <TB3>     INFO: Expecting 2560 events.
[13:41:06.399] <TB3>     INFO: 2560 events read in total (243ms).
[13:41:06.400] <TB3>     INFO: Test took 1466ms.
[13:41:06.402] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:06.909] <TB3>     INFO: Expecting 2560 events.
[13:41:07.867] <TB3>     INFO: 2560 events read in total (243ms).
[13:41:07.867] <TB3>     INFO: Test took 1465ms.
[13:41:07.869] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:08.376] <TB3>     INFO: Expecting 2560 events.
[13:41:09.334] <TB3>     INFO: 2560 events read in total (243ms).
[13:41:09.334] <TB3>     INFO: Test took 1465ms.
[13:41:09.336] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:09.844] <TB3>     INFO: Expecting 2560 events.
[13:41:10.802] <TB3>     INFO: 2560 events read in total (243ms).
[13:41:10.802] <TB3>     INFO: Test took 1466ms.
[13:41:10.804] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:11.311] <TB3>     INFO: Expecting 2560 events.
[13:41:12.268] <TB3>     INFO: 2560 events read in total (242ms).
[13:41:12.269] <TB3>     INFO: Test took 1465ms.
[13:41:12.271] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:12.778] <TB3>     INFO: Expecting 2560 events.
[13:41:13.735] <TB3>     INFO: 2560 events read in total (242ms).
[13:41:13.736] <TB3>     INFO: Test took 1465ms.
[13:41:13.738] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:14.245] <TB3>     INFO: Expecting 2560 events.
[13:41:15.202] <TB3>     INFO: 2560 events read in total (242ms).
[13:41:15.203] <TB3>     INFO: Test took 1466ms.
[13:41:16.215] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[13:41:16.215] <TB3>     INFO: PH scale (per ROC):    71  81  80  79  66  80  72  75  79  69  75  81  74  79  80  74
[13:41:16.215] <TB3>     INFO: PH offset (per ROC):  174 174 173 176 194 182 171 173 182 192 176 173 178 197 176 182
[13:41:16.384] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:41:16.387] <TB3>     INFO: ######################################################################
[13:41:16.387] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:41:16.387] <TB3>     INFO: ######################################################################
[13:41:16.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:41:16.398] <TB3>     INFO: scanning low vcal = 10
[13:41:16.738] <TB3>     INFO: Expecting 41600 events.
[13:41:20.445] <TB3>     INFO: 41600 events read in total (2992ms).
[13:41:20.446] <TB3>     INFO: Test took 4048ms.
[13:41:20.447] <TB3>     INFO: scanning low vcal = 20
[13:41:20.955] <TB3>     INFO: Expecting 41600 events.
[13:41:24.660] <TB3>     INFO: 41600 events read in total (2990ms).
[13:41:24.660] <TB3>     INFO: Test took 4213ms.
[13:41:24.662] <TB3>     INFO: scanning low vcal = 30
[13:41:25.169] <TB3>     INFO: Expecting 41600 events.
[13:41:28.884] <TB3>     INFO: 41600 events read in total (3000ms).
[13:41:28.885] <TB3>     INFO: Test took 4223ms.
[13:41:28.887] <TB3>     INFO: scanning low vcal = 40
[13:41:29.391] <TB3>     INFO: Expecting 41600 events.
[13:41:33.602] <TB3>     INFO: 41600 events read in total (3496ms).
[13:41:33.603] <TB3>     INFO: Test took 4716ms.
[13:41:33.606] <TB3>     INFO: scanning low vcal = 50
[13:41:34.031] <TB3>     INFO: Expecting 41600 events.
[13:41:38.254] <TB3>     INFO: 41600 events read in total (3508ms).
[13:41:38.254] <TB3>     INFO: Test took 4648ms.
[13:41:38.258] <TB3>     INFO: scanning low vcal = 60
[13:41:38.685] <TB3>     INFO: Expecting 41600 events.
[13:41:42.908] <TB3>     INFO: 41600 events read in total (3508ms).
[13:41:42.909] <TB3>     INFO: Test took 4651ms.
[13:41:42.912] <TB3>     INFO: scanning low vcal = 70
[13:41:43.339] <TB3>     INFO: Expecting 41600 events.
[13:41:47.560] <TB3>     INFO: 41600 events read in total (3506ms).
[13:41:47.561] <TB3>     INFO: Test took 4649ms.
[13:41:47.564] <TB3>     INFO: scanning low vcal = 80
[13:41:47.992] <TB3>     INFO: Expecting 41600 events.
[13:41:52.222] <TB3>     INFO: 41600 events read in total (3515ms).
[13:41:52.223] <TB3>     INFO: Test took 4659ms.
[13:41:52.226] <TB3>     INFO: scanning low vcal = 90
[13:41:52.653] <TB3>     INFO: Expecting 41600 events.
[13:41:56.874] <TB3>     INFO: 41600 events read in total (3506ms).
[13:41:56.874] <TB3>     INFO: Test took 4648ms.
[13:41:56.878] <TB3>     INFO: scanning low vcal = 100
[13:41:57.305] <TB3>     INFO: Expecting 41600 events.
[13:42:01.660] <TB3>     INFO: 41600 events read in total (3640ms).
[13:42:01.661] <TB3>     INFO: Test took 4783ms.
[13:42:01.664] <TB3>     INFO: scanning low vcal = 110
[13:42:02.091] <TB3>     INFO: Expecting 41600 events.
[13:42:06.314] <TB3>     INFO: 41600 events read in total (3508ms).
[13:42:06.315] <TB3>     INFO: Test took 4651ms.
[13:42:06.318] <TB3>     INFO: scanning low vcal = 120
[13:42:06.746] <TB3>     INFO: Expecting 41600 events.
[13:42:10.972] <TB3>     INFO: 41600 events read in total (3510ms).
[13:42:10.973] <TB3>     INFO: Test took 4655ms.
[13:42:10.976] <TB3>     INFO: scanning low vcal = 130
[13:42:11.403] <TB3>     INFO: Expecting 41600 events.
[13:42:15.626] <TB3>     INFO: 41600 events read in total (3508ms).
[13:42:15.627] <TB3>     INFO: Test took 4651ms.
[13:42:15.630] <TB3>     INFO: scanning low vcal = 140
[13:42:16.056] <TB3>     INFO: Expecting 41600 events.
[13:42:20.277] <TB3>     INFO: 41600 events read in total (3506ms).
[13:42:20.278] <TB3>     INFO: Test took 4648ms.
[13:42:20.281] <TB3>     INFO: scanning low vcal = 150
[13:42:20.708] <TB3>     INFO: Expecting 41600 events.
[13:42:24.929] <TB3>     INFO: 41600 events read in total (3506ms).
[13:42:24.930] <TB3>     INFO: Test took 4649ms.
[13:42:24.933] <TB3>     INFO: scanning low vcal = 160
[13:42:25.360] <TB3>     INFO: Expecting 41600 events.
[13:42:29.582] <TB3>     INFO: 41600 events read in total (3507ms).
[13:42:29.583] <TB3>     INFO: Test took 4650ms.
[13:42:29.586] <TB3>     INFO: scanning low vcal = 170
[13:42:30.013] <TB3>     INFO: Expecting 41600 events.
[13:42:34.236] <TB3>     INFO: 41600 events read in total (3508ms).
[13:42:34.236] <TB3>     INFO: Test took 4650ms.
[13:42:34.242] <TB3>     INFO: scanning low vcal = 180
[13:42:34.667] <TB3>     INFO: Expecting 41600 events.
[13:42:38.886] <TB3>     INFO: 41600 events read in total (3504ms).
[13:42:38.887] <TB3>     INFO: Test took 4645ms.
[13:42:38.890] <TB3>     INFO: scanning low vcal = 190
[13:42:39.317] <TB3>     INFO: Expecting 41600 events.
[13:42:43.543] <TB3>     INFO: 41600 events read in total (3511ms).
[13:42:43.544] <TB3>     INFO: Test took 4654ms.
[13:42:43.547] <TB3>     INFO: scanning low vcal = 200
[13:42:43.974] <TB3>     INFO: Expecting 41600 events.
[13:42:48.196] <TB3>     INFO: 41600 events read in total (3507ms).
[13:42:48.197] <TB3>     INFO: Test took 4650ms.
[13:42:48.200] <TB3>     INFO: scanning low vcal = 210
[13:42:48.628] <TB3>     INFO: Expecting 41600 events.
[13:42:52.853] <TB3>     INFO: 41600 events read in total (3510ms).
[13:42:52.854] <TB3>     INFO: Test took 4654ms.
[13:42:52.857] <TB3>     INFO: scanning low vcal = 220
[13:42:53.286] <TB3>     INFO: Expecting 41600 events.
[13:42:57.507] <TB3>     INFO: 41600 events read in total (3506ms).
[13:42:57.508] <TB3>     INFO: Test took 4651ms.
[13:42:57.511] <TB3>     INFO: scanning low vcal = 230
[13:42:57.938] <TB3>     INFO: Expecting 41600 events.
[13:43:02.161] <TB3>     INFO: 41600 events read in total (3508ms).
[13:43:02.161] <TB3>     INFO: Test took 4650ms.
[13:43:02.164] <TB3>     INFO: scanning low vcal = 240
[13:43:02.592] <TB3>     INFO: Expecting 41600 events.
[13:43:06.812] <TB3>     INFO: 41600 events read in total (3506ms).
[13:43:06.812] <TB3>     INFO: Test took 4648ms.
[13:43:06.816] <TB3>     INFO: scanning low vcal = 250
[13:43:07.243] <TB3>     INFO: Expecting 41600 events.
[13:43:11.465] <TB3>     INFO: 41600 events read in total (3507ms).
[13:43:11.466] <TB3>     INFO: Test took 4650ms.
[13:43:11.470] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:43:11.897] <TB3>     INFO: Expecting 41600 events.
[13:43:16.117] <TB3>     INFO: 41600 events read in total (3505ms).
[13:43:16.118] <TB3>     INFO: Test took 4648ms.
[13:43:16.121] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:43:16.549] <TB3>     INFO: Expecting 41600 events.
[13:43:20.771] <TB3>     INFO: 41600 events read in total (3507ms).
[13:43:20.772] <TB3>     INFO: Test took 4651ms.
[13:43:20.775] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:43:21.202] <TB3>     INFO: Expecting 41600 events.
[13:43:25.425] <TB3>     INFO: 41600 events read in total (3508ms).
[13:43:25.426] <TB3>     INFO: Test took 4651ms.
[13:43:25.429] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:43:25.856] <TB3>     INFO: Expecting 41600 events.
[13:43:30.080] <TB3>     INFO: 41600 events read in total (3509ms).
[13:43:30.081] <TB3>     INFO: Test took 4652ms.
[13:43:30.084] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:43:30.512] <TB3>     INFO: Expecting 41600 events.
[13:43:34.735] <TB3>     INFO: 41600 events read in total (3508ms).
[13:43:34.736] <TB3>     INFO: Test took 4652ms.
[13:43:35.271] <TB3>     INFO: PixTestGainPedestal::measure() done 
[13:43:35.273] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:43:35.274] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:43:35.274] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:43:35.274] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:43:35.274] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:43:35.275] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:43:35.275] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:43:35.275] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:43:35.275] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:43:35.275] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:43:35.275] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:43:35.276] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:43:35.276] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:43:35.276] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:43:35.276] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:43:35.276] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:44:12.705] <TB3>     INFO: PixTestGainPedestal::fit() done
[13:44:12.705] <TB3>     INFO: non-linearity mean:  0.951 0.955 0.961 0.959 0.948 0.958 0.949 0.957 0.960 0.951 0.957 0.957 0.954 0.951 0.963 0.954
[13:44:12.705] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.005 0.006 0.008 0.006 0.007 0.006 0.005 0.007 0.007 0.006 0.007 0.006 0.005 0.006
[13:44:12.705] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:44:12.728] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:44:12.750] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:44:12.772] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:44:12.794] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:44:12.816] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:44:12.839] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:44:12.861] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:44:12.883] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:44:12.905] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:44:12.927] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:44:12.950] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:44:12.972] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:44:12.994] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:44:13.016] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:44:13.038] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-44_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:44:13.060] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[13:44:13.060] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:44:13.067] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:44:13.067] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:44:13.070] <TB3>     INFO: ######################################################################
[13:44:13.070] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:44:13.070] <TB3>     INFO: ######################################################################
[13:44:13.073] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:44:13.082] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:13.082] <TB3>     INFO:     run 1 of 1
[13:44:13.083] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:13.423] <TB3>     INFO: Expecting 3120000 events.
[13:45:01.922] <TB3>     INFO: 1285710 events read in total (47784ms).
[13:45:49.877] <TB3>     INFO: 2568205 events read in total (95739ms).
[13:46:10.608] <TB3>     INFO: 3120000 events read in total (116471ms).
[13:46:10.670] <TB3>     INFO: Test took 117588ms.
[13:46:10.748] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:10.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:12.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:13.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:15.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:16.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:18.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:19.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:20.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:22.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:23.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:25.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:26.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:28.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:29.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:30.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:32.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:33.875] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371212288
[13:46:33.906] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:46:33.906] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1416, RMS = 1.21526
[13:46:33.906] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:46:33.906] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:46:33.906] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8749, RMS = 1.49696
[13:46:33.906] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:46:33.908] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:46:33.908] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5861, RMS = 1.19917
[13:46:33.908] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:46:33.908] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:46:33.908] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7825, RMS = 1.34928
[13:46:33.908] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:46:33.909] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:46:33.909] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2083, RMS = 1.93749
[13:46:33.909] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[13:46:33.909] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:46:33.909] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8524, RMS = 1.69399
[13:46:33.909] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:46:33.910] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:46:33.910] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1476, RMS = 1.9195
[13:46:33.910] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:46:33.910] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:46:33.910] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4122, RMS = 1.91021
[13:46:33.910] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:46:33.911] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:46:33.911] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8795, RMS = 1.69115
[13:46:33.911] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:46:33.911] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:46:33.911] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9295, RMS = 1.62461
[13:46:33.911] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[13:46:33.912] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:46:33.912] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0251, RMS = 1.28505
[13:46:33.912] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:46:33.912] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:46:33.912] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.01, RMS = 1.14753
[13:46:33.912] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:46:33.913] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:46:33.913] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1168, RMS = 1.96273
[13:46:33.913] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:46:33.913] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:46:33.913] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7273, RMS = 2.04638
[13:46:33.913] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:46:33.914] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:46:33.915] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.024, RMS = 1.58387
[13:46:33.915] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:46:33.915] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:46:33.915] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4571, RMS = 1.26188
[13:46:33.915] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:46:33.916] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:46:33.916] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8468, RMS = 1.51302
[13:46:33.916] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:46:33.916] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:46:33.916] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0769, RMS = 1.51858
[13:46:33.916] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:46:33.917] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:46:33.917] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5946, RMS = 1.79178
[13:46:33.917] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:46:33.917] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:46:33.917] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.774, RMS = 1.77859
[13:46:33.917] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:46:33.918] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:46:33.918] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0665, RMS = 1.06903
[13:46:33.918] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:46:33.918] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:46:33.918] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8332, RMS = 1.09426
[13:46:33.918] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:46:33.919] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:46:33.919] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5769, RMS = 1.28434
[13:46:33.919] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:46:33.919] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:46:33.919] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3259, RMS = 1.13841
[13:46:33.919] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:46:33.920] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:46:33.920] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5648, RMS = 1.12694
[13:46:33.920] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:46:33.920] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:46:33.920] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6214, RMS = 1.30876
[13:46:33.920] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:46:33.921] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:46:33.921] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9492, RMS = 1.19343
[13:46:33.921] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:46:33.921] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:46:33.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5492, RMS = 1.21517
[13:46:33.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:46:33.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:46:33.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8732, RMS = 1.15509
[13:46:33.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:46:33.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:46:33.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6804, RMS = 1.20477
[13:46:33.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:46:33.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:46:33.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9993, RMS = 1.83234
[13:46:33.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:46:33.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:46:33.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7983, RMS = 1.81614
[13:46:33.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:46:33.927] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[13:46:33.927] <TB3>     INFO: number of dead bumps (per ROC):     2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[13:46:33.927] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:46:34.022] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:46:34.023] <TB3>     INFO: enter test to run
[13:46:34.023] <TB3>     INFO:   test:  no parameter change
[13:46:34.023] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[13:46:34.024] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[13:46:34.024] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[13:46:34.024] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:46:34.501] <TB3>    QUIET: Connection to board 24 closed.
[13:46:34.502] <TB3>     INFO: pXar: this is the end, my friend
[13:46:34.502] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
