ASSUMES:
reg2hw_status == reg2hw_timeout_ctrl
reg2hw_ovrd <= reg2hw_timeout_ctrl
reg2hw_intr_test > reg2hw_status
reg2hw_ctrl >= reg2hw_intr_enable
reg2hw_ovrd == reg2hw_timeout_ctrl
reg2hw_alert_test != reg2hw_intr_enable
reg2hw_rdata <= reg2hw_wdata
reg2hw_fifo_ctrl >= reg2hw_timeout_ctrl
reg2hw_alert_test < reg2hw_ovrd
reg2hw_rdata < reg2hw_intr_test
reg2hw_fifo_ctrl >= reg2hw_rdata
reg2hw_status <= reg2hw_intr_test
reg2hw_ovrd == 0
rx == 1
reg2hw_intr_state < reg2hw_wdata
reg2hw_intr_enable >= reg2hw_status
reg2hw_alert_test != reg2hw_intr_test
reg2hw_ovrd >= reg2hw_rdata
reg2hw_timeout_ctrl <= rx
reg2hw_intr_state != rx
reg2hw_ctrl >= reg2hw_ovrd
reg2hw_timeout_ctrl <= reg2hw_wdata
reg2hw_ovrd <= reg2hw_intr_test
reg2hw_alert_test < reg2hw_status
reg2hw_alert_test < reg2hw_intr_test
reg2hw_rdata <= reg2hw_ovrd
reg2hw_wdata >= reg2hw_alert_test
reg2hw_ctrl >= reg2hw_status
rx <= reg2hw_intr_test
reg2hw_intr_enable >= reg2hw_alert_test
reg2hw_rdata <= reg2hw_timeout_ctrl
reg2hw_status == reg2hw_rdata
reg2hw_intr_state < reg2hw_fifo_ctrl
reg2hw_timeout_ctrl <= reg2hw_ovrd
reg2hw_intr_enable >= reg2hw_ovrd
reg2hw_status > reg2hw_alert_test
reg2hw_intr_test >= reg2hw_timeout_ctrl
reg2hw_intr_state <= reg2hw_status
reg2hw_wdata <= reg2hw_intr_test
reg2hw_timeout_ctrl != reg2hw_alert_test
reg2hw_fifo_ctrl <= reg2hw_intr_test
rx != reg2hw_intr_enable
rx != reg2hw_status
reg2hw_status == 0
reg2hw_wdata >= reg2hw_rdata
reg2hw_intr_state <= reg2hw_rdata
reg2hw_intr_state <= reg2hw_intr_enable
rx > reg2hw_ovrd
reg2hw_rdata <= reg2hw_intr_test
reg2hw_timeout_ctrl <= reg2hw_status
reg2hw_status <= reg2hw_ovrd
reg2hw_intr_enable >= reg2hw_timeout_ctrl
reg2hw_alert_test <= reg2hw_timeout_ctrl
reg2hw_ctrl != reg2hw_intr_test
rx >= reg2hw_alert_test
reg2hw_rdata == reg2hw_ovrd
reg2hw_timeout_ctrl == reg2hw_rdata
reg2hw_timeout_ctrl > reg2hw_alert_test
reg2hw_alert_test < reg2hw_wdata
reg2hw_timeout_ctrl < rx
reg2hw_status <= rx
reg2hw_timeout_ctrl == 0
rx > reg2hw_status
reg2hw_ctrl != reg2hw_intr_state
reg2hw_fifo_ctrl <= reg2hw_ctrl
G({true} |-> {reg2hw_intr_test ##1 rx})
reg2hw_intr_state <= reg2hw_ctrl
reg2hw_timeout_ctrl < reg2hw_intr_test
reg2hw_intr_state < reg2hw_intr_test
reg2hw_status <= reg2hw_rdata
reg2hw_alert_test != rx
reg2hw_intr_state != reg2hw_ctrl
reg2hw_wdata < reg2hw_intr_test
reg2hw_timeout_ctrl != reg2hw_intr_test
reg2hw_ovrd != rx
reg2hw_alert_test != reg2hw_wdata
reg2hw_ovrd != reg2hw_intr_test
reg2hw_alert_test != reg2hw_ctrl
reg2hw_wdata != reg2hw_alert_test
reg2hw_ovrd < reg2hw_intr_test
rx != reg2hw_ctrl
reg2hw_alert_test <= reg2hw_wdata
reg2hw_timeout_ctrl <= reg2hw_fifo_ctrl
reg2hw_ovrd <= reg2hw_intr_enable
reg2hw_timeout_ctrl >= reg2hw_status
reg2hw_intr_test >= reg2hw_fifo_ctrl
rx > reg2hw_rdata
reg2hw_rdata >= reg2hw_intr_state
reg2hw_intr_test > reg2hw_fifo_ctrl
reg2hw_ovrd <= reg2hw_rdata
reg2hw_ovrd == reg2hw_rdata
reg2hw_intr_test != reg2hw_ctrl
reg2hw_intr_test >= reg2hw_intr_enable
reg2hw_alert_test < reg2hw_fifo_ctrl
reg2hw_intr_test > reg2hw_rdata
reg2hw_timeout_ctrl >= reg2hw_intr_state
reg2hw_alert_test <= reg2hw_ovrd
reg2hw_ctrl >= reg2hw_wdata
reg2hw_fifo_ctrl != reg2hw_intr_state
reg2hw_ctrl >= reg2hw_timeout_ctrl
reg2hw_alert_test < reg2hw_timeout_ctrl
reg2hw_intr_enable >= reg2hw_rdata
reg2hw_alert_test <= reg2hw_ctrl
reg2hw_timeout_ctrl >= reg2hw_ovrd
reg2hw_status == reg2hw_ovrd
reg2hw_alert_test != reg2hw_ovrd
reg2hw_wdata != rx
rx != reg2hw_wdata
rx != reg2hw_rdata
reg2hw_ovrd <= reg2hw_ctrl
reg2hw_status <= reg2hw_fifo_ctrl
reg2hw_fifo_ctrl > reg2hw_alert_test
reg2hw_ctrl > reg2hw_intr_state
reg2hw_ctrl != reg2hw_alert_test
reg2hw_intr_test >= reg2hw_wdata
reg2hw_intr_state <= reg2hw_wdata
reg2hw_intr_test != reg2hw_fifo_ctrl
reg2hw_rdata >= reg2hw_timeout_ctrl
reg2hw_alert_test <= reg2hw_rdata
rx > reg2hw_timeout_ctrl
reg2hw_ovrd > reg2hw_alert_test
rx >= reg2hw_ovrd
rx >= reg2hw_status
rx >= reg2hw_rdata
reg2hw_alert_test < reg2hw_intr_enable
reg2hw_timeout_ctrl != rx
reg2hw_rdata >= reg2hw_status
reg2hw_ovrd >= reg2hw_alert_test
reg2hw_intr_test > rx
reg2hw_intr_test >= reg2hw_alert_test
reg2hw_intr_test != reg2hw_status
reg2hw_alert_test <= reg2hw_intr_test
reg2hw_rdata >= reg2hw_alert_test
reg2hw_wdata != reg2hw_intr_test
reg2hw_status <= reg2hw_intr_enable
reg2hw_fifo_ctrl >= reg2hw_status
reg2hw_status != rx
reg2hw_intr_test > reg2hw_timeout_ctrl
reg2hw_rdata >= reg2hw_ovrd
reg2hw_wdata >= reg2hw_timeout_ctrl
reg2hw_alert_test != reg2hw_intr_state
reg2hw_alert_test < reg2hw_rdata
reg2hw_status != reg2hw_intr_test
reg2hw_status != reg2hw_alert_test
reg2hw_ctrl >= reg2hw_rdata
reg2hw_wdata > reg2hw_alert_test
reg2hw_fifo_ctrl >= reg2hw_alert_test
reg2hw_timeout_ctrl <= reg2hw_ctrl
reg2hw_ctrl >= reg2hw_intr_state
reg2hw_wdata >= reg2hw_status
reg2hw_alert_test < 0
reg2hw_alert_test != reg2hw_rdata
reg2hw_alert_test <= reg2hw_fifo_ctrl
reg2hw_intr_test >= reg2hw_rdata
rx != reg2hw_fifo_ctrl
reg2hw_fifo_ctrl != reg2hw_alert_test
reg2hw_ovrd >= reg2hw_intr_state
reg2hw_intr_test != reg2hw_alert_test
reg2hw_timeout_ctrl <= reg2hw_intr_enable
reg2hw_fifo_ctrl < reg2hw_intr_test
reg2hw_rdata > reg2hw_alert_test
reg2hw_rdata <= reg2hw_fifo_ctrl
reg2hw_status >= reg2hw_timeout_ctrl
reg2hw_ovrd <= reg2hw_wdata
reg2hw_fifo_ctrl >= reg2hw_ovrd
reg2hw_intr_enable >= reg2hw_intr_state
reg2hw_intr_enable != reg2hw_alert_test
reg2hw_alert_test <= rx
reg2hw_rdata < rx
reg2hw_rdata <= rx
reg2hw_ctrl >= reg2hw_fifo_ctrl
reg2hw_rdata <= reg2hw_intr_enable
rx != reg2hw_timeout_ctrl
reg2hw_intr_enable != reg2hw_intr_test
reg2hw_ovrd <= reg2hw_status
reg2hw_intr_state != reg2hw_intr_test
rx != reg2hw_intr_state
rx > 0
reg2hw_alert_test != reg2hw_timeout_ctrl
reg2hw_rdata <= reg2hw_status
reg2hw_intr_test != reg2hw_ovrd
reg2hw_wdata > reg2hw_intr_state
reg2hw_timeout_ctrl >= reg2hw_alert_test
reg2hw_intr_state <= reg2hw_fifo_ctrl
reg2hw_intr_enable <= reg2hw_ctrl
reg2hw_rdata == reg2hw_timeout_ctrl
reg2hw_rdata != rx
reg2hw_intr_enable <= reg2hw_intr_test
reg2hw_intr_state <= reg2hw_timeout_ctrl
rx >= reg2hw_timeout_ctrl
reg2hw_timeout_ctrl <= reg2hw_rdata
reg2hw_alert_test < rx
reg2hw_ovrd >= reg2hw_timeout_ctrl
reg2hw_status <= reg2hw_wdata
reg2hw_rdata == reg2hw_status
reg2hw_intr_state < reg2hw_ctrl
rx > reg2hw_intr_state
rx < reg2hw_intr_test
reg2hw_intr_state <= reg2hw_ovrd
reg2hw_wdata >= reg2hw_intr_state
reg2hw_status >= reg2hw_rdata
rx != reg2hw_intr_test
reg2hw_intr_test != reg2hw_rdata
reg2hw_ovrd <= rx
reg2hw_alert_test != reg2hw_status
reg2hw_rdata == 0
reg2hw_timeout_ctrl <= reg2hw_intr_test
reg2hw_rdata <= reg2hw_ctrl
reg2hw_timeout_ctrl == reg2hw_status
reg2hw_fifo_ctrl >= reg2hw_intr_state
reg2hw_rdata != reg2hw_intr_test
reg2hw_intr_test != rx
reg2hw_ovrd != reg2hw_alert_test
reg2hw_intr_test > reg2hw_wdata
reg2hw_intr_test > reg2hw_alert_test
reg2hw_intr_test >= reg2hw_status
reg2hw_intr_test != reg2hw_timeout_ctrl
reg2hw_intr_state != reg2hw_alert_test
reg2hw_alert_test != reg2hw_fifo_ctrl
reg2hw_intr_enable < reg2hw_intr_test
reg2hw_status < reg2hw_intr_test
reg2hw_ovrd == reg2hw_status
reg2hw_status <= reg2hw_timeout_ctrl
reg2hw_wdata <= reg2hw_ctrl
reg2hw_intr_enable > reg2hw_alert_test
reg2hw_ovrd >= reg2hw_status
reg2hw_intr_test != reg2hw_wdata
reg2hw_status >= reg2hw_ovrd
reg2hw_intr_state <= rx
rx != reg2hw_alert_test
reg2hw_ctrl > reg2hw_alert_test
reg2hw_ovrd <= reg2hw_fifo_ctrl
reg2hw_fifo_ctrl != rx
reg2hw_timeout_ctrl >= reg2hw_rdata
reg2hw_status >= reg2hw_intr_state
reg2hw_intr_test > reg2hw_ovrd
reg2hw_status >= reg2hw_alert_test
reg2hw_intr_test >= rx
rx > reg2hw_alert_test
reg2hw_intr_test != reg2hw_intr_enable
reg2hw_fifo_ctrl != reg2hw_intr_test
reg2hw_intr_test > reg2hw_intr_state
reg2hw_intr_test != reg2hw_intr_state
reg2hw_intr_test > reg2hw_intr_enable
reg2hw_ctrl != rx
reg2hw_ctrl >= reg2hw_alert_test
reg2hw_fifo_ctrl > reg2hw_intr_state
reg2hw_intr_enable != rx
reg2hw_intr_test >= reg2hw_intr_state
reg2hw_wdata >= reg2hw_ovrd
reg2hw_intr_test >= reg2hw_ovrd
reg2hw_timeout_ctrl == reg2hw_ovrd
reg2hw_status < rx
reg2hw_intr_state <= reg2hw_intr_test
reg2hw_ovrd < rx
reg2hw_intr_test > 0
reg2hw_alert_test < reg2hw_ctrl
reg2hw_status <= reg2hw_ctrl
reg2hw_alert_test <= reg2hw_intr_enable
reg2hw_intr_state != reg2hw_wdata
reg2hw_wdata != reg2hw_intr_state
reg2hw_intr_state < rx
rx >= reg2hw_intr_state
reg2hw_intr_state != reg2hw_fifo_ctrl
rx != reg2hw_ovrd
reg2hw_alert_test <= reg2hw_status
reg2hw_rdata != reg2hw_alert_test


GUARANTEES:
G({reg2hw_ovrd == 0} |-> (hw2reg_fifo_ctrl == 0))
G({rx && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_ovrd == 0) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_timeout_ctrl == 0} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_alert_test == -2) && true} |-> (hw2reg_val >= -1))
G({reg2hw_rdata == 0} |-> (hw2reg_val >= -1))
G({rx} |-> (hw2reg_rdata == 0))
G({reg2hw_alert_test == -2} |-> (hw2reg_val >= -1))
G({reg2hw_alert_test == -2} |-> (hw2reg_rdata == 0))
G({reg2hw_rdata == 0} |-> (hw2reg_rdata == 0))
G({reg2hw_ovrd == 0} |-> (hw2reg_rdata == 0))
G({rx && true} |-> (hw2reg_val >= -1))
G({(reg2hw_ovrd == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_timeout_ctrl == 0) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_timeout_ctrl == 0) && true} |-> (hw2reg_val >= -1))
G({reg2hw_alert_test == -2} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_ovrd == 0} |-> (hw2reg_val >= -1))
G({rx} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_alert_test == -2) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_timeout_ctrl == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_timeout_ctrl == 0} |-> (hw2reg_val >= -1))
G({(reg2hw_rdata == 0) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_rdata == 0) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_alert_test == -2) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_rdata == 0} |-> (hw2reg_fifo_ctrl == 0))
G({rx && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_ovrd == 0) && true} |-> (hw2reg_val >= -1))
G({rx} |-> (hw2reg_val >= -1))
G({reg2hw_timeout_ctrl == 0} |-> (hw2reg_rdata == 0))
G({(reg2hw_rdata == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({rx ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_ovrd == 0 ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_rdata == 0 ##1 true} |-> (hw2reg_val >= -1))
G({(reg2hw_timeout_ctrl == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_alert_test == -2) ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_alert_test == -2 ##1 true} |-> (hw2reg_val >= -1))
G({(reg2hw_rdata == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_ovrd == 0 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_rdata == 0 ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_alert_test == -2 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_timeout_ctrl == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_timeout_ctrl == 0 ##1 true} |-> (hw2reg_val >= -1))
G({rx ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_ovrd == 0 ##1 true} |-> (hw2reg_rdata == 0))
G({rx ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 171) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 171)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 171) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 171)} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 171)} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == 0)} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == 0) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == 0)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == 0)} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 171) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == 0) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_ctrl == 0)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_ctrl == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_ctrl == 617987 ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_ctrl == 617987) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 0) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_ctrl == 0)} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_ctrl == 617987 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_ctrl == 617987) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_ctrl == 0)} |-> (hw2reg_val >= -1))
G({reg2hw_ctrl == 617987} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_ctrl == 617987} |-> (hw2reg_rdata == 0))
G({!(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_val >= -1))
G({(reg2hw_ctrl == 617987) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_ctrl == 617987 ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_ctrl == 617987} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 0) && true} |-> (hw2reg_val >= -1))
G({(!(reg2hw_intr_state == 0) && reg2hw_ctrl == 617987)} |-> intr_tx_watermark_o)
G({reg2hw_intr_enable == 255} |-> intr_tx_watermark_o)
G({reg2hw_intr_enable == 255 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_enable == 255 ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_enable == 255} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 0)} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 0) && true} |-> lsio_trigger_o)
G({(!(reg2hw_ctrl == 0) && !(reg2hw_intr_state == 0))} |-> intr_tx_watermark_o)
G({!(reg2hw_wdata == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 0) ##1 true} |-> (hw2reg_val >= -1))
G({(!(reg2hw_intr_state == 0) && reg2hw_ctrl == 617987)} |-> lsio_trigger_o)
G({!(reg2hw_intr_enable == 0)} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 0)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_enable == 255) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_intr_enable == 255) && true} |-> lsio_trigger_o)
G({!(reg2hw_intr_enable == 0)} |-> intr_tx_watermark_o)
G({!(reg2hw_wdata == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_enable == 255) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_enable == 0) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_enable == 255) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 0) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_enable == 255} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 0)} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_enable == 255) && true} |-> intr_tx_watermark_o)
G({!(reg2hw_intr_enable == 0) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_enable == 0)} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_enable == 255 ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_enable == 255} |-> lsio_trigger_o)
G({!(reg2hw_intr_enable == 0) && true} |-> intr_tx_watermark_o)
G({!(reg2hw_wdata == 0) && true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_enable == 255} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 0)} |-> (hw2reg_val >= -1))
G({(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_val >= -1))
G({(!(reg2hw_ctrl == 0) && !(reg2hw_intr_state == 0))} |-> lsio_trigger_o)
G({!(reg2hw_wdata == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_enable == 0)} |-> lsio_trigger_o)
G({!(reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({(!(reg2hw_intr_state == 0) && !(reg2hw_wdata == 0))} |-> lsio_trigger_o)
G({reg2hw_wdata == 170} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 170 ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 170} |-> (hw2reg_rdata == 0))
G({reg2hw_wdata == 170} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_wdata == 170) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 170 ##1 true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_wdata == 170 ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_wdata == 170) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_wdata == 170) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(!(reg2hw_intr_state == 0) && !(reg2hw_wdata == 0))} |-> intr_tx_watermark_o)
G({(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_wdata == 170 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(!(reg2hw_intr_state == 0) && reg2hw_wdata == 170)} |-> lsio_trigger_o)
G({!(reg2hw_intr_state == -251) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == -251)} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == -251)} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -251)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == -251) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == -251) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_state == -255} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_state == -255} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_state == -255} |-> (hw2reg_val >= -1))
G({(reg2hw_intr_state == -255) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_state == -255) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_state == -255) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -251) ##1 !(reg2hw_intr_state == 0)} |-> lsio_trigger_o)
G({reg2hw_intr_state == -255 ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_state == -255 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_state == -255 ##1 !(reg2hw_intr_state == 0)} |-> lsio_trigger_o)
G({(!(reg2hw_ctrl == 0) && reg2hw_intr_state == -255)} |-> lsio_trigger_o)
G({(reg2hw_ctrl == 617987 && reg2hw_intr_state == -255)} |-> intr_tx_watermark_o)
G({(!(reg2hw_ctrl == 0) && reg2hw_intr_state == -255)} |-> intr_tx_watermark_o)
G({(reg2hw_ctrl == 617987 && reg2hw_intr_state == -255)} |-> lsio_trigger_o)
G({(!(reg2hw_wdata == 0) && reg2hw_intr_state == -255)} |-> intr_tx_watermark_o)
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_val <= 127))
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_state == -255) && true} |-> (hw2reg_val <= 127))
G({!(reg2hw_intr_state == -255) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == -255)} |-> (hw2reg_val <= 127))
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_status == -4))
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_intr_state == -65497))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_val <= 127))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_val <= 127))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_val <= 127))
G({(reg2hw_intr_state == -251) && true} |-> lsio_trigger_o)
G({reg2hw_intr_state == -251} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == -251} |-> (hw2reg_val >= -1))
G({(!(reg2hw_intr_state == -255) && reg2hw_intr_enable == 255)} |-> (hw2reg_intr_state == -65497))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_val <= 511))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_val >= -1))
G({(reg2hw_intr_state == -251) && true} |-> intr_tx_watermark_o)
G({(!(reg2hw_intr_state == -255) && reg2hw_intr_enable == 255)} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251} |-> (hw2reg_fifo_ctrl == 0))
G({(!(reg2hw_intr_enable == 0) && !(reg2hw_intr_state == -255))} |-> (hw2reg_status == -4))
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == -251} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_intr_state == -251} |-> lsio_trigger_o)
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_state == -255) ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_val <= 511))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_state == -251 ##1 true} |-> (hw2reg_rdata == 0))
G({(!(reg2hw_intr_state == -255) && !(reg2hw_intr_state == 0))} |-> lsio_trigger_o)
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_state == -251} |-> (hw2reg_intr_state == -65497))
G({(!(reg2hw_intr_enable == 0) && !(reg2hw_intr_state == -255))} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251} |-> (hw2reg_val <= 127))
G({(!(reg2hw_intr_state == -255) && !(reg2hw_intr_state == 0))} |-> (hw2reg_intr_state == -65497))
G({(!(reg2hw_intr_state == -255) && !(reg2hw_intr_state == 0))} |-> (hw2reg_status == -4))
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_state == -251} |-> (hw2reg_val <= 511))
G({(reg2hw_intr_state == -251) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == -251} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_intr_state == -251) && true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_intr_state == -251} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_ctrl == 0)} |-> lsio_trigger_o)
G({!(reg2hw_intr_state == -255) ##1 reg2hw_ctrl == 617987} |-> lsio_trigger_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_wdata == 0)} |-> (hw2reg_status == -4))
G({(!(reg2hw_intr_enable == 0) && !(reg2hw_intr_state == -255)) ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 reg2hw_ctrl == 617987} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 reg2hw_ctrl == 617987} |-> intr_tx_done_o)
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_intr_state == -255)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_enable == 0)} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_done_o)
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_intr_state == -255)} |-> (hw2reg_status == -4))
G({(!(reg2hw_intr_state == -255) && !(reg2hw_intr_state == 0)) ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_status == -4))
G({(!(reg2hw_intr_state == -255) && reg2hw_intr_enable == 255) ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_state == -255)} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_ctrl == 0)} |-> lsio_trigger_o)
G({(!(reg2hw_intr_state == -255) && reg2hw_intr_enable == 255) ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 reg2hw_wdata == 170} |-> intr_tx_done_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_wdata == 0)} |-> intr_tx_done_o)
G({reg2hw_intr_state == -251 ##1 reg2hw_wdata == 170} |-> (hw2reg_status == -4))
G({(!(reg2hw_intr_state == -255) && !(reg2hw_intr_state == 0)) ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 reg2hw_ctrl == 617987} |-> lsio_trigger_o)
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_intr_state == -255)} |-> intr_tx_done_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_state == -255)} |-> intr_tx_done_o)
G({reg2hw_intr_state == -251 ##1 reg2hw_intr_enable == 255} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 reg2hw_ctrl == 617987} |-> (hw2reg_status == -4))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_enable == 0)} |-> intr_tx_done_o)
G({reg2hw_intr_state == -251 ##1 reg2hw_intr_state == -251} |-> intr_tx_done_o)
G({(!(reg2hw_intr_enable == 0) && !(reg2hw_intr_state == -255)) ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_state == -255)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 reg2hw_intr_enable == 255} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_enable == 0)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_ctrl == 0)} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 reg2hw_wdata == 170} |-> (hw2reg_intr_state == -65497))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_wdata == 0)} |-> (hw2reg_intr_state == -65497))
G({!(reg2hw_intr_state == -255) ##1 reg2hw_intr_state == -251} |-> intr_tx_done_o)
G({reg2hw_intr_state == -251 ##1 reg2hw_intr_enable == 255} |-> intr_tx_done_o)
G({!(reg2hw_wdata == 170)} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_val <= 127))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_val <= 127))
G({!(reg2hw_wdata == 170)} |-> (hw2reg_val <= 511))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_wdata == 170) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_val <= 511))
G({!(reg2hw_wdata == 170) ##1 true} |-> lsio_trigger_o)
G({!(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_val <= 127))
G({!(reg2hw_wdata == 170) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_val <= 511))
G({reg2hw_wdata == 0} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_val <= 127))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_val >= -1))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_val <= 127))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_rdata == 0))
G({reg2hw_wdata == 0} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_wdata == 0} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_val <= 127))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_intr_state == -65529))
G({reg2hw_wdata == 0} |-> (hw2reg_fifo_status == 0))
G({reg2hw_intr_enable == 0} |-> (hw2reg_intr_state == -65529))
G({reg2hw_intr_enable == 0} |-> (hw2reg_val <= 127))
G({reg2hw_intr_enable == 0} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_intr_state == -65529))
G({reg2hw_intr_enable == 0} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 255)} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_intr_enable == 0} |-> (hw2reg_val <= 511))
G({reg2hw_wdata == 0} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_intr_state == -65529))
G({reg2hw_intr_enable == 0} |-> (hw2reg_rdata == 0))
G({reg2hw_wdata == 0} |-> (hw2reg_val <= 127))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_wdata == 0) && true} |-> (hw2reg_val <= 127))
G({reg2hw_intr_enable == 0} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_intr_enable == 0} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_enable == 0) && true} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 0} |-> (hw2reg_intr_state == -65529))
G({reg2hw_wdata == 0} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_enable == 255) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_val <= 127))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_intr_enable == 0 ##1 true} |-> (hw2reg_val <= 511))
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_val <= 511))
G({(reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_intr_state == -65529))
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_status == -4))
G({(reg2hw_wdata == 0) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_enable == 0) ##1 true} |-> lsio_trigger_o)
G({(reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_val <= 127))
G({reg2hw_intr_state == -255 ##1 !(reg2hw_wdata == 170)} |-> (hw2reg_status == -4))
G({reg2hw_intr_enable == 0 ##1 true} |-> lsio_trigger_o)
G({(reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_val <= 127))
G({(!(reg2hw_wdata == 170) && !(reg2hw_wdata == 171)) ##1 true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> lsio_trigger_o)
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_enable == 0 ##1 true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_state == -251) ##1 !(reg2hw_wdata == 170)} |-> (hw2reg_status == -4))
G({(reg2hw_wdata == 0) ##1 true} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 170) ##1 !(reg2hw_wdata == 170)} |-> (hw2reg_status == -4))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_enable == 0 ##1 true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_intr_enable == 255) ##1 true} |-> (hw2reg_intr_state == -65529))
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_enable == 0 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_wdata == 0) ##1 true} |-> (hw2reg_status == -4))
G({(reg2hw_wdata == 0) ##1 true} |-> lsio_trigger_o)
G({reg2hw_wdata == 0 ##1 true} |-> (hw2reg_val <= 511))
G({reg2hw_wdata == 0 ##1 true} |-> lsio_trigger_o)
G({reg2hw_intr_enable == 0 ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_val <= 511))
G({reg2hw_ctrl == 0} |-> (hw2reg_val <= 511))
G({reg2hw_ctrl == 0} |-> (hw2reg_val >= -1))
G({reg2hw_ctrl == 0} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_intr_state == -65529))
G({reg2hw_ctrl == 0} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_val <= 127))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_val <= 127))
G({reg2hw_ctrl == 0} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_val <= 511))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_ctrl == 0} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_val <= 127))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_rdata == 0))
G({reg2hw_ctrl == 0} |-> (hw2reg_rdata == 0))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_ctrl == 617987) && true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_ctrl == 0} |-> (hw2reg_val <= 127))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_rdata == 0))
G({!(reg2hw_ctrl == 617987)} |-> (hw2reg_val >= -1))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_ctrl == 0) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_val <= 511))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_status == -4))
G({!(reg2hw_intr_enable == 255) ##1 !(reg2hw_wdata == 170)} |-> (hw2reg_status == -4))
G({reg2hw_ctrl == 0 ##1 true} |-> (hw2reg_status == -4))
G({(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_status == -4))
G({reg2hw_ctrl == 0 ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_ctrl == 0 ##1 true} |-> (hw2reg_val <= 127))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_val <= 127))
G({(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_ctrl == 0) ##1 true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_ctrl == 0 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_ctrl == 0) ##1 true} |-> lsio_trigger_o)
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_ctrl == 0 ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_val <= 511))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_ctrl == 0 ##1 true} |-> lsio_trigger_o)
G({!(reg2hw_ctrl == 617987) ##1 true} |-> lsio_trigger_o)
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_ctrl == 617987) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_enable == 0 ##1 !(reg2hw_wdata == 170)} |-> (hw2reg_status == -4))
G({!(reg2hw_wdata == 170) ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({!(reg2hw_wdata == 170) ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({(!(reg2hw_wdata == 170) && reg2hw_ctrl == 617987)} |-> lsio_trigger_o)
G({(!(reg2hw_wdata == 170) && reg2hw_ctrl == 617987)} |-> intr_tx_watermark_o)
G({(!(reg2hw_ctrl == 0) && !(reg2hw_wdata == 170))} |-> (hw2reg_status == -4))
G({!(reg2hw_wdata == 170) ##1 !(reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({(!(reg2hw_ctrl == 0) && !(reg2hw_wdata == 170))} |-> intr_tx_watermark_o)
G({!(reg2hw_intr_state == -255) ##1 reg2hw_intr_state == -255} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_intr_state == -251)} |-> (hw2reg_intr_state == -65529))
G({(!(reg2hw_intr_enable == 0) && !(reg2hw_wdata == 170))} |-> (hw2reg_status == -4))
G({(!(reg2hw_wdata == 170) && reg2hw_intr_enable == 255)} |-> (hw2reg_status == -4))
G({(!(reg2hw_wdata == 170) && reg2hw_ctrl == 617987)} |-> (hw2reg_status == -4))
G({(!(reg2hw_ctrl == 0) && !(reg2hw_wdata == 170))} |-> lsio_trigger_o)
G({!(reg2hw_intr_enable == 255) ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({reg2hw_intr_enable == 0 ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({reg2hw_intr_enable == 0 ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({!(reg2hw_intr_enable == 255) ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({reg2hw_wdata == 0 ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({reg2hw_wdata == 0 ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({(reg2hw_ctrl == 617987 && reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({!(reg2hw_intr_enable == 255) ##1 !(reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({!(reg2hw_wdata == 170) ##1 reg2hw_wdata == 170} |-> (hw2reg_status == -16))
G({reg2hw_intr_enable == 0 ##1 !(reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({(reg2hw_wdata == 171) ##1 true} |-> lsio_trigger_o)
G({reg2hw_intr_state == -251 ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_val >= -1))
G({!(reg2hw_intr_state == -255) ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({reg2hw_wdata == 171 ##1 true} |-> intr_tx_watermark_o)
G({(reg2hw_wdata == 171) ##1 true} |-> intr_tx_watermark_o)
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_val <= 511))
G({!(reg2hw_intr_state == -255) ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({reg2hw_intr_state == -251 ##1 !(reg2hw_intr_state == -251)} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_intr_enable == 0 && reg2hw_wdata == 170)} |-> (hw2reg_status == -12))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_state == -251 ##1 reg2hw_intr_state == -255} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({!(reg2hw_wdata == 170) ##1 reg2hw_wdata == 170} |-> (hw2reg_intr_state == 0))
G({reg2hw_wdata == 171} |-> (hw2reg_val <= 511))
G({(reg2hw_intr_state == -255 && reg2hw_wdata == 170) ##1 reg2hw_intr_enable == 0} |-> (hw2reg_status == -12))
G({reg2hw_wdata == 0 ##1 !(reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_val <= 127))
G({!(reg2hw_wdata == 0) ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_state == 0} |-> (hw2reg_rdata == 0))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_val <= 127))
G({reg2hw_wdata == 171} |-> (hw2reg_val >= -1))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_wdata == 171} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(!(reg2hw_intr_enable == 255) && reg2hw_wdata == 170)} |-> (hw2reg_status == -12))
G({reg2hw_wdata == 171 ##1 true} |-> lsio_trigger_o)
G({(!(reg2hw_ctrl == 0) && reg2hw_wdata == 0)} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == 0} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_status == -4))
G({(reg2hw_wdata == 171) && true} |-> lsio_trigger_o)
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_val <= 511))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_fifo_status == 1))
G({!(reg2hw_wdata == 170) ##1 reg2hw_wdata == 170} |-> (hw2reg_fifo_status == 1))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_fifo_status == 0))
G({(!(reg2hw_wdata == 0) && !(reg2hw_wdata == 170)) ##1 true} |-> (hw2reg_fifo_status == 1))
G({!(reg2hw_wdata == 170) ##1 (!(reg2hw_wdata == 0) && !(reg2hw_wdata == 171))} |-> (hw2reg_fifo_status == 1))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_fifo_status == 0))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_val <= 511))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_rdata == 0))
G({(!(reg2hw_ctrl == 0) && !(reg2hw_wdata == 170)) ##1 !(reg2hw_wdata == 171)} |-> (hw2reg_status == -16))
G({(!(reg2hw_intr_state == -251) && !(reg2hw_wdata == 0)) ##1 reg2hw_intr_enable == 0} |-> (hw2reg_status == -12))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_intr_state == -65529))
G({reg2hw_intr_enable == 0 ##1 reg2hw_wdata == 170} |-> (hw2reg_status == -12))
G({reg2hw_wdata == 171} |-> lsio_trigger_o)
G({reg2hw_wdata == 171} |-> (hw2reg_intr_state == -65529))
G({(!(reg2hw_intr_state == -251) && !(reg2hw_intr_state == -255))} |-> (hw2reg_intr_state == -65529))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_val <= 127))
G({(!(reg2hw_intr_state == -251) && reg2hw_wdata == 170) ##1 !(reg2hw_intr_enable == 255)} |-> (hw2reg_status == -12))
G({!(reg2hw_ctrl == 0) ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({reg2hw_intr_state == 0} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_intr_enable == 255 ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_intr_state == 0))
G({(!(reg2hw_intr_enable == 255) && !(reg2hw_wdata == 0)) ##1 true} |-> (hw2reg_status == -12))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_status == -16))
G({(!(reg2hw_intr_state == -251) && !(reg2hw_wdata == 0)) ##1 !(reg2hw_intr_enable == 255)} |-> (hw2reg_status == -12))
G({!(reg2hw_intr_enable == 0) ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({reg2hw_ctrl == 617987 ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_fifo_status == 1))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 170 ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_wdata == 170) ##1 (!(reg2hw_wdata == 0) && !(reg2hw_wdata == 171))} |-> (hw2reg_status == -16))
G({reg2hw_wdata == 171} |-> intr_tx_watermark_o)
G({(!(reg2hw_intr_state == -251) && !(reg2hw_intr_state == -255)) ##1 true} |-> (hw2reg_status == -12))
G({reg2hw_wdata == 171} |-> (hw2reg_rdata == 0))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_val <= 511))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_state == 0) ##1 true} |-> lsio_trigger_o)
G({reg2hw_wdata == 170 ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({reg2hw_intr_state == 0 ##1 true} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_status == -12))
G({reg2hw_wdata == 171} |-> (hw2reg_fifo_ctrl == 0))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_rdata == 0))
G({reg2hw_intr_state == 0} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_intr_state == 0} |-> (hw2reg_val >= -1))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_intr_state == 0))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_val <= 511))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_val <= 511))
G({(!(reg2hw_wdata == 0) && !(reg2hw_wdata == 170)) ##1 true} |-> (hw2reg_intr_state == 0))
G({!(reg2hw_wdata == 170) ##1 (!(reg2hw_wdata == 0) && !(reg2hw_wdata == 171))} |-> (hw2reg_intr_state == 0))
G({reg2hw_intr_state == 0 ##1 true} |-> lsio_trigger_o)
G({(reg2hw_intr_state == 0) ##1 true} |-> intr_tx_watermark_o)
G({reg2hw_intr_state == 0} |-> (hw2reg_status == -12))
G({(!(reg2hw_intr_enable == 255) && reg2hw_wdata == 170) ##1 true} |-> (hw2reg_status == -12))
G({reg2hw_wdata == 171} |-> (hw2reg_fifo_status == 0))
G({(!(reg2hw_wdata == 0) && reg2hw_intr_state == -255) ##1 reg2hw_intr_enable == 0} |-> (hw2reg_status == -12))
G({reg2hw_ctrl == 617987 ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({reg2hw_intr_enable == 255 ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({reg2hw_wdata == 170 ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({!(reg2hw_intr_state == -255) ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({(!(reg2hw_intr_state == -251) && !(reg2hw_intr_state == -255)) ##1 true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_wdata == 0) ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({!(reg2hw_ctrl == 0) ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({reg2hw_intr_state == 0} |-> (hw2reg_val <= 127))
G({reg2hw_intr_state == -251 ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_val <= 127))
G({(!(reg2hw_intr_state == -251) && reg2hw_wdata == 170) ##1 reg2hw_intr_enable == 0} |-> (hw2reg_status == -12))
G({!(reg2hw_intr_enable == 0) ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({reg2hw_wdata == 171} |-> (hw2reg_val <= 127))
G({reg2hw_intr_state == 0} |-> (hw2reg_val <= 511))
G({(!(reg2hw_ctrl == 0) && reg2hw_wdata == 0)} |-> lsio_trigger_o)
G({reg2hw_intr_state == -251 ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({!(reg2hw_wdata == 0) ##1 reg2hw_ctrl == 0} |-> (hw2reg_status == -1))
G({!(reg2hw_intr_enable == 255) ##1 reg2hw_wdata == 170} |-> (hw2reg_status == -12))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_val <= 127))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_status == -16))
G({(!(reg2hw_ctrl == 0) && !(reg2hw_wdata == 170)) ##1 !(reg2hw_wdata == 171)} |-> (hw2reg_intr_state == 0))
G({reg2hw_intr_enable == 255 ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_val >= -1))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_val <= 127))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_rdata == 0))
G({!(reg2hw_ctrl == 0) ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_rdata == 0))
G({(reg2hw_ctrl == 617987 && reg2hw_wdata == 0)} |-> lsio_trigger_o)
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_status == -12))
G({reg2hw_ctrl == 617987 ##1 !(reg2hw_ctrl == 617987)} |-> (hw2reg_status == -1))
G({(reg2hw_wdata == 171) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_status == -12))
G({!(reg2hw_intr_state == -255) ##1 (!(reg2hw_intr_state == -251) && !(reg2hw_wdata == 0))} |-> (hw2reg_status == -12))
G({(!(reg2hw_wdata == 0) && !(reg2hw_wdata == 170)) ##1 true} |-> (hw2reg_status == -16))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_val >= -1))
G({(reg2hw_wdata == 171) && true} |-> intr_tx_watermark_o)
G({(reg2hw_intr_enable == 0 && reg2hw_wdata == 170) ##1 true} |-> (hw2reg_status == -12))
G({(!(reg2hw_wdata == 0) && reg2hw_intr_enable == 0) ##1 true} |-> (hw2reg_status == -12))
G({(!(reg2hw_wdata == 0) && reg2hw_intr_state == -255) ##1 !(reg2hw_intr_enable == 255)} |-> (hw2reg_status == -12))
G({(!(reg2hw_intr_state == -251) && !(reg2hw_intr_state == -255))} |-> (hw2reg_status == -12))
G({!(reg2hw_intr_state == -255) ##1 (!(reg2hw_intr_state == -251) && reg2hw_wdata == 170)} |-> (hw2reg_status == -12))
G({(reg2hw_intr_state == 0) && true} |-> (hw2reg_fifo_status == 0))
G({reg2hw_intr_state == 0} |-> (hw2reg_fifo_status == 0))
G({!(reg2hw_intr_enable == 0) ##1 reg2hw_wdata == 0} |-> (hw2reg_status == -1))
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_intr_state == -65529))
G({(!(reg2hw_wdata == 0) && !(reg2hw_wdata == 170))} |-> (hw2reg_status == -4))
G({reg2hw_wdata == 171} |-> (hw2reg_status == -4))
G({reg2hw_wdata == 171 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(!(reg2hw_wdata == 0) && !(reg2hw_wdata == 170))} |-> intr_tx_watermark_o)
G({(reg2hw_intr_state == 0) ##1 true} |-> (hw2reg_val >= -1 && hw2reg_val <= 127))
G({(reg2hw_intr_state == -255 && reg2hw_wdata == 170) ##1 !(reg2hw_intr_enable == 255)} |-> (hw2reg_status == -12))
G({reg2hw_intr_state == 0 ##1 true} |-> (hw2reg_fifo_ctrl == 0))
G({(!(reg2hw_ctrl == 0) && !(reg2hw_wdata == 170)) ##1 !(reg2hw_wdata == 171)} |-> (hw2reg_fifo_status == 1))
G({(reg2hw_wdata == 171) && true} |-> (hw2reg_intr_state == -65529))
G({!(reg2hw_ctrl == 617987) ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({reg2hw_ctrl == 0 ##1 !(reg2hw_ctrl == 0)} |-> intr_tx_watermark_o)
G({!(reg2hw_ctrl == 617987) ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
G({reg2hw_ctrl == 0 ##1 reg2hw_ctrl == 617987} |-> intr_tx_watermark_o)
