#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Sep  1 04:07:17 2025
# Process ID         : 37044
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1
# Command line       : vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper.vdi
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 563.977 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20733 MB
# Available Virtual  : 9452 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.dcp' for cell 'top_i/mmio_subsystem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1822.938 ; gain = 0.000 ; free physical = 3623 ; free virtual = 8277
INFO: [Netlist 29-17] Analyzing 488 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.426 ; gain = 0.000 ; free physical = 3015 ; free virtual = 7687
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 232 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2618.426 ; gain = 1057.895 ; free physical = 3015 ; free virtual = 7687
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2666.645 ; gain = 48.219 ; free physical = 2944 ; free virtual = 7617

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25a0c846a

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2670.613 ; gain = 3.969 ; free physical = 2945 ; free virtual = 7617

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ad4012e8f513f5ff.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.324 ; gain = 0.000 ; free physical = 2605 ; free virtual = 7308
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3006.324 ; gain = 0.000 ; free physical = 2603 ; free virtual = 7306
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2603 ; free virtual = 7306
Phase 1.1 Core Generation And Design Setup | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2603 ; free virtual = 7306

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2603 ; free virtual = 7306
Phase 1 Initialization | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2603 ; free virtual = 7306

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2603 ; free virtual = 7306

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2600 ; free virtual = 7303
Phase 2 Timer Update And Timing Data Collection | Checksum: 2dfbfe592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2600 ; free virtual = 7303

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24d4bae05

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2600 ; free virtual = 7303
Retarget | Checksum: 24d4bae05
INFO: [Opt 31-389] Phase Retarget created 43 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d011d79d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2600 ; free virtual = 7303
Constant propagation | Checksum: 1d011d79d
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.324 ; gain = 0.000 ; free physical = 2600 ; free virtual = 7303
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.324 ; gain = 0.000 ; free physical = 2600 ; free virtual = 7303
Phase 5 Sweep | Checksum: 18b3e20f7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3006.324 ; gain = 21.812 ; free physical = 2600 ; free virtual = 7303
Sweep | Checksum: 18b3e20f7
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Sweep, 1015 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-194] Inserted BUFG top_i/mmio_subsystem_1/inst/control/E[0]_BUFG_inst to drive 32 load(s) on clock net top_i/mmio_subsystem_1/inst/control/E_BUFG[0]
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 12bbf57dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303
BUFG optimization | Checksum: 12bbf57dd
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12bbf57dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303
Shift Register Optimization | Checksum: 12bbf57dd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e8a09567

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303
Post Processing Netlist | Checksum: 1e8a09567
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 167e3ee25

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3038.340 ; gain = 0.000 ; free physical = 2600 ; free virtual = 7303
Phase 9.2 Verifying Netlist Connectivity | Checksum: 167e3ee25

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303
Phase 9 Finalization | Checksum: 167e3ee25

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              43  |              95  |                                             67  |
|  Constant propagation         |               2  |              22  |                                             50  |
|  Sweep                        |               1  |              93  |                                           1015  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 167e3ee25

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.340 ; gain = 53.828 ; free physical = 2600 ; free virtual = 7303

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 0 Total Ports: 42
Ending PowerOpt Patch Enables Task | Checksum: 1bcb5f289

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2465 ; free virtual = 7172
Ending Power Optimization Task | Checksum: 1bcb5f289

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3296.223 ; gain = 257.883 ; free physical = 2465 ; free virtual = 7172

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bcb5f289

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2465 ; free virtual = 7172

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2465 ; free virtual = 7172
Ending Netlist Obfuscation Task | Checksum: 1b41d10b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2465 ; free virtual = 7172
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3296.223 ; gain = 677.797 ; free physical = 2465 ; free virtual = 7172
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2452 ; free virtual = 7160
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2452 ; free virtual = 7160
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2451 ; free virtual = 7160
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2454 ; free virtual = 7163
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2454 ; free virtual = 7163
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2454 ; free virtual = 7163
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2454 ; free virtual = 7163
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2435 ; free virtual = 7146
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 146130d31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2435 ; free virtual = 7146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2435 ; free virtual = 7146

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 186170ce8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2430 ; free virtual = 7146

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 233261596

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2429 ; free virtual = 7146

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 233261596

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2429 ; free virtual = 7147
Phase 1 Placer Initialization | Checksum: 233261596

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2429 ; free virtual = 7147

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18c3bf529

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2472 ; free virtual = 7190

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 284eece63

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2468 ; free virtual = 7186

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 284eece63

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2468 ; free virtual = 7186

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 247b6bd65

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2461 ; free virtual = 7179

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16bbf51ae

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2461 ; free virtual = 7179

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 257 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 114 nets or LUTs. Breaked 0 LUT, combined 114 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2457 ; free virtual = 7177

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            114  |                   114  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            114  |                   114  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17234ddf1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2457 ; free virtual = 7177
Phase 2.5 Global Place Phase2 | Checksum: 1f53aac33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2457 ; free virtual = 7178
Phase 2 Global Placement | Checksum: 1f53aac33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2457 ; free virtual = 7178

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0ed2d52

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2457 ; free virtual = 7178

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d6cd29ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2456 ; free virtual = 7176

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 167a2b71f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2455 ; free virtual = 7176

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176a49f50

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2455 ; free virtual = 7176

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c57f3c0e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2450 ; free virtual = 7171

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bb2064be

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2449 ; free virtual = 7171

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f5b94b44

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2449 ; free virtual = 7171
Phase 3 Detail Placement | Checksum: 1f5b94b44

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2449 ; free virtual = 7171

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e2fa035f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.084 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e18055a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23089a039

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e2fa035f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.084. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 290708268

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170
Phase 4.1 Post Commit Optimization | Checksum: 290708268

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 290708268

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 290708268

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170
Phase 4.3 Placer Reporting | Checksum: 290708268

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7170
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b43be7c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2446 ; free virtual = 7168
Ending Placer Task | Checksum: 1e64b020f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2446 ; free virtual = 7168
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2446 ; free virtual = 7168
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2430 ; free virtual = 7152
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2410 ; free virtual = 7132
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2422 ; free virtual = 7145
Wrote PlaceDB: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2412 ; free virtual = 7145
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2412 ; free virtual = 7145
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2412 ; free virtual = 7146
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2412 ; free virtual = 7146
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2412 ; free virtual = 7147
Write Physdb Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2412 ; free virtual = 7147
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2418 ; free virtual = 7143
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.084 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7144
Wrote PlaceDB: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2409 ; free virtual = 7146
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2409 ; free virtual = 7146
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2409 ; free virtual = 7146
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2407 ; free virtual = 7146
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2407 ; free virtual = 7146
Write Physdb Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3296.223 ; gain = 0.000 ; free physical = 2407 ; free virtual = 7146
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d768c5d8 ConstDB: 0 ShapeSum: 76c750d3 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: e6445506 | NumContArr: 2c293166 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 297bf7ba6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3353.188 ; gain = 56.965 ; free physical = 2223 ; free virtual = 6954

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 297bf7ba6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3353.188 ; gain = 56.965 ; free physical = 2223 ; free virtual = 6954

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 297bf7ba6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3353.188 ; gain = 56.965 ; free physical = 2223 ; free virtual = 6954
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 223dd2326

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 3420.945 ; gain = 124.723 ; free physical = 2152 ; free virtual = 6884
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.234  | TNS=0.000  | WHS=-0.264 | THS=-269.229|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 210afe7d6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 3420.945 ; gain = 124.723 ; free physical = 2153 ; free virtual = 6885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.234  | TNS=0.000  | WHS=-0.112 | THS=-0.494 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 186dadaff

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 3420.945 ; gain = 124.723 ; free physical = 2151 ; free virtual = 6886

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0168438 %
  Global Horizontal Routing Utilization  = 0.0202578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8811
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8788
  Number of Partially Routed Nets     = 23
  Number of Node Overlaps             = 35

Phase 2 Router Initialization | Checksum: 22c3c3529

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2135 ; free virtual = 6870

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22c3c3529

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2135 ; free virtual = 6870

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23fed7c8e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2134 ; free virtual = 6869
Phase 4 Initial Routing | Checksum: 23fed7c8e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2134 ; free virtual = 6869

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 778
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.980  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ca0fa1b6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871
Phase 5 Rip-up And Reroute | Checksum: 2ca0fa1b6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26c155bf1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.053  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2d131d658

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d131d658

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871
Phase 6 Delay and Skew Optimization | Checksum: 2d131d658

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.053  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27971e655

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871
Phase 7 Post Hold Fix | Checksum: 27971e655

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.673368 %
  Global Horizontal Routing Utilization  = 0.975611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27971e655

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27971e655

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2136 ; free virtual = 6871

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20166db6b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2137 ; free virtual = 6872

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20166db6b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2137 ; free virtual = 6872

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.053  | TNS=0.000  | WHS=0.060  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20166db6b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2137 ; free virtual = 6872
Total Elapsed time in route_design: 37.79 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16181a422

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2137 ; free virtual = 6873
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16181a422

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2137 ; free virtual = 6873

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3435.727 ; gain = 139.504 ; free physical = 2137 ; free virtual = 6873
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
147 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3535.379 ; gain = 99.652 ; free physical = 2065 ; free virtual = 6810
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2062 ; free virtual = 6809
Wrote PlaceDB: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6813
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6813
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2054 ; free virtual = 6813
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2054 ; free virtual = 6813
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2053 ; free virtual = 6813
Write Physdb Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3535.379 ; gain = 0.000 ; free physical = 2053 ; free virtual = 6813
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Sep  1 04:09:05 2025...
