#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f788a104340 .scope module, "main" "main" 2 3;
 .timescale -9 -9;
v0x7f788a114ee0_0 .var "a", 31 0;
v0x7f788a114f90_0 .var "b", 31 0;
v0x7f788a115020_0 .var "mode", 3 0;
v0x7f788a1150f0_0 .net "x", 31 0, v0x7f788a114b70_0;  1 drivers
S_0x7f788a1047d0 .scope module, "alu32_0" "ALU" 2 10, 3 1 0, S_0x7f788a104340;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7f788a104a10_0 .net "A", 31 0, v0x7f788a114ee0_0;  1 drivers
v0x7f788a114ad0_0 .net "B", 31 0, v0x7f788a114f90_0;  1 drivers
v0x7f788a114b70_0 .var "X", 31 0;
v0x7f788a114c20_0 .net "ZERO", 0 0, L_0x7f788a121ca0;  1 drivers
L_0x7f788a073008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a114cc0_0 .net/2u *"_ivl_0", 31 0, L_0x7f788a073008;  1 drivers
v0x7f788a114db0_0 .net "mode", 3 0, v0x7f788a115020_0;  1 drivers
E_0x7f788a1041c0 .event edge, v0x7f788a114db0_0;
L_0x7f788a121ca0 .cmp/eq 32, v0x7f788a114b70_0, L_0x7f788a073008;
S_0x7f788a1044b0 .scope module, "top" "top" 4 22;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ACKD_n";
    .port_info 3 /INPUT 1 "ACKI_n";
    .port_info 4 /INPUT 32 "IDT";
    .port_info 5 /INPUT 32 "OINT_n";
    .port_info 6 /OUTPUT 32 "IAD";
    .port_info 7 /OUTPUT 32 "DAD";
    .port_info 8 /OUTPUT 1 "MREQ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 2 "SIZE";
    .port_info 11 /OUTPUT 1 "IACK_n";
    .port_info 12 /INOUT 32 "DDT";
o0x7f788a0447f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f788a120a80_0 .net "ACKD_n", 0 0, o0x7f788a0447f8;  0 drivers
o0x7f788a044828 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f788a120b10_0 .net "ACKI_n", 0 0, o0x7f788a044828;  0 drivers
v0x7f788a120ba0_0 .net "DAD", 31 0, v0x7f788a1162e0_0;  1 drivers
v0x7f788a120c30_0 .net "DDT", 31 0, L_0x7f788a122ac0;  1 drivers
o0x7f788a044858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f788a120cc0_0 .net "IACK_n", 0 0, o0x7f788a044858;  0 drivers
v0x7f788a120d50_0 .net "IAD", 31 0, v0x7f788a1182a0_0;  1 drivers
o0x7f788a043cb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f788a120de0_0 .net "IDT", 31 0, o0x7f788a043cb8;  0 drivers
v0x7f788a120eb0_0 .net "IS_Utype", 0 0, v0x7f788a11ec10_0;  1 drivers
v0x7f788a120fc0_0 .net "IS_lui", 0 0, v0x7f788a11ece0_0;  1 drivers
v0x7f788a121150_0 .net "MREQ", 0 0, v0x7f788a11f1e0_0;  1 drivers
o0x7f788a044888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f788a1211e0_0 .net "OINT_n", 31 0, o0x7f788a044888;  0 drivers
v0x7f788a121270_0 .net "SIZE", 1 0, v0x7f788a11fa60_0;  1 drivers
v0x7f788a121300_0 .net "WRITE", 0 0, v0x7f788a11f150_0;  1 drivers
v0x7f788a121390_0 .net "ZERO", 0 0, L_0x7f788a1247b0;  1 drivers
v0x7f788a121420_0 .net "alu_ctrl", 3 0, v0x7f788a11f8f0_0;  1 drivers
v0x7f788a121530_0 .net "alu_src", 0 0, v0x7f788a11eee0_0;  1 drivers
o0x7f788a042bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f788a121640_0 .net "clk", 0 0, o0x7f788a042bd8;  0 drivers
v0x7f788a1217d0_0 .net "imm_src", 2 0, v0x7f788a11eff0_0;  1 drivers
o0x7f788a043ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f788a121860_0 .net "mem_write", 0 0, o0x7f788a043ce8;  0 drivers
RS_0x7f788a042d88 .resolv tri, v0x7f788a11f380_0, L_0x7f788a122130;
v0x7f788a1218f0_0 .net8 "pc_src", 0 0, RS_0x7f788a042d88;  2 drivers
v0x7f788a121a00_0 .net "reg_write", 0 0, v0x7f788a11f410_0;  1 drivers
v0x7f788a121a90_0 .net "result_src", 1 0, v0x7f788a11f4a0_0;  1 drivers
o0x7f788a042c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f788a121ba0_0 .net "rst", 0 0, o0x7f788a042c38;  0 drivers
S_0x7f788a1151a0 .scope module, "datapath" "ctrl_datapath" 4 61, 5 13 0, S_0x7f788a1044b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst";
    .port_info 3 /INPUT 32 "ReadDDT";
    .port_info 4 /INPUT 1 "pc_src";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "result_src";
    .port_info 7 /INPUT 3 "imm_src";
    .port_info 8 /INPUT 4 "alu_ctrl";
    .port_info 9 /INPUT 1 "mem_write";
    .port_info 10 /INPUT 1 "reg_write";
    .port_info 11 /INPUT 1 "IS_Utype";
    .port_info 12 /INPUT 1 "IS_lui";
    .port_info 13 /OUTPUT 1 "ZERO";
    .port_info 14 /OUTPUT 32 "pc";
    .port_info 15 /OUTPUT 32 "rd2";
    .port_info 16 /OUTPUT 32 "alu_out";
v0x7f788a11d170_0 .net "IS_Utype", 0 0, v0x7f788a11ec10_0;  alias, 1 drivers
v0x7f788a11d230_0 .net "IS_lui", 0 0, v0x7f788a11ece0_0;  alias, 1 drivers
v0x7f788a11d2c0_0 .net "ReadDDT", 31 0, L_0x7f788a122ac0;  alias, 1 drivers
v0x7f788a11d370_0 .net "ZERO", 0 0, L_0x7f788a1247b0;  alias, 1 drivers
v0x7f788a11d420_0 .net "alu_ctrl", 3 0, v0x7f788a11f8f0_0;  alias, 1 drivers
v0x7f788a11d4f0_0 .net "alu_out", 31 0, v0x7f788a1162e0_0;  alias, 1 drivers
v0x7f788a11d5c0_0 .net "alu_src", 0 0, v0x7f788a11eee0_0;  alias, 1 drivers
v0x7f788a11d650_0 .net "clk", 0 0, o0x7f788a042bd8;  alias, 0 drivers
v0x7f788a11d720_0 .net "immExt", 31 0, v0x7f788a116890_0;  1 drivers
v0x7f788a11d8b0_0 .net "imm_src", 2 0, v0x7f788a11eff0_0;  alias, 1 drivers
v0x7f788a11d940_0 .net "inst", 31 0, o0x7f788a043cb8;  alias, 0 drivers
v0x7f788a11d9d0_0 .net "mem_write", 0 0, o0x7f788a043ce8;  alias, 0 drivers
v0x7f788a11da60_0 .net "pc", 31 0, v0x7f788a1182a0_0;  alias, 1 drivers
v0x7f788a11db70_0 .net "pc_next", 31 0, L_0x7f788a122550;  1 drivers
v0x7f788a11dc00_0 .net8 "pc_src", 0 0, RS_0x7f788a042d88;  alias, 2 drivers
v0x7f788a11dc90_0 .net "pcplus4", 31 0, L_0x7f788a1221e0;  1 drivers
v0x7f788a11dd20_0 .net "pcplusImm", 31 0, L_0x7f788a122400;  1 drivers
v0x7f788a11deb0_0 .net "rd1", 31 0, L_0x7f788a122840;  1 drivers
v0x7f788a11df40_0 .net "rd2", 31 0, L_0x7f788a122ac0;  alias, 1 drivers
v0x7f788a11e050_0 .net "reg_write", 0 0, v0x7f788a11f410_0;  alias, 1 drivers
v0x7f788a11e0e0_0 .net "result", 31 0, L_0x7f788a124f00;  1 drivers
v0x7f788a11e170_0 .net "result_src", 1 0, v0x7f788a11f4a0_0;  alias, 1 drivers
v0x7f788a11e200_0 .net "rst", 0 0, o0x7f788a042c38;  alias, 0 drivers
v0x7f788a11e290_0 .net "srcB", 31 0, L_0x7f788a1246d0;  1 drivers
v0x7f788a11e320_0 .net "u_out", 31 0, v0x7f788a11d020_0;  1 drivers
L_0x7f788a122360 .part o0x7f788a043cb8, 7, 25;
L_0x7f788a124380 .part o0x7f788a043cb8, 15, 5;
L_0x7f788a124420 .part o0x7f788a043cb8, 20, 5;
L_0x7f788a1245c0 .part o0x7f788a043cb8, 7, 5;
S_0x7f788a115590 .scope module, "add4" "adder" 5 42, 6 2 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7f788a1157c0_0 .net "a", 31 0, v0x7f788a1182a0_0;  alias, 1 drivers
L_0x7f788a073050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f788a115870_0 .net "b", 31 0, L_0x7f788a073050;  1 drivers
v0x7f788a115920_0 .net "out", 31 0, L_0x7f788a1221e0;  alias, 1 drivers
L_0x7f788a1221e0 .arith/sum 32, v0x7f788a1182a0_0, L_0x7f788a073050;
S_0x7f788a115a30 .scope module, "addimm" "adder" 5 44, 6 2 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7f788a115c50_0 .net "a", 31 0, v0x7f788a1182a0_0;  alias, 1 drivers
v0x7f788a115d10_0 .net "b", 31 0, v0x7f788a116890_0;  alias, 1 drivers
v0x7f788a115db0_0 .net "out", 31 0, L_0x7f788a122400;  alias, 1 drivers
L_0x7f788a122400 .arith/sum 32, v0x7f788a1182a0_0, v0x7f788a116890_0;
S_0x7f788a115ec0 .scope module, "alu" "ALU" 5 57, 3 1 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7f788a116170_0 .net "A", 31 0, L_0x7f788a122840;  alias, 1 drivers
v0x7f788a116230_0 .net "B", 31 0, L_0x7f788a1246d0;  alias, 1 drivers
v0x7f788a1162e0_0 .var "X", 31 0;
v0x7f788a1163a0_0 .net "ZERO", 0 0, L_0x7f788a1247b0;  alias, 1 drivers
L_0x7f788a0735f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a116440_0 .net/2u *"_ivl_0", 31 0, L_0x7f788a0735f0;  1 drivers
v0x7f788a116530_0 .net "mode", 3 0, v0x7f788a11f8f0_0;  alias, 1 drivers
E_0x7f788a116130 .event edge, v0x7f788a116530_0;
L_0x7f788a1247b0 .cmp/eq 32, v0x7f788a1162e0_0, L_0x7f788a0735f0;
S_0x7f788a116660 .scope module, "extend" "extend" 5 43, 7 2 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x7f788a116890_0 .var "immext", 31 0;
v0x7f788a116960_0 .net "immsrc", 2 0, v0x7f788a11eff0_0;  alias, 1 drivers
v0x7f788a116a00_0 .net "instr", 31 7, L_0x7f788a122360;  1 drivers
E_0x7f788a116080 .event edge, v0x7f788a116960_0;
S_0x7f788a116b10 .scope module, "mux_result" "mux2" 5 61, 8 21 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "X";
v0x7f788a116dd0_0 .net "A", 31 0, v0x7f788a1162e0_0;  alias, 1 drivers
v0x7f788a116e60_0 .net "B", 31 0, L_0x7f788a122ac0;  alias, 1 drivers
v0x7f788a116f00_0 .net "C", 31 0, L_0x7f788a1221e0;  alias, 1 drivers
v0x7f788a116fd0_0 .net "D", 31 0, v0x7f788a11d020_0;  alias, 1 drivers
v0x7f788a117070_0 .net "X", 31 0, L_0x7f788a124f00;  alias, 1 drivers
L_0x7f788a073638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f788a117160_0 .net/2u *"_ivl_0", 1 0, L_0x7f788a073638;  1 drivers
v0x7f788a117210_0 .net *"_ivl_10", 0 0, L_0x7f788a124ab0;  1 drivers
v0x7f788a1172b0_0 .net *"_ivl_12", 31 0, L_0x7f788a124bb0;  1 drivers
v0x7f788a117360_0 .net *"_ivl_14", 31 0, L_0x7f788a124cb0;  1 drivers
v0x7f788a117470_0 .net *"_ivl_2", 0 0, L_0x7f788a1248d0;  1 drivers
L_0x7f788a073680 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f788a117510_0 .net/2u *"_ivl_4", 1 0, L_0x7f788a073680;  1 drivers
v0x7f788a1175c0_0 .net *"_ivl_6", 0 0, L_0x7f788a1249b0;  1 drivers
L_0x7f788a0736c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f788a117660_0 .net/2u *"_ivl_8", 1 0, L_0x7f788a0736c8;  1 drivers
v0x7f788a117710_0 .net "sel", 1 0, v0x7f788a11f4a0_0;  alias, 1 drivers
L_0x7f788a1248d0 .cmp/eq 2, v0x7f788a11f4a0_0, L_0x7f788a073638;
L_0x7f788a1249b0 .cmp/eq 2, v0x7f788a11f4a0_0, L_0x7f788a073680;
L_0x7f788a124ab0 .cmp/eq 2, v0x7f788a11f4a0_0, L_0x7f788a0736c8;
L_0x7f788a124bb0 .functor MUXZ 32, v0x7f788a11d020_0, L_0x7f788a1221e0, L_0x7f788a124ab0, C4<>;
L_0x7f788a124cb0 .functor MUXZ 32, L_0x7f788a124bb0, L_0x7f788a122ac0, L_0x7f788a1249b0, C4<>;
L_0x7f788a124f00 .functor MUXZ 32, L_0x7f788a124cb0, v0x7f788a1162e0_0, L_0x7f788a1248d0, C4<>;
S_0x7f788a117850 .scope module, "mux_src" "mux" 5 55, 8 1 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7f788a0735a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f788a124660 .functor XNOR 1, v0x7f788a11eee0_0, L_0x7f788a0735a8, C4<0>, C4<0>;
v0x7f788a117a70_0 .net "A", 31 0, L_0x7f788a122ac0;  alias, 1 drivers
v0x7f788a117b20_0 .net "B", 31 0, v0x7f788a116890_0;  alias, 1 drivers
v0x7f788a117bf0_0 .net "X", 31 0, L_0x7f788a1246d0;  alias, 1 drivers
v0x7f788a117c80_0 .net/2u *"_ivl_0", 0 0, L_0x7f788a0735a8;  1 drivers
v0x7f788a117d10_0 .net *"_ivl_2", 0 0, L_0x7f788a124660;  1 drivers
v0x7f788a117df0_0 .net "sel", 0 0, v0x7f788a11eee0_0;  alias, 1 drivers
L_0x7f788a1246d0 .functor MUXZ 32, v0x7f788a116890_0, L_0x7f788a122ac0, L_0x7f788a124660, C4<>;
S_0x7f788a117ed0 .scope module, "pcff" "pc_ff" 5 34, 9 1 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0x7f788a118140_0 .net "clk", 0 0, o0x7f788a042bd8;  alias, 0 drivers
v0x7f788a1181f0_0 .net "d", 31 0, L_0x7f788a122550;  alias, 1 drivers
v0x7f788a1182a0_0 .var "q", 31 0;
v0x7f788a118390_0 .net "rst", 0 0, o0x7f788a042c38;  alias, 0 drivers
E_0x7f788a1180f0 .event posedge, v0x7f788a118140_0;
S_0x7f788a118470 .scope module, "pcmux" "mux" 5 45, 8 1 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7f788a073098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f788a1224a0 .functor XNOR 1, RS_0x7f788a042d88, L_0x7f788a073098, C4<0>, C4<0>;
v0x7f788a118690_0 .net "A", 31 0, L_0x7f788a1221e0;  alias, 1 drivers
v0x7f788a118780_0 .net "B", 31 0, L_0x7f788a122400;  alias, 1 drivers
v0x7f788a118820_0 .net "X", 31 0, L_0x7f788a122550;  alias, 1 drivers
v0x7f788a1188f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f788a073098;  1 drivers
v0x7f788a118980_0 .net *"_ivl_2", 0 0, L_0x7f788a1224a0;  1 drivers
v0x7f788a118a60_0 .net8 "sel", 0 0, RS_0x7f788a042d88;  alias, 2 drivers
L_0x7f788a122550 .functor MUXZ 32, L_0x7f788a122400, L_0x7f788a1221e0, L_0x7f788a1224a0, C4<>;
S_0x7f788a118b40 .scope module, "rf" "rf32x32" 5 47, 10 8 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_n";
    .port_info 3 /INPUT 5 "rd1_addr";
    .port_info 4 /INPUT 5 "rd2_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data1_out";
    .port_info 8 /OUTPUT 32 "data2_out";
P_0x7f788a118d80 .param/l "bit_width_depth" 0 10 22, +C4<00000000000000000000000000000101>;
P_0x7f788a118dc0 .param/l "data_width" 0 10 20, +C4<00000000000000000000000000100000>;
P_0x7f788a118e00 .param/l "depth" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x7f788a118e40 .param/l "rst_mode" 0 10 23, +C4<00000000000000000000000000000000>;
L_0x7f788a1226b0 .functor NOT 1, o0x7f788a042bd8, C4<0>, C4<0>, C4<0>;
L_0x7f788a073128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11bf30_0 .net/2u *"_ivl_10", 31 0, L_0x7f788a073128;  1 drivers
v0x7f788a11bff0_0 .net *"_ivl_3", 0 0, L_0x7f788a1227a0;  1 drivers
L_0x7f788a0730e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11c090_0 .net/2u *"_ivl_4", 31 0, L_0x7f788a0730e0;  1 drivers
v0x7f788a11c120_0 .net *"_ivl_9", 0 0, L_0x7f788a1229a0;  1 drivers
v0x7f788a11c1b0_0 .net "clk", 0 0, o0x7f788a042bd8;  alias, 0 drivers
v0x7f788a11c280_0 .net "clk_inv", 0 0, L_0x7f788a1226b0;  1 drivers
v0x7f788a11c330_0 .net "data1_out", 31 0, L_0x7f788a122840;  alias, 1 drivers
v0x7f788a11c3e0_0 .net "data2_out", 31 0, L_0x7f788a122ac0;  alias, 1 drivers
v0x7f788a11c4b0_0 .net "data_in", 31 0, L_0x7f788a124f00;  alias, 1 drivers
v0x7f788a11c5c0_0 .net "ram_data1_out", 31 0, L_0x7f788a123640;  1 drivers
v0x7f788a11c650_0 .net "ram_data2_out", 31 0, L_0x7f788a1241f0;  1 drivers
v0x7f788a11c6e0_0 .net "rd1_addr", 4 0, L_0x7f788a124380;  1 drivers
v0x7f788a11c790_0 .net "rd2_addr", 4 0, L_0x7f788a124420;  1 drivers
v0x7f788a11c840_0 .net "reset", 0 0, o0x7f788a042c38;  alias, 0 drivers
v0x7f788a11c910_0 .net "wr_addr", 4 0, L_0x7f788a1245c0;  1 drivers
v0x7f788a11c9a0_0 .net "wr_n", 0 0, v0x7f788a11f410_0;  alias, 1 drivers
L_0x7f788a1227a0 .reduce/or L_0x7f788a124380;
L_0x7f788a122840 .functor MUXZ 32, L_0x7f788a0730e0, L_0x7f788a123640, L_0x7f788a1227a0, C4<>;
L_0x7f788a1229a0 .reduce/or L_0x7f788a124420;
L_0x7f788a122ac0 .functor MUXZ 32, L_0x7f788a073128, L_0x7f788a1241f0, L_0x7f788a1229a0, C4<>;
S_0x7f788a119150 .scope module, "u_DW_ram_2r_w_s_dff" "DW_ram_2r_w_s_dff" 10 51, 11 47 0, S_0x7f788a118b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "wr_n";
    .port_info 4 /INPUT 5 "rd1_addr";
    .port_info 5 /INPUT 5 "rd2_addr";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_rd1_out";
    .port_info 9 /OUTPUT 32 "data_rd2_out";
P_0x7f788a119320 .param/l "data_width" 0 11 50, +C4<00000000000000000000000000100000>;
P_0x7f788a119360 .param/l "depth" 0 11 51, +C4<00000000000000000000000000100000>;
P_0x7f788a1193a0 .param/l "rst_mode" 0 11 52, +C4<00000000000000000000000000000000>;
L_0x7f788a122f00 .functor XOR 5, L_0x7f788a124380, L_0x7f788a124380, C4<00000>, C4<00000>;
L_0x7f788a123a60 .functor XOR 5, L_0x7f788a124420, L_0x7f788a124420, C4<00000>, C4<00000>;
L_0x7f788a124310 .functor BUFZ 1, o0x7f788a042c38, C4<0>, C4<0>, C4<0>;
v0x7f788a119de0_0 .net *"_ivl_0", 31 0, L_0x7f788a122c20;  1 drivers
v0x7f788a119ea0_0 .net *"_ivl_10", 4 0, L_0x7f788a122f00;  1 drivers
L_0x7f788a073200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f788a119f50_0 .net/2u *"_ivl_12", 4 0, L_0x7f788a073200;  1 drivers
v0x7f788a11a010_0 .net *"_ivl_14", 0 0, L_0x7f788a122ff0;  1 drivers
L_0x7f788a073248 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a0b0_0 .net *"_ivl_16", 31 0, L_0x7f788a073248;  1 drivers
v0x7f788a11a1a0_0 .net *"_ivl_18", 31 0, L_0x7f788a123150;  1 drivers
L_0x7f788a073290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a250_0 .net *"_ivl_21", 26 0, L_0x7f788a073290;  1 drivers
L_0x7f788a0732d8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a300_0 .net/2u *"_ivl_22", 31 0, L_0x7f788a0732d8;  1 drivers
v0x7f788a11a3b0_0 .net *"_ivl_24", 0 0, L_0x7f788a1232a0;  1 drivers
L_0x7f788a073320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a4c0_0 .net/2u *"_ivl_26", 31 0, L_0x7f788a073320;  1 drivers
v0x7f788a11a560_0 .net *"_ivl_29", 31 0, L_0x7f788a1233c0;  1 drivers
L_0x7f788a073170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a610_0 .net *"_ivl_3", 26 0, L_0x7f788a073170;  1 drivers
v0x7f788a11a6c0_0 .net *"_ivl_30", 31 0, L_0x7f788a1234e0;  1 drivers
v0x7f788a11a770_0 .net *"_ivl_34", 31 0, L_0x7f788a123720;  1 drivers
L_0x7f788a073368 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a820_0 .net *"_ivl_37", 26 0, L_0x7f788a073368;  1 drivers
L_0x7f788a0733b0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a8d0_0 .net/2u *"_ivl_38", 31 0, L_0x7f788a0733b0;  1 drivers
L_0x7f788a0731b8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11a980_0 .net/2u *"_ivl_4", 31 0, L_0x7f788a0731b8;  1 drivers
v0x7f788a11ab10_0 .net *"_ivl_41", 31 0, L_0x7f788a123800;  1 drivers
v0x7f788a11aba0_0 .net *"_ivl_44", 4 0, L_0x7f788a123a60;  1 drivers
L_0x7f788a0733f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11ac50_0 .net/2u *"_ivl_46", 4 0, L_0x7f788a0733f8;  1 drivers
v0x7f788a11ad00_0 .net *"_ivl_48", 0 0, L_0x7f788a123b50;  1 drivers
L_0x7f788a073440 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f788a11ada0_0 .net *"_ivl_50", 31 0, L_0x7f788a073440;  1 drivers
v0x7f788a11ae50_0 .net *"_ivl_52", 31 0, L_0x7f788a123ca0;  1 drivers
L_0x7f788a073488 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11af00_0 .net *"_ivl_55", 26 0, L_0x7f788a073488;  1 drivers
L_0x7f788a0734d0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11afb0_0 .net/2u *"_ivl_56", 31 0, L_0x7f788a0734d0;  1 drivers
v0x7f788a11b060_0 .net *"_ivl_58", 0 0, L_0x7f788a123e80;  1 drivers
L_0x7f788a073518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f788a11b100_0 .net/2u *"_ivl_60", 31 0, L_0x7f788a073518;  1 drivers
v0x7f788a11b1b0_0 .net *"_ivl_63", 31 0, L_0x7f788a123fe0;  1 drivers
v0x7f788a11b260_0 .net *"_ivl_64", 31 0, L_0x7f788a124080;  1 drivers
v0x7f788a11b310_0 .net *"_ivl_7", 31 0, L_0x7f788a122d00;  1 drivers
v0x7f788a11b3c0_0 .net "a_rst_n", 0 0, L_0x7f788a124310;  1 drivers
v0x7f788a11b460_0 .net "clk", 0 0, L_0x7f788a1226b0;  alias, 1 drivers
L_0x7f788a073560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f788a11b500_0 .net "cs_n", 0 0, L_0x7f788a073560;  1 drivers
v0x7f788a11aa20_0 .net "data_in", 31 0, L_0x7f788a124f00;  alias, 1 drivers
v0x7f788a11b790_0 .net "data_rd1_out", 31 0, L_0x7f788a123640;  alias, 1 drivers
v0x7f788a11b820_0 .net "data_rd2_out", 31 0, L_0x7f788a1241f0;  alias, 1 drivers
v0x7f788a11b8b0_0 .var "mem", 1023 0;
v0x7f788a11b940_0 .net "mem_mux1", 1023 0, L_0x7f788a122e20;  1 drivers
v0x7f788a11b9d0_0 .net "mem_mux2", 1023 0, L_0x7f788a123980;  1 drivers
v0x7f788a11ba60_0 .var "next_mem", 1023 0;
v0x7f788a11baf0_0 .net "rd1_addr", 4 0, L_0x7f788a124380;  alias, 1 drivers
v0x7f788a11bba0_0 .net "rd2_addr", 4 0, L_0x7f788a124420;  alias, 1 drivers
v0x7f788a11bc50_0 .net "rst_n", 0 0, o0x7f788a042c38;  alias, 0 drivers
v0x7f788a11bd00_0 .net "wr_addr", 4 0, L_0x7f788a1245c0;  alias, 1 drivers
v0x7f788a11bda0_0 .net "wr_n", 0 0, v0x7f788a11f410_0;  alias, 1 drivers
E_0x7f788a119640 .event edge, v0x7f788a11b460_0;
E_0x7f788a119690/0 .event negedge, v0x7f788a11b3c0_0;
E_0x7f788a119690/1 .event posedge, v0x7f788a11b460_0;
E_0x7f788a119690 .event/or E_0x7f788a119690/0, E_0x7f788a119690/1;
L_0x7f788a122c20 .concat [ 5 27 0 0], L_0x7f788a124380, L_0x7f788a073170;
L_0x7f788a122d00 .arith/mult 32, L_0x7f788a122c20, L_0x7f788a0731b8;
L_0x7f788a122e20 .shift/r 1024, v0x7f788a11b8b0_0, L_0x7f788a122d00;
L_0x7f788a122ff0 .cmp/nee 5, L_0x7f788a122f00, L_0x7f788a073200;
L_0x7f788a123150 .concat [ 5 27 0 0], L_0x7f788a124380, L_0x7f788a073290;
L_0x7f788a1232a0 .cmp/ge 32, L_0x7f788a123150, L_0x7f788a0732d8;
L_0x7f788a1233c0 .part L_0x7f788a122e20, 0, 32;
L_0x7f788a1234e0 .functor MUXZ 32, L_0x7f788a1233c0, L_0x7f788a073320, L_0x7f788a1232a0, C4<>;
L_0x7f788a123640 .functor MUXZ 32, L_0x7f788a1234e0, L_0x7f788a073248, L_0x7f788a122ff0, C4<>;
L_0x7f788a123720 .concat [ 5 27 0 0], L_0x7f788a124420, L_0x7f788a073368;
L_0x7f788a123800 .arith/mult 32, L_0x7f788a123720, L_0x7f788a0733b0;
L_0x7f788a123980 .shift/r 1024, v0x7f788a11b8b0_0, L_0x7f788a123800;
L_0x7f788a123b50 .cmp/nee 5, L_0x7f788a123a60, L_0x7f788a0733f8;
L_0x7f788a123ca0 .concat [ 5 27 0 0], L_0x7f788a124420, L_0x7f788a073488;
L_0x7f788a123e80 .cmp/ge 32, L_0x7f788a123ca0, L_0x7f788a0734d0;
L_0x7f788a123fe0 .part L_0x7f788a123980, 0, 32;
L_0x7f788a124080 .functor MUXZ 32, L_0x7f788a123fe0, L_0x7f788a073518, L_0x7f788a123e80, C4<>;
L_0x7f788a1241f0 .functor MUXZ 32, L_0x7f788a124080, L_0x7f788a073440, L_0x7f788a123b50, C4<>;
S_0x7f788a1196d0 .scope begin, "clk_monitor" "clk_monitor" 11 169, 11 169 0, S_0x7f788a119150;
 .timescale -9 -9;
S_0x7f788a1198a0 .scope begin, "parameter_check" "parameter_check" 11 80, 11 80 0, S_0x7f788a119150;
 .timescale -9 -9;
v0x7f788a119a70_0 .var/i "param_err_flg", 31 0;
S_0x7f788a119b00 .scope begin, "registers" "registers" 11 133, 11 133 0, S_0x7f788a119150;
 .timescale -9 -9;
v0x7f788a119c90_0 .var/i "i", 31 0;
v0x7f788a119d30_0 .var/i "j", 31 0;
S_0x7f788a11cb10 .scope module, "u_alu" "utype_alu" 5 59, 12 1 0, S_0x7f788a1151a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "imm20";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "IS_lui";
    .port_info 3 /INPUT 1 "IS_Utype";
    .port_info 4 /OUTPUT 32 "result";
v0x7f788a11cd80_0 .net "IS_Utype", 0 0, v0x7f788a11ec10_0;  alias, 1 drivers
v0x7f788a11ce30_0 .net "IS_lui", 0 0, v0x7f788a11ece0_0;  alias, 1 drivers
v0x7f788a11ced0_0 .net "imm20", 31 0, v0x7f788a116890_0;  alias, 1 drivers
v0x7f788a11cf80_0 .net "pc", 31 0, v0x7f788a1182a0_0;  alias, 1 drivers
v0x7f788a11d020_0 .var "result", 31 0;
E_0x7f788a11cd30 .event posedge, v0x7f788a11cd80_0;
S_0x7f788a11e570 .scope module, "dec" "decoder" 4 43, 13 11 0, S_0x7f788a1044b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 4 "alu_ctrl";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "IS_Utype";
    .port_info 10 /OUTPUT 1 "IS_lui";
    .port_info 11 /OUTPUT 2 "byte_size";
    .port_info 12 /OUTPUT 1 "mreq";
L_0x7f788a121fe0 .functor AND 1, v0x7f788a11f0c0_0, L_0x7f788a1247b0, C4<1>, C4<1>;
L_0x7f788a122130 .functor OR 1, L_0x7f788a121fe0, v0x7f788a11edc0_0, C4<0>, C4<0>;
v0x7f788a11fd20_0 .net "IS_Utype", 0 0, v0x7f788a11ec10_0;  alias, 1 drivers
v0x7f788a11fdb0_0 .net "IS_lui", 0 0, v0x7f788a11ece0_0;  alias, 1 drivers
v0x7f788a11fe40_0 .net "Jump", 0 0, v0x7f788a11edc0_0;  1 drivers
v0x7f788a11fef0_0 .net "ZERO", 0 0, L_0x7f788a1247b0;  alias, 1 drivers
v0x7f788a11ffc0_0 .net *"_ivl_6", 0 0, L_0x7f788a121fe0;  1 drivers
v0x7f788a120090_0 .net "alu_ctrl", 3 0, v0x7f788a11f8f0_0;  alias, 1 drivers
v0x7f788a120120_0 .net "alu_op", 1 0, v0x7f788a11ee50_0;  1 drivers
v0x7f788a1201f0_0 .net "alu_src", 0 0, v0x7f788a11eee0_0;  alias, 1 drivers
v0x7f788a120280_0 .net "byte_size", 1 0, v0x7f788a11fa60_0;  alias, 1 drivers
v0x7f788a120390_0 .net "imm_src", 2 0, v0x7f788a11eff0_0;  alias, 1 drivers
v0x7f788a120420_0 .net "inst", 31 0, o0x7f788a043cb8;  alias, 0 drivers
v0x7f788a1204b0_0 .net "is_branch", 0 0, v0x7f788a11f0c0_0;  1 drivers
v0x7f788a120540_0 .net "mem_write", 0 0, v0x7f788a11f150_0;  alias, 1 drivers
v0x7f788a1205d0_0 .net "mreq", 0 0, v0x7f788a11f1e0_0;  alias, 1 drivers
v0x7f788a120680_0 .net8 "pc_src", 0 0, RS_0x7f788a042d88;  alias, 2 drivers
v0x7f788a120710_0 .net "reg_write", 0 0, v0x7f788a11f410_0;  alias, 1 drivers
v0x7f788a120820_0 .net "result_src", 1 0, v0x7f788a11f4a0_0;  alias, 1 drivers
L_0x7f788a121d80 .part o0x7f788a043cb8, 0, 7;
L_0x7f788a121e20 .part o0x7f788a043cb8, 12, 3;
L_0x7f788a121f40 .part o0x7f788a043cb8, 30, 1;
S_0x7f788a11e870 .scope module, "asig" "singnal_controller" 13 39, 14 13 0, S_0x7f788a11e570;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "alu_src";
    .port_info 6 /OUTPUT 3 "imm_src";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 2 "alu_op";
    .port_info 9 /OUTPUT 1 "mreq";
    .port_info 10 /OUTPUT 1 "is_branch";
    .port_info 11 /OUTPUT 1 "IS_Utype";
    .port_info 12 /OUTPUT 1 "IS_lui";
v0x7f788a11ec10_0 .var "IS_Utype", 0 0;
v0x7f788a11ece0_0 .var "IS_lui", 0 0;
v0x7f788a11edc0_0 .var "Jump", 0 0;
v0x7f788a11ee50_0 .var "alu_op", 1 0;
v0x7f788a11eee0_0 .var "alu_src", 0 0;
v0x7f788a11eff0_0 .var "imm_src", 2 0;
v0x7f788a11f0c0_0 .var "is_branch", 0 0;
v0x7f788a11f150_0 .var "mem_write", 0 0;
v0x7f788a11f1e0_0 .var "mreq", 0 0;
v0x7f788a11f2f0_0 .net "opcode", 6 0, L_0x7f788a121d80;  1 drivers
v0x7f788a11f380_0 .var "pc_src", 0 0;
v0x7f788a11f410_0 .var "reg_write", 0 0;
v0x7f788a11f4a0_0 .var "result_src", 1 0;
E_0x7f788a11ebe0 .event edge, v0x7f788a11f2f0_0;
S_0x7f788a11f690 .scope module, "idec" "inst_decoder" 13 56, 15 1 0, S_0x7f788a11e570;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 4 "alu_ctrl";
    .port_info 4 /OUTPUT 2 "byte_size";
v0x7f788a11f8f0_0 .var "alu_ctrl", 3 0;
v0x7f788a11f9c0_0 .net "alu_op", 1 0, v0x7f788a11ee50_0;  alias, 1 drivers
v0x7f788a11fa60_0 .var "byte_size", 1 0;
v0x7f788a11fb10_0 .net "funct3", 2 0, L_0x7f788a121e20;  1 drivers
v0x7f788a11fbc0_0 .net "funct7b5", 0 0, L_0x7f788a121f40;  1 drivers
E_0x7f788a11ea60 .event edge, v0x7f788a11ee50_0, v0x7f788a11fb10_0, v0x7f788a11fbc0_0;
    .scope S_0x7f788a1047d0;
T_0 ;
    %wait E_0x7f788a1041c0;
    %load/vec4 v0x7f788a114db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.0 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %add;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.1 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %sub;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %and;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %or;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %xor;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x7f788a104a10_0;
    %ix/getv 4, v0x7f788a114ad0_0;
    %shiftl 4;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x7f788a104a10_0;
    %ix/getv 4, v0x7f788a114ad0_0;
    %shiftr 4;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x7f788a114ad0_0;
    %load/vec4 v0x7f788a104a10_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x7f788a104a10_0;
    %load/vec4 v0x7f788a114ad0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7f788a114ad0_0;
    %load/vec4 v0x7f788a104a10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7f788a114b70_0, 0, 32;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f788a104340;
T_1 ;
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f788a114ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f788a114f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7f788a114ee0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x7f788a114f90_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v0x7f788a114ee0_0, 0, 32;
    %pushi/vec4 202, 0, 32;
    %store/vec4 v0x7f788a114f90_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f788a114f90_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f788a115020_0, 0, 4;
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f788a11e870;
T_2 ;
    %wait E_0x7f788a11ebe0;
    %load/vec4 v0x7f788a11f2f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11ec10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f0c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f788a11f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11eee0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f788a11eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11edc0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7f788a11ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11ec10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f788a11ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f788a11f1e0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f788a11f690;
T_3 ;
    %wait E_0x7f788a11ea60;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %load/vec4 v0x7f788a11f9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7f788a11fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f788a11f8f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f788a11fa60_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f788a11f8f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f788a11fa60_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f788a11f8f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f788a11fa60_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7f788a11fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7f788a11fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x7f788a11fbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v0x7f788a11fbc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
T_3.27 ;
T_3.26 ;
    %jmp T_3.24;
T_3.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.24;
T_3.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x7f788a11fbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x7f788a11fbc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
T_3.31 ;
T_3.30 ;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f788a11f8f0_0, 0, 4;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f788a117ed0;
T_4 ;
    %wait E_0x7f788a1180f0;
    %load/vec4 v0x7f788a118390_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x7f788a1182a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f788a1181f0_0;
    %assign/vec4 v0x7f788a1182a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f788a116660;
T_5 ;
    %wait E_0x7f788a116080;
    %load/vec4 v0x7f788a116960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f788a116890_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f788a116890_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f788a116890_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f788a116890_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f788a116890_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7f788a116a00_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7f788a116890_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f788a119150;
T_6 ;
    %fork t_1, S_0x7f788a1198a0;
    %jmp t_0;
    .scope S_0x7f788a1198a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f788a119a70_0, 0, 32;
    %load/vec4 v0x7f788a119a70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 11 110 "$display", "%m :\012  Simulation aborted due to invalid parameter value(s)" {0 0 0};
    %vpi_call 11 112 "$finish" {0 0 0};
T_6.0 ;
    %end;
    .scope S_0x7f788a119150;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0x7f788a119150;
T_7 ;
    %wait E_0x7f788a119690;
    %fork t_3, S_0x7f788a119b00;
    %jmp t_2;
    .scope S_0x7f788a119b00;
t_3 ;
    %load/vec4 v0x7f788a11b8b0_0;
    %store/vec4 v0x7f788a11ba60_0, 0, 1024;
    %load/vec4 v0x7f788a11b500_0;
    %load/vec4 v0x7f788a11bda0_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x7f788a11bd00_0;
    %load/vec4 v0x7f788a11bd00_0;
    %xor;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f788a11ba60_0, 0, 1024;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f788a11bd00_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7f788a11bda0_0;
    %load/vec4 v0x7f788a11b500_0;
    %or;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f788a119c90_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x7f788a119c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x7f788a11bd00_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x7f788a119c90_0;
    %add;
    %store/vec4 v0x7f788a119d30_0, 0, 32;
    %load/vec4 v0x7f788a11bda0_0;
    %load/vec4 v0x7f788a11b500_0;
    %or;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x7f788a11aa20_0;
    %load/vec4 v0x7f788a119c90_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %or;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x7f788a11b8b0_0;
    %load/vec4 v0x7f788a119d30_0;
    %part/s 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %ix/getv/s 4, v0x7f788a119d30_0;
    %store/vec4 v0x7f788a11ba60_0, 4, 1;
    %load/vec4 v0x7f788a119c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f788a119c90_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0x7f788a11bc50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.10, 6;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x7f788a11b8b0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x7f788a11bc50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.12, 6;
    %load/vec4 v0x7f788a11ba60_0;
    %assign/vec4 v0x7f788a11b8b0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7f788a11b8b0_0, 0;
T_7.13 ;
T_7.11 ;
    %end;
    .scope S_0x7f788a119150;
t_2 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f788a119150;
T_8 ;
    %wait E_0x7f788a119640;
    %fork t_5, S_0x7f788a1196d0;
    %jmp t_4;
    .scope S_0x7f788a1196d0;
t_5 ;
    %load/vec4 v0x7f788a11b460_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7f788a11b460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %pushi/vec4 0, 0, 64;
    %vpi_func 11 170 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 11 171 "$display", "WARNING: %m :\012  at time = %t, detected unknown value, %b, on clk input.", $time, v0x7f788a11b460_0 {0 0 0};
T_8.0 ;
    %end;
    .scope S_0x7f788a119150;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f788a115ec0;
T_9 ;
    %wait E_0x7f788a116130;
    %load/vec4 v0x7f788a116530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.0 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %add;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.1 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %sub;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.2 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %and;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.3 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %or;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.4 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %xor;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.5 ;
    %load/vec4 v0x7f788a116170_0;
    %ix/getv 4, v0x7f788a116230_0;
    %shiftl 4;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.6 ;
    %load/vec4 v0x7f788a116170_0;
    %ix/getv 4, v0x7f788a116230_0;
    %shiftr 4;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.7 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.8 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.9 ;
    %load/vec4 v0x7f788a116230_0;
    %load/vec4 v0x7f788a116170_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.10 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.11 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.12 ;
    %load/vec4 v0x7f788a116170_0;
    %load/vec4 v0x7f788a116230_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x7f788a116230_0;
    %load/vec4 v0x7f788a116170_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7f788a1162e0_0, 0, 32;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f788a11cb10;
T_10 ;
    %wait E_0x7f788a11cd30;
    %load/vec4 v0x7f788a11cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f788a11ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f788a11ced0_0;
    %store/vec4 v0x7f788a11d020_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f788a11ced0_0;
    %load/vec4 v0x7f788a11cf80_0;
    %add;
    %store/vec4 v0x7f788a11d020_0, 0, 32;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f788a11d020_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "test/32bitALU_test.v";
    "ALU/ALU.v";
    "data_path/top.v";
    "data_path/ctrl_datapath.v";
    "ALU/adder.v";
    "ALU/extend.v";
    "other/mux.v";
    "data_path/pc_ff.v";
    "modules/rf32x32.v";
    "modules/DW_ram_2r_w_s_dff.v";
    "ALU/utype_alu.v";
    "decoder/decoder.v";
    "decoder/signal_controller.v";
    "decoder/inst_decoder.v";
