

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'
================================================================
* Date:           Fri Mar 10 17:22:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.655 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2050|     2050|  0.102 ms|  0.102 ms|  2050|  2050|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_176_4_VITIS_LOOP_177_5  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_13 = alloca i32 1"   --->   Operation 9 'alloca' 'k_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %k_13"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [dilithium2/packing.c:176]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.52ns)   --->   "%icmp_ln176 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [dilithium2/packing.c:176]   --->   Operation 18 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "%add_ln176_1 = add i11 %indvar_flatten6_load, i11 1" [dilithium2/packing.c:176]   --->   Operation 19 'add' 'add_ln176_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc42, void %for.end44.exitStub" [dilithium2/packing.c:176]   --->   Operation 20 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [dilithium2/packing.c:177]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [dilithium2/packing.c:176]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.34ns)   --->   "%add_ln176 = add i3 %i_load, i3 1" [dilithium2/packing.c:176]   --->   Operation 23 'add' 'add_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.34ns)   --->   "%icmp_ln177 = icmp_eq  i9 %j_load, i9 256" [dilithium2/packing.c:177]   --->   Operation 24 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.07ns)   --->   "%select_ln176 = select i1 %icmp_ln177, i9 0, i9 %j_load" [dilithium2/packing.c:176]   --->   Operation 25 'select' 'select_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%select_ln176_1 = select i1 %icmp_ln177, i3 %add_ln176, i3 %i_load" [dilithium2/packing.c:176]   --->   Operation 26 'select' 'select_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i3 %select_ln176_1" [dilithium2/packing.c:178]   --->   Operation 27 'trunc' 'trunc_ln178' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln178, i8 0" [dilithium2/packing.c:178]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i9 %select_ln176" [dilithium2/packing.c:178]   --->   Operation 29 'zext' 'zext_ln178' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.74ns)   --->   "%add_ln178 = add i10 %tmp_s, i10 %zext_ln178" [dilithium2/packing.c:178]   --->   Operation 30 'add' 'add_ln178' <Predicate = (!icmp_ln176)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i10 %add_ln178" [dilithium2/packing.c:178]   --->   Operation 31 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i32 %h, i64 0, i64 %zext_ln178_1" [dilithium2/packing.c:178]   --->   Operation 32 'getelementptr' 'h_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.77ns)   --->   "%h_load = load i10 %h_addr" [dilithium2/packing.c:178]   --->   Operation 33 'load' 'h_load' <Predicate = (!icmp_ln176)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%j_16 = add i9 %select_ln176, i9 1" [dilithium2/packing.c:177]   --->   Operation 34 'add' 'j_16' <Predicate = (!icmp_ln176)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.34ns)   --->   "%ifzero = icmp_eq  i9 %j_16, i9 256" [dilithium2/packing.c:177]   --->   Operation 35 'icmp' 'ifzero' <Predicate = (!icmp_ln176)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dilithium2/packing.c:177]   --->   Operation 36 'br' 'br_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.32ns)   --->   "%store_ln176 = store i11 %add_ln176_1, i11 %indvar_flatten6" [dilithium2/packing.c:176]   --->   Operation 37 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.32>
ST_1 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln176 = store i3 %select_ln176_1, i3 %i" [dilithium2/packing.c:176]   --->   Operation 38 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.32>
ST_1 : Operation 39 [1/1] (1.32ns)   --->   "%store_ln177 = store i9 %j_16, i9 %j" [dilithium2/packing.c:177]   --->   Operation 39 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.32>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.65>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_176_4_VITIS_LOOP_177_5_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [dilithium2/packing.c:161]   --->   Operation 44 'specloopname' 'specloopname_ln161' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.77ns)   --->   "%h_load = load i10 %h_addr" [dilithium2/packing.c:178]   --->   Operation 45 'load' 'h_load' <Predicate = (!icmp_ln176)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (2.11ns)   --->   "%icmp_ln178 = icmp_eq  i32 %h_load, i32 0" [dilithium2/packing.c:178]   --->   Operation 46 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln176)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %if.then, void %for.inc36" [dilithium2/packing.c:178]   --->   Operation 47 'br' 'br_ln178' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%k_13_load = load i32 %k_13" [dilithium2/packing.c:179]   --->   Operation 48 'load' 'k_13_load' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i9 %select_ln176" [dilithium2/packing.c:179]   --->   Operation 49 'trunc' 'trunc_ln179' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.18ns)   --->   "%k = add i32 %k_13_load, i32 1" [dilithium2/packing.c:179]   --->   Operation 50 'add' 'k' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln179_1 = trunc i32 %k_13_load" [dilithium2/packing.c:179]   --->   Operation 51 'trunc' 'trunc_ln179_1' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.79ns)   --->   "%add_ln179 = add i13 %trunc_ln179_1, i13 2336" [dilithium2/packing.c:179]   --->   Operation 52 'add' 'add_ln179' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i13 %add_ln179" [dilithium2/packing.c:179]   --->   Operation 53 'zext' 'zext_ln179' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln179" [dilithium2/packing.c:179]   --->   Operation 54 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.77ns)   --->   "%store_ln179 = store i8 %trunc_ln179, i13 %sm_addr" [dilithium2/packing.c:179]   --->   Operation 55 'store' 'store_ln179' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 56 [1/1] (1.32ns)   --->   "%store_ln179 = store i32 %k, i32 %k_13" [dilithium2/packing.c:179]   --->   Operation 56 'store' 'store_ln179' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 1.32>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.inc36" [dilithium2/packing.c:179]   --->   Operation 57 'br' 'br_ln179' <Predicate = (!icmp_ln176 & !icmp_ln178)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%k_13_load_1 = load i32 %k_13" [dilithium2/packing.c:181]   --->   Operation 58 'load' 'k_13_load_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %k_13_load_1" [dilithium2/packing.c:181]   --->   Operation 59 'trunc' 'trunc_ln181' <Predicate = (ifzero)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln181_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 302, i3 %select_ln176_1" [dilithium2/packing.c:181]   --->   Operation 60 'bitconcatenate' 'zext_ln181_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i12 %zext_ln181_cast" [dilithium2/packing.c:181]   --->   Operation 61 'zext' 'zext_ln181' <Predicate = (ifzero)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sm_addr_3 = getelementptr i8 %sm, i64 0, i64 %zext_ln181" [dilithium2/packing.c:181]   --->   Operation 62 'getelementptr' 'sm_addr_3' <Predicate = (ifzero)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.77ns)   --->   "%store_ln181 = store i8 %trunc_ln181, i13 %sm_addr_3" [dilithium2/packing.c:181]   --->   Operation 63 'store' 'store_ln181' <Predicate = (ifzero)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 64 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.93ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', dilithium2/packing.c:177) on local variable 'j' [20]  (0 ns)
	'icmp' operation ('icmp_ln177', dilithium2/packing.c:177) [25]  (1.34 ns)
	'select' operation ('select_ln176', dilithium2/packing.c:176) [26]  (1.07 ns)
	'add' operation ('add_ln178', dilithium2/packing.c:178) [32]  (1.75 ns)
	'getelementptr' operation ('h_addr', dilithium2/packing.c:178) [34]  (0 ns)
	'load' operation ('h_load', dilithium2/packing.c:178) on array 'h' [36]  (2.77 ns)

 <State 2>: 7.65ns
The critical path consists of the following:
	'load' operation ('h_load', dilithium2/packing.c:178) on array 'h' [36]  (2.77 ns)
	'icmp' operation ('icmp_ln178', dilithium2/packing.c:178) [37]  (2.11 ns)
	blocking operation 2.77 ns on control path)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('k_13_load_1', dilithium2/packing.c:181) on local variable 'k' [55]  (0 ns)
	'store' operation ('store_ln181', dilithium2/packing.c:181) of variable 'trunc_ln181', dilithium2/packing.c:181 on array 'sm' [60]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
