#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jan 16 15:14:45 2026
# Process ID: 33096
# Current directory: E:/ProjectData/lillia_bishe/VIVADO/SD_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2464 E:\ProjectData\lillia_bishe\VIVADO\SD_r\SD_r.xpr
# Log file: E:/ProjectData/lillia_bishe/VIVADO/SD_r/vivado.log
# Journal file: E:/ProjectData/lillia_bishe/VIVADO/SD_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_sd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_sd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sources_1/new/sd_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sources_1/new/sd_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sources_1/new/sd_read16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_read16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sim_1/new/test_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
"xelab -wto 8dcf889087a34478bab1c0124bd4be54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sd_behav xil_defaultlib.test_sd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8dcf889087a34478bab1c0124bd4be54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sd_behav xil_defaultlib.test_sd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sd_init
Compiling module xil_defaultlib.sd_read16
Compiling module xil_defaultlib.sd_model
Compiling module xil_defaultlib.test_sd
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_sd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_sd_behav -key {Behavioral:sim_1:Functional:test_sd} -tclbatch {test_sd.tcl} -view {E:/ProjectData/lillia_bishe/VIVADO/SD_r/test_sd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config E:/ProjectData/lillia_bishe/VIVADO/SD_r/test_sd_behav.wcfg
source test_sd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_sd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.688 ; gain = 0.000
run 3 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_sd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_sd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sources_1/new/sd_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sources_1/new/sd_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sources_1/new/sd_read16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_read16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.srcs/sim_1/new/test_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim'
"xelab -wto 8dcf889087a34478bab1c0124bd4be54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sd_behav xil_defaultlib.test_sd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8dcf889087a34478bab1c0124bd4be54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sd_behav xil_defaultlib.test_sd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sd_init
Compiling module xil_defaultlib.sd_read16
Compiling module xil_defaultlib.sd_model
Compiling module xil_defaultlib.test_sd
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_sd_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/ProjectData/lillia_bishe/VIVADO/SD_r/SD_r.sim/sim_1/behav/xsim/xsim.dir/test_sd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 16 15:21:02 2026...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1262.047 ; gain = 0.000
run 3 ms
save_wave_config {E:/ProjectData/lillia_bishe/VIVADO/SD_r/test_sd_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 16 15:21:45 2026...
