# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../scratch/Xilinx/2025.1/data/rsb/busdef" \
"../../../../lab5.srcs/sources_1/new/picorv32.v" \

sv xil_defaultlib  --include "../../../../../../../../../scratch/Xilinx/2025.1/data/rsb/busdef" \
"../../../../lab5.srcs/sim_1/new/pico32_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
