Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug 14 15:56:36 2025
| Host         : DESKTOP-3S5LN80 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file qft3_top_pipelined_control_sets_placed.rpt
| Design       : qft3_top_pipelined
| Device       : xczu7eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    13 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             480 |           68 |
| No           | No                    | Yes                    |              15 |           14 |
| No           | Yes                   | No                     |            1655 |          313 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               | rst_n_IBUF_inst/O     |               14 |             15 |         1.07 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_12 |               16 |             31 |         1.94 |
|  clk_IBUF_BUFG |               | rst_sync_reg2         |               26 |             56 |         2.15 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_11 |               13 |             71 |         5.46 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_6  |               21 |            101 |         4.81 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_5  |               18 |            106 |         5.89 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_8  |               23 |            125 |         5.43 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_10 |               22 |            139 |         6.32 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_2  |               22 |            143 |         6.50 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_3  |               33 |            149 |         4.52 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_7  |               28 |            157 |         5.61 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_4  |               36 |            157 |         4.36 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_9  |               33 |            200 |         6.06 |
|  clk_IBUF_BUFG |               | rst_sync_reg2_repN_1  |               40 |            204 |         5.10 |
|  clk_IBUF_BUFG |               |                       |               68 |            960 |        14.12 |
+----------------+---------------+-----------------------+------------------+----------------+--------------+


