; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_12(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 7, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = and i32 %12, 127, !dbg !12
  %14 = or disjoint i32 %11, %13, !dbg !13
  %.frozen = freeze i32 %14, !dbg !14
  %15 = sdiv i32 %.frozen, 1024, !dbg !14
  %16 = mul i32 %15, 1024, !dbg !15
  %.decomposed = sub i32 %.frozen, %16, !dbg !15
  %17 = sext i32 %14 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !16
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 true) #3, !dbg !17
  %20 = bitcast i32 %19 to float, !dbg !17
  %21 = sext i32 %.decomposed to i64, !dbg !18
  %22 = getelementptr float, ptr addrspace(1) %2, i64 %21, !dbg !18
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !19
  %24 = bitcast i32 %23 to float, !dbg !19
  %25 = mul i32 %15, 1536, !dbg !20
  %26 = add i32 %25, %.decomposed, !dbg !21
  %27 = sext i32 %26 to i64, !dbg !22
  %28 = getelementptr float, ptr addrspace(1) %3, i64 %27, !dbg !22
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 true) #3, !dbg !23
  %30 = bitcast i32 %29 to float, !dbg !23
  %31 = getelementptr float, ptr addrspace(1) %4, i64 %21, !dbg !24
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 true) #3, !dbg !25
  %33 = bitcast i32 %32 to float, !dbg !25
  %34 = getelementptr float, ptr addrspace(1) %5, i64 %21, !dbg !26
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !27
  %36 = bitcast i32 %35 to float, !dbg !27
  %37 = getelementptr float, ptr addrspace(1) %6, i64 %21, !dbg !28
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !29
  %39 = bitcast i32 %38 to float, !dbg !29
  %40 = getelementptr float, ptr addrspace(1) %7, i64 %21, !dbg !30
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !31
  %42 = bitcast i32 %41 to float, !dbg !31
  %43 = fadd float %20, %24, !dbg !32
  %44 = fadd float %43, %30, !dbg !33
  %45 = fsub float %44, %33, !dbg !34
  %46 = fadd float %36, 0x3F1A36E2E0000000, !dbg !35
  %47 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i = icmp eq i32 %47, 0, !dbg !36
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !36
  %.not1.i = icmp eq i32 %48, 0, !dbg !36
  br i1 %.not.i, label %54, label %49, !dbg !36

49:                                               ; preds = %9
  br i1 %.not1.i, label %52, label %50, !dbg !36

50:                                               ; preds = %49
  %51 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

52:                                               ; preds = %49
  %53 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

54:                                               ; preds = %9
  br i1 %.not1.i, label %57, label %55, !dbg !36

55:                                               ; preds = %54
  %56 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

57:                                               ; preds = %54
  %58 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

__nv_sqrtf.exit:                                  ; preds = %50, %52, %55, %57
  %.0.i = phi float [ %51, %50 ], [ %53, %52 ], [ %56, %55 ], [ %58, %57 ], !dbg !36
  %59 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !37
  %60 = fmul float %45, %59, !dbg !38
  %61 = fmul float %60, %39, !dbg !39
  %62 = fadd float %61, %42, !dbg !40
  %63 = fmul float %62, 0x3FF7154760000000, !dbg !41
  %64 = tail call float @llvm.nvvm.round.f(float %63) #3, !dbg !41
  %65 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not.i1 = icmp eq i32 %65, 0, !dbg !41
  %66 = tail call float @llvm.nvvm.fabs.ftz.f(float %62) #3, !dbg !41
  %67 = tail call float @llvm.nvvm.fabs.f(float %62) #3, !dbg !41
  %.03.i = select i1 %.not.i1, float %67, float %66, !dbg !41
  %68 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !41
  %t.0.i = select i1 %68, float 0.000000e+00, float %64, !dbg !41
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %71 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !41
  %j.0.i = select i1 %71, float 1.270000e+02, float %t.0.i, !dbg !41
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not8.i = icmp eq i32 %77, 0, !dbg !41
  br i1 %.not8.i, label %80, label %78, !dbg !41

78:                                               ; preds = %__nv_sqrtf.exit
  %79 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !41
  br label %__nv_expm1f.exit, !dbg !41

80:                                               ; preds = %__nv_sqrtf.exit
  %81 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !41
  br label %__nv_expm1f.exit, !dbg !41

__nv_expm1f.exit:                                 ; preds = %78, %80
  %.0.i2 = phi float [ %79, %78 ], [ %81, %80 ], !dbg !41
  %82 = fcmp ogt float %62, 0.000000e+00, !dbg !42
  %.not7.i = icmp eq i32 %76, 0, !dbg !41
  %.not6.i = icmp eq i32 %75, 0, !dbg !41
  %.not5.i = icmp eq i32 %74, 0, !dbg !41
  %.not4.i = icmp eq i32 %73, 0, !dbg !41
  %.not3.i = icmp eq i32 %72, 0, !dbg !41
  %.not2.i3 = icmp eq i32 %70, 0, !dbg !41
  %83 = fneg float %t.0.i, !dbg !41
  %.not1.i4 = icmp eq i32 %69, 0, !dbg !41
  %84 = tail call float @llvm.nvvm.fma.rn.f(float %83, float 0x3FE62E4000000000, float %62) #3, !dbg !41
  %85 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %83, float 0x3FE62E4000000000, float %62) #3, !dbg !41
  %.04.i = select i1 %.not1.i4, float %84, float %85, !dbg !41
  %86 = tail call float @llvm.nvvm.fma.rn.f(float %83, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !41
  %87 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %83, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !41
  %.05.i = select i1 %.not2.i3, float %86, float %87, !dbg !41
  %88 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !41
  %89 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !41
  %.07.i = select i1 %.not3.i, float %88, float %89, !dbg !41
  %90 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !41
  %91 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !41
  %.08.i = select i1 %.not4.i, float %90, float %91, !dbg !41
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !41
  %93 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !41
  %.09.i = select i1 %.not5.i, float %92, float %93, !dbg !41
  %94 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !41
  %95 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !41
  %.06.i = select i1 %.not6.i, float %94, float %95, !dbg !41
  %96 = fmul float %.05.i, %.06.i, !dbg !41
  %97 = tail call float @llvm.nvvm.fma.rn.f(float %96, float %.05.i, float %.05.i) #3, !dbg !41
  %98 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %96, float %.05.i, float %.05.i) #3, !dbg !41
  %.01.i = select i1 %.not7.i, float %97, float %98, !dbg !41
  %99 = fadd float %.0.i2, -1.000000e+00, !dbg !41
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not9.i = icmp eq i32 %100, 0, !dbg !41
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i2, float %99) #3, !dbg !41
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i2, float %99) #3, !dbg !41
  %.02.i = select i1 %.not9.i, float %102, float %101, !dbg !41
  %103 = fadd float %.02.i, %.02.i, !dbg !41
  %u.0.i = select i1 %71, float %103, float %.02.i, !dbg !41
  %104 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !41
  %u.1.i = select i1 %104, float 0x7FF0000000000000, float %u.0.i, !dbg !41
  %105 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !41
  %u.2.i = select i1 %105, float -1.000000e+00, float %u.1.i, !dbg !41
  %106 = fcmp oeq float %62, 0.000000e+00, !dbg !41
  %107 = fadd float %62, %62, !dbg !41
  %u.3.i = select i1 %106, float %107, float %u.2.i, !dbg !41
  %108 = select i1 %82, float %62, float %u.3.i, !dbg !43
  %109 = bitcast float %43 to i32, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %109, ptr addrspace(1) %18, i1 true) #3, !dbg !44
  %110 = getelementptr float, ptr addrspace(1) %1, i64 %17, !dbg !45
  %111 = bitcast float %108 to i32, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %111, ptr addrspace(1) %110, i1 true) #3, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cii2mbomix3giltm6acoeip7ypyr4hfjfyefhab6o5axinv6aaci.py", directory: "inductor_cache/ii")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_12, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_12, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_12", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_12", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 26, column: 19, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 34, scope: !7)
!17 = !DILocation(line: 27, column: 39, scope: !7)
!18 = !DILocation(line: 28, column: 30, scope: !7)
!19 = !DILocation(line: 28, column: 35, scope: !7)
!20 = !DILocation(line: 29, column: 40, scope: !7)
!21 = !DILocation(line: 29, column: 35, scope: !7)
!22 = !DILocation(line: 29, column: 30, scope: !7)
!23 = !DILocation(line: 29, column: 45, scope: !7)
!24 = !DILocation(line: 30, column: 30, scope: !7)
!25 = !DILocation(line: 30, column: 35, scope: !7)
!26 = !DILocation(line: 31, column: 30, scope: !7)
!27 = !DILocation(line: 31, column: 35, scope: !7)
!28 = !DILocation(line: 32, column: 31, scope: !7)
!29 = !DILocation(line: 32, column: 36, scope: !7)
!30 = !DILocation(line: 33, column: 31, scope: !7)
!31 = !DILocation(line: 33, column: 36, scope: !7)
!32 = !DILocation(line: 34, column: 18, scope: !7)
!33 = !DILocation(line: 35, column: 18, scope: !7)
!34 = !DILocation(line: 36, column: 18, scope: !7)
!35 = !DILocation(line: 38, column: 18, scope: !7)
!36 = !DILocation(line: 39, column: 27, scope: !7)
!37 = !DILocation(line: 41, column: 20, scope: !7)
!38 = !DILocation(line: 44, column: 19, scope: !7)
!39 = !DILocation(line: 45, column: 20, scope: !7)
!40 = !DILocation(line: 46, column: 20, scope: !7)
!41 = !DILocation(line: 50, column: 28, scope: !7)
!42 = !DILocation(line: 48, column: 20, scope: !7)
!43 = !DILocation(line: 52, column: 35, scope: !7)
!44 = !DILocation(line: 53, column: 39, scope: !7)
!45 = !DILocation(line: 54, column: 28, scope: !7)
!46 = !DILocation(line: 54, column: 40, scope: !7)
!47 = !DILocation(line: 54, column: 4, scope: !7)
