{
  "paper_doi": "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
  "paper_title": "FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition i...",
  "concepts": [
    {
      "text": "accelerator",
      "frequency": 30,
      "relevance_score": 1.0,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.679957+00:00",
      "synonyms": []
    },
    {
      "text": "fourier",
      "frequency": 35,
      "relevance_score": 1.0,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.680154+00:00",
      "synonyms": []
    },
    {
      "text": "transform",
      "frequency": 30,
      "relevance_score": 1.0,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.680252+00:00",
      "synonyms": []
    },
    {
      "text": "fft",
      "frequency": 44,
      "relevance_score": 1.0,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.682670+00:00",
      "synonyms": []
    },
    {
      "text": "processing",
      "frequency": 25,
      "relevance_score": 1.0,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.683360+00:00",
      "synonyms": []
    },
    {
      "text": "fourier transform",
      "frequency": 29,
      "relevance_score": 1.0,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.709999+00:00",
      "synonyms": []
    },
    {
      "text": "hardware",
      "frequency": 29,
      "relevance_score": 0.9716561466786895,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.679856+00:00",
      "synonyms": []
    },
    {
      "text": "fast fourier transform",
      "frequency": 20,
      "relevance_score": 0.901142170123234,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.722391+00:00",
      "synonyms": []
    },
    {
      "text": "hardware accelerator",
      "frequency": 22,
      "relevance_score": 0.8612563871355576,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.709804+00:00",
      "synonyms": []
    },
    {
      "text": "fast fourier",
      "frequency": 20,
      "relevance_score": 0.8011421701232342,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.709901+00:00",
      "synonyms": []
    },
    {
      "text": "fast",
      "frequency": 23,
      "relevance_score": 0.7913134956417193,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.680055+00:00",
      "synonyms": []
    },
    {
      "text": "fourier transform fft",
      "frequency": 15,
      "relevance_score": 0.7508566275924256,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.723019+00:00",
      "synonyms": []
    },
    {
      "text": "singular value decomposition",
      "frequency": 14,
      "relevance_score": 0.7207995190862639,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.722489+00:00",
      "synonyms": []
    },
    {
      "text": "transform fft",
      "frequency": 15,
      "relevance_score": 0.6508566275924257,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.711289+00:00",
      "synonyms": []
    },
    {
      "text": "svd",
      "frequency": 18,
      "relevance_score": 0.6410279531109108,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.682567+00:00",
      "synonyms": []
    },
    {
      "text": "singular value",
      "frequency": 14,
      "relevance_score": 0.6207995190862639,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.710097+00:00",
      "synonyms": []
    },
    {
      "text": "value decomposition",
      "frequency": 14,
      "relevance_score": 0.6207995190862639,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.710194+00:00",
      "synonyms": []
    },
    {
      "text": "software",
      "frequency": 17,
      "relevance_score": 0.6109708446047489,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.684328+00:00",
      "synonyms": []
    },
    {
      "text": "efficiency",
      "frequency": 17,
      "relevance_score": 0.6109708446047489,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.687639+00:00",
      "synonyms": []
    },
    {
      "text": "value decomposition svd",
      "frequency": 10,
      "relevance_score": 0.600571085061617,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.722921+00:00",
      "synonyms": []
    },
    {
      "text": "watermarking",
      "frequency": 16,
      "relevance_score": 0.5809137360985873,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.687278+00:00",
      "synonyms": []
    },
    {
      "text": "fpga",
      "frequency": 16,
      "relevance_score": 0.5809137360985873,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.688314+00:00",
      "synonyms": []
    },
    {
      "text": "digital",
      "frequency": 16,
      "relevance_score": 0.5809137360985873,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.691105+00:00",
      "synonyms": []
    },
    {
      "text": "models",
      "frequency": 11,
      "relevance_score": 0.5806281935677788,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.682875+00:00",
      "synonyms": []
    },
    {
      "text": "singular",
      "frequency": 15,
      "relevance_score": 0.5508566275924256,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.680351+00:00",
      "synonyms": []
    },
    {
      "text": "implementation",
      "frequency": 15,
      "relevance_score": 0.5508566275924256,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.687768+00:00",
      "synonyms": []
    },
    {
      "text": "fpga-based hardware accelerator",
      "frequency": 5,
      "relevance_score": 0.5502855425308085,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.722823+00:00",
      "synonyms": []
    },
    {
      "text": "software implementation",
      "frequency": 11,
      "relevance_score": 0.5306281935677788,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.712561+00:00",
      "synonyms": []
    },
    {
      "text": "decomposition",
      "frequency": 14,
      "relevance_score": 0.5207995190862639,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.680547+00:00",
      "synonyms": []
    },
    {
      "text": "improve processing speed",
      "frequency": 2,
      "relevance_score": 0.5101142170123234,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.723227+00:00",
      "synonyms": []
    },
    {
      "text": "artificial intelligence models",
      "frequency": 2,
      "relevance_score": 0.5101142170123234,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.723324+00:00",
      "synonyms": []
    },
    {
      "text": "decomposition svd",
      "frequency": 10,
      "relevance_score": 0.5005710850616171,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.711184+00:00",
      "synonyms": []
    },
    {
      "text": "malaysia",
      "frequency": 13,
      "relevance_score": 0.49074241058010226,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.681325+00:00",
      "synonyms": []
    },
    {
      "text": "fpga-based hardware",
      "frequency": 6,
      "relevance_score": 0.48034265103697027,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.711086+00:00",
      "synonyms": []
    },
    {
      "text": "malaysia sepang malaysia",
      "frequency": 6,
      "relevance_score": 0.4803426510369702,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.722722+00:00",
      "synonyms": []
    },
    {
      "text": "artificial intelligence",
      "frequency": 9,
      "relevance_score": 0.4705139765554554,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.710492+00:00",
      "synonyms": []
    },
    {
      "text": "diffusion models",
      "frequency": 4,
      "relevance_score": 0.47022843402464687,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.712365+00:00",
      "synonyms": []
    },
    {
      "text": "signal processing",
      "frequency": 4,
      "relevance_score": 0.47022843402464687,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.715812+00:00",
      "synonyms": []
    },
    {
      "text": "operations",
      "frequency": 12,
      "relevance_score": 0.46068530207394043,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.682773+00:00",
      "synonyms": []
    },
    {
      "text": "image",
      "frequency": 12,
      "relevance_score": 0.46068530207394043,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.685598+00:00",
      "synonyms": []
    },
    {
      "text": "field-programmable gate array",
      "frequency": 2,
      "relevance_score": 0.46011421701232336,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.723422+00:00",
      "synonyms": []
    },
    {
      "text": "fpga-based accelerator enabling",
      "frequency": 2,
      "relevance_score": 0.46011421701232336,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.723814+00:00",
      "synonyms": []
    },
    {
      "text": "ùë† x ùê¥",
      "frequency": 2,
      "relevance_score": 0.46011421701232336,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.724405+00:00",
      "synonyms": []
    },
    {
      "text": "2 ùëÉ‡∂±s x",
      "frequency": 2,
      "relevance_score": 0.46011421701232336,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.724505+00:00",
      "synonyms": []
    },
    {
      "text": "ùë• ùëò ùëä",
      "frequency": 2,
      "relevance_score": 0.46011421701232336,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.724603+00:00",
      "synonyms": []
    },
    {
      "text": "2024 online available",
      "frequency": 2,
      "relevance_score": 0.46011421701232336,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.725304+00:00",
      "synonyms": []
    },
    {
      "text": "3 1",
      "frequency": 5,
      "relevance_score": 0.45028554253080855,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.715392+00:00",
      "synonyms": []
    },
    {
      "text": "fpga-based",
      "frequency": 8,
      "relevance_score": 0.4404568680492936,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.682357+00:00",
      "synonyms": []
    },
    {
      "text": "frequency domain",
      "frequency": 8,
      "relevance_score": 0.4404568680492936,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i..."
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:07.713344+00:00",
      "synonyms": []
    }
  ],
  "extraction_timestamp": "2025-08-07T16:25:07.725479+00:00",
  "extraction_method": "mixed",
  "total_concept_count": 49,
  "processing_metadata": {
    "strategies_used": [
      "tfidf"
    ],
    "total_concepts_found": 50,
    "concepts_after_consolidation": 50,
    "concepts_after_filtering": 49
  },
  "_metadata": {
    "saved_at": "2025-08-07T16:25:07.725661+00:00",
    "repository_version": "1.0",
    "domain": "constrained_device_pqc"
  }
}