<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Apr 18 14:50:20 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu102:part0:3.3" DEVICE="xczu9eg" NAME="bd_6311" PACKAGE="ffvb1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="iic" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="xbar" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="iic" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="xbar" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="rx_vid_clk" SIGIS="clk" SIGNAME="External_Ports_rx_vid_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_vid_clk"/>
        <CONNECTION INSTANCE="vb1" PORT="vid_pixel_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_vid_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rx_vid_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_vid_rst"/>
        <CONNECTION INSTANCE="vb1" PORT="vid_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axis_aclk_stream1" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_stream1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_rx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_rx_data_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="aux_rx_data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_rx_data_out" SIGIS="undef" SIGNAME="dp_aux_rx_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="aux_rx_data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_rx_data_en_out_n" SIGIS="undef" SIGNAME="dp_aux_rx_data_en_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="aux_rx_data_en_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="405000000" DIR="I" NAME="rx_lnk_clk" SIGIS="clk" SIGNAME="External_Ports_rx_lnk_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_lnk_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_hpd" SIGIS="data" SIGNAME="dp_rx_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dprxss_dp_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_axi_int">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="axi_int"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_aud_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_aud_axis_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_aud_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_aud_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_m_aud_axis_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_aud_axis_aresetn"/>
        <CONNECTION INSTANCE="notof_0" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="acr_m_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_m_aud">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="acr_m_aud"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="acr_n_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_n_aud">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="acr_n_aud"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="acr_valid" SIGIS="data" SIGNAME="dp_acr_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="acr_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ext_rst" RIGHT="0" SIGIS="undef" SIGNAME="iic_gpo">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="gpo"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dprxss_iic_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="iic_iic2intc_irpt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="iic2intc_irpt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane1_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane1_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_phy_rx_sb_status_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_status_axi4s_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_phy_rx_sb_status_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_status_axi4s_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_phy_rx_sb_status_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_status_axi4s_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_phy_rx_sb_control_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_control_axi4s_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_phy_rx_sb_control_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_control_axi4s_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_phy_rx_sb_control_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_control_axi4s_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="aud_axi_egress_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="aud_axi_egress_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aud_axi_egress_tready" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aud_axi_egress_tvalid" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="edid_iic_scl_i" SIGIS="undef" SIGNAME="dp_i2c_scl_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_scl_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_scl_o" SIGIS="undef" SIGNAME="dp_i2c_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_scl_t" SIGIS="undef" SIGNAME="dp_i2c_scl_enable_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_scl_enable_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="edid_iic_sda_i" SIGIS="undef" SIGNAME="dp_i2c_sda_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_sda_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_sda_o" SIGIS="undef" SIGNAME="dp_i2c_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_sda_t" SIGIS="undef" SIGNAME="dp_i2c_sda_enable_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_sda_enable_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane0_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane0_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane3_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane3_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane3_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane3_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ext_iic_scl_i" SIGIS="undef" SIGNAME="iic_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_iic_scl_o" SIGIS="undef" SIGNAME="iic_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_iic_scl_t" SIGIS="undef" SIGNAME="iic_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ext_iic_sda_i" SIGIS="undef" SIGNAME="iic_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_iic_sda_o" SIGIS="undef" SIGNAME="iic_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_iic_sda_t" SIGIS="undef" SIGNAME="iic_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iic" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane2_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane2_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane2_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="119" NAME="m_axis_video_stream1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_video_stream1_tlast" SIGIS="undef" SIGNAME="vb1_m_axis_video_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_video_stream1_tready" SIGIS="undef" SIGNAME="vb1_m_axis_video_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_video_stream1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_video_stream1_tvalid" SIGIS="undef" SIGNAME="vb1_m_axis_video_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="dp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="dp_s_axilite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="iic" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="dp"/>
        <PERIPHERAL INSTANCE="iic"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_phy_rx_sb_status" NAME="s_axis_phy_rx_sb_status" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phy_rx_sb_status_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_phy_rx_sb_status_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phy_rx_sb_status_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dp_lnk_rx_sb_control_axi4s" NAME="m_axis_phy_rx_sb_control" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_phy_rx_sb_control_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_phy_rx_sb_control_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_phy_rx_sb_control_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane0" NAME="s_axis_lnk_rx_lane0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane0_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane1" NAME="s_axis_lnk_rx_lane1" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane1_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane1_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane1_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane1_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane2" NAME="s_axis_lnk_rx_lane2" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane2_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane2_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane2_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane2_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane3" NAME="s_axis_lnk_rx_lane3" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane3_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane3_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane3_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane3_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dp_i2c_edid" NAME="edid_iic" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="edid_iic_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="edid_iic_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="edid_iic_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="edid_iic_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="edid_iic_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="edid_iic_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dp_aud_axi_egress" NAME="aud_axi_egress" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="aud_axi_egress_tdata"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="aud_axi_egress_tid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="aud_axi_egress_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="aud_axi_egress_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="vb1_m_axis_video" NAME="m_axis_video_stream1" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.00"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_ddr4_0_0_c0_ddr4_ui_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_stream1_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_stream1_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_stream1_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_stream1_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_stream1_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="iic_IIC" NAME="ext_iic" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="ext_iic_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="ext_iic_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="ext_iic_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="ext_iic_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="ext_iic_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="ext_iic_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/dp" HWVERSION="8.1" INSTANCE="dp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="displayport" VLNV="xilinx.com:ip:displayport:8.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=displayport;v=v8_0;d=pg064-displayport.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="bd_6311_dp_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_DEVICE" VALUE="xczu9eg"/>
        <PARAMETER NAME="C_FLOW_DIRECTION" VALUE="1"/>
        <PARAMETER NAME="C_PHY_TYPE_EXTERNAL" VALUE="1"/>
        <PARAMETER NAME="C_GT_DATAWIDTH" VALUE="2"/>
        <PARAMETER NAME="C_LANE_COUNT" VALUE="4"/>
        <PARAMETER NAME="C_INCLUDE_HDCP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_HDCP22" VALUE="0"/>
        <PARAMETER NAME="C_SECONDARY_SUPPORT" VALUE="1"/>
        <PARAMETER NAME="C_AUDIO_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="C_IEEE_OUI" VALUE="000A35"/>
        <PARAMETER NAME="C_VENDOR_SPECIFIC" VALUE="0"/>
        <PARAMETER NAME="C_PROTOCOL_SELECTION" VALUE="2"/>
        <PARAMETER NAME="C_LINK_RATE" VALUE="30"/>
        <PARAMETER NAME="C_MST_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_MST_STREAMS" VALUE="2"/>
        <PARAMETER NAME="C_MAX_BITS_PER_COLOR" VALUE="10"/>
        <PARAMETER NAME="C_QUAD_PIXEL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_DUAL_PIXEL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_YCRCB_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_YONLY_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_BUF_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_EDP_EN" VALUE="0"/>
        <PARAMETER NAME="C_SIM_MODE" VALUE="0"/>
        <PARAMETER NAME="C_IS_VERSAL" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_6311_dp_0"/>
        <PARAMETER NAME="CHANNEL_ENABLE" VALUE="X0Y0"/>
        <PARAMETER NAME="Data_flow_direction" VALUE="Receive_Sink_Core"/>
        <PARAMETER NAME="PHY_type_External" VALUE="External_phy"/>
        <PARAMETER NAME="GT_Data_Width" VALUE="2"/>
        <PARAMETER NAME="Number_of_Lanes" VALUE="4"/>
        <PARAMETER NAME="Enable_HDCP_Encryption_Hooks" VALUE="false"/>
        <PARAMETER NAME="Enable_of_Audio_Channels" VALUE="true"/>
        <PARAMETER NAME="Number_of_Audio_Channels" VALUE="2"/>
        <PARAMETER NAME="IEEE_OUI" VALUE="000A35"/>
        <PARAMETER NAME="Vendor_Specific" VALUE="false"/>
        <PARAMETER NAME="Protocol_Selection" VALUE="DP_1_3"/>
        <PARAMETER NAME="Link_Rate" VALUE="8.1"/>
        <PARAMETER NAME="MST_Enable" VALUE="false"/>
        <PARAMETER NAME="Number_of_MST_Streams" VALUE="2"/>
        <PARAMETER NAME="Max_Bits_Per_Color" VALUE="10"/>
        <PARAMETER NAME="Quad_Pixel_Enable" VALUE="true"/>
        <PARAMETER NAME="Dual_Pixel_Enable" VALUE="false"/>
        <PARAMETER NAME="YCRCB_Enable" VALUE="true"/>
        <PARAMETER NAME="YOnly_Enable" VALUE="true"/>
        <PARAMETER NAME="aux_io_type" VALUE="0"/>
        <PARAMETER NAME="aux_io_loc" VALUE="1"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="TX_GT_BufferBypass" VALUE="false"/>
        <PARAMETER NAME="eDP_Enable" VALUE="false"/>
        <PARAMETER NAME="AXI_Frequency" VALUE="40"/>
        <PARAMETER NAME="SS_Mode" VALUE="true"/>
        <PARAMETER NAME="SIM_Mode" VALUE="false"/>
        <PARAMETER NAME="Enable_HDCP22_Encryption_Hooks" VALUE="false"/>
        <PARAMETER NAME="C_VERSAL" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_int" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_axi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dprxss_dp_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="rx_vid_clk" SIGIS="clk" SIGNAME="External_Ports_rx_vid_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_vid_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rx_vid_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_vid_vsync" SIGIS="undef" SIGNAME="dp_rx_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_vid_hsync" SIGIS="undef" SIGNAME="dp_rx_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_vid_oddeven" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_vid_enable" SIGIS="undef" SIGNAME="dp_rx_vid_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel2" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="lnk_m_vid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="lnk_n_vid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="aux_rx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_rx_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_rx_data_out" SIGIS="undef" SIGNAME="dp_aux_rx_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_rx_data_en_out_n" SIGIS="undef" SIGNAME="dp_aux_rx_data_en_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_en_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_hpd" SIGIS="undef" SIGNAME="dp_rx_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2c_sda_in" SIGIS="undef" SIGNAME="dp_i2c_sda_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="edid_iic_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_sda_enable_n" SIGIS="undef" SIGNAME="dp_i2c_sda_enable_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="edid_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_sda_o" SIGIS="undef" SIGNAME="dp_i2c_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="edid_iic_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2c_scl_in" SIGIS="undef" SIGNAME="dp_i2c_scl_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="edid_iic_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_scl_enable_n" SIGIS="undef" SIGNAME="dp_i2c_scl_enable_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="edid_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_scl_o" SIGIS="undef" SIGNAME="dp_i2c_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="edid_iic_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_rst" SIGIS="undef" SIGNAME="notof_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="notof_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="405000000" DIR="I" NAME="rx_lnk_clk" SIGIS="clk" SIGNAME="External_Ports_rx_lnk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_lnk_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane0_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane0_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane1_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane1_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane2_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane2_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane2_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane2_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane2_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane2_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane2_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane3_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane3_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane3_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane3_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane3_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane3_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane3_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_lnk_rx_lane3_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_sb_status_axi4s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_phy_rx_sb_status_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_sb_status_axi4s_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_phy_rx_sb_status_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_sb_status_axi4s_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axis_phy_rx_sb_status_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lnk_rx_sb_control_axi4s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_phy_rx_sb_control_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_sb_control_axi4s_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_phy_rx_sb_control_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_sb_control_axi4s_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_phy_rx_sb_control_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="lnk_m_aud" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="lnk_n_aud" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_aud_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_aud_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_aud_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_aud_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_m_aud_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_aud_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_audio_egress_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="aud_axi_egress_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_audio_egress_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="aud_axi_egress_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_audio_egress_tvalid" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="aud_axi_egress_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_audio_egress_tready" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="aud_axi_egress_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_bw_high_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_bw_hbr2_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="bw_changed_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="rx_vid_pixel_mode" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="pixel_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="rx_vid_msa_hres" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_msa_hres">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="dp_hres"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="rx_vid_msa_vres" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="rx_bpc" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_bpc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="bpc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rx_cformat" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_cformat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="color_format"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="acr_m_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_m_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_m_aud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="acr_n_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_n_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_n_aud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="acr_valid" SIGIS="undef" SIGNAME="dp_acr_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xbar_M01_AXI" DATAWIDTH="32" NAME="dp_s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_i2c_edid" NAME="i2c_edid" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="i2c_scl_in"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="i2c_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="i2c_scl_enable_n"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="i2c_sda_in"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="i2c_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="i2c_sda_enable_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane0" NAME="lnk_rx_axi4s" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane0_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane0_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane1" NAME="lnk_rx_axi4s_lane1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane1_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane2" NAME="lnk_rx_axi4s_lane2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane2_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane2_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane2_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane2_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane3" NAME="lnk_rx_axi4s_lane3" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="405000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane3_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane3_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane3_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane3_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_phy_rx_sb_status" NAME="lnk_rx_sb_status_axi4s" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_sb_status_axi4s_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_sb_status_axi4s_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_sb_status_axi4s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_lnk_rx_sb_control_axi4s" NAME="lnk_rx_sb_control_axi4s" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_sb_control_axi4s_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_sb_control_axi4s_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_sb_control_axi4s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_aud_axi_egress" NAME="aud_axi_egress" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_audio_egress_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_audio_egress_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_audio_egress_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_audio_egress_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_dp_rx_vid_intf_str0" NAME="dp_rx_vid_intf_str0" TYPE="INITIATOR" VLNV="xilinx.com:interface:dp_vid:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TX_VID_ENABLE" PHYSICAL="rx_vid_enable"/>
            <PORTMAP LOGICAL="TX_VID_HSYNC" PHYSICAL="rx_vid_hsync"/>
            <PORTMAP LOGICAL="TX_VID_ODDEVEN" PHYSICAL="rx_vid_oddeven"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL0" PHYSICAL="rx_vid_pixel0"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL1" PHYSICAL="rx_vid_pixel1"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL2" PHYSICAL="rx_vid_pixel2"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL3" PHYSICAL="rx_vid_pixel3"/>
            <PORTMAP LOGICAL="TX_VID_VSYNC" PHYSICAL="rx_vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/iic" HWVERSION="2.0" INSTANCE="iic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="400000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999001"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_SETUP_VIOLATION_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_STATIC_TIMING_REG_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_TIMING_REG_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_6311_iic_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="99.999001"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="400"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00001000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="iic_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dprxss_iic_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="iic_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="iic_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="iic_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="iic_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="iic_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="iic_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="iic_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="iic_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="iic_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="iic_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="iic_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="ext_iic_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="iic_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="ext_iic_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="iic_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="ext_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="iic_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="ext_iic_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="iic_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="ext_iic_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="iic_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="ext_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef" SIGNAME="iic_gpo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xbar_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="iic_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/notof_0" HWVERSION="2.0" INSTANCE="notof_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_6311_notof_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_aud_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_aud_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="notof_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="aud_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/vb1" HWVERSION="1.0" INSTANCE="vb1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dp_videoaxi4s_bridge" VLNV="xilinx.com:ip:dp_videoaxi4s_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_MAX_BPC" VALUE="10"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="120"/>
        <PARAMETER NAME="C_PPC" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_UG934_COMPLIANCE" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_DSC" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_DSC_DUMMY_BYTES_IN_RX" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_6311_vb1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="vid_pixel_clk" SIGIS="clk" SIGNAME="External_Ports_rx_vid_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rx_vid_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="dp_rx_vid_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef" SIGNAME="dp_rx_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef" SIGNAME="dp_rx_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel2" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dp_hres" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_msa_hres">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_msa_hres"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="pixel_mode" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="bpc" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_bpc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_bpc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="color_format" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_cformat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_cformat"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_stream1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aclk_stream1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_video_stream1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="vb1_m_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_video_stream1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="vb1_m_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_video_stream1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="vb1_m_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_video_stream1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_error" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_error" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_tuser" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="m_axis_video_stream1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="hres_cntr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="vres_cntr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="debug_port" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_dp_rx_vid_intf_str0" NAME="dp_vid" TYPE="TARGET" VLNV="xilinx.com:interface:dp_vid:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TX_VID_ENABLE" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="TX_VID_HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL0" PHYSICAL="vid_pixel0"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL1" PHYSICAL="vid_pixel1"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL2" PHYSICAL="vid_pixel2"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL3" PHYSICAL="vid_pixel3"/>
            <PORTMAP LOGICAL="TX_VID_VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vb1_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_ddr4_0_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_6311_xbar_0" BDTYPE="SBD" COREREVISION="13" DRIVERMODE="CORE" FULLNAME="/xbar" HWVERSION="1.0" INSTANCE="xbar" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_6311_xbar_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="bd_6311_xbar_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_6311_xbar_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="xbar_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="xbar_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="xbar_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="xbar_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="xbar_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_6311_imp" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="iic_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="iic_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="iic_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="iic_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="iic_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="iic_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="iic_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="iic_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="iic_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="iic_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="iic_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iic" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="dp_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="dp_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="dp_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="dp_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="dp_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="dp_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="dp_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="dp_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="dp_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="dp_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xbar_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xbar_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_6311_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
