Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 24 16:24:39 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/utkar/Documents/ISE/Vivado/chacha1/timing_report_64.txt
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

addr[0]
addr[1]
addr[2]
addr[3]
addr[4]
addr[5]
addr[6]
addr[7]
cs
reset_n
we
write_data[0]
write_data[10]
write_data[11]
write_data[12]
write_data[13]
write_data[14]
write_data[15]
write_data[16]
write_data[17]
write_data[18]
write_data[19]
write_data[1]
write_data[20]
write_data[21]
write_data[22]
write_data[23]
write_data[24]
write_data[25]
write_data[26]
write_data[27]
write_data[28]
write_data[29]
write_data[2]
write_data[30]
write_data[31]
write_data[3]
write_data[4]
write_data[5]
write_data[6]
write_data[7]
write_data[8]
write_data[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

read_data[0]
read_data[10]
read_data[11]
read_data[12]
read_data[13]
read_data[14]
read_data[15]
read_data[16]
read_data[17]
read_data[18]
read_data[19]
read_data[1]
read_data[20]
read_data[21]
read_data[22]
read_data[23]
read_data[24]
read_data[25]
read_data[26]
read_data[27]
read_data[28]
read_data[29]
read_data[2]
read_data[30]
read_data[31]
read_data[3]
read_data[4]
read_data[5]
read_data[6]
read_data[7]
read_data[8]
read_data[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.081        0.000                      0                 2176        0.140        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.081        0.000                      0                 2176        0.140        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.853ns  (logic 7.220ns (52.117%)  route 6.633ns (47.883%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 19.458 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.611    core/qr2/b_prim1_carry__5_n_0
    SLICE_X97Y13                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.850 r  core/qr2/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.651    17.501    core/qr2/qr2_c_prim[30]
    SLICE_X98Y16                                                      r  core/qr2/state_reg[7][5]_i_2/I0
    SLICE_X98Y16         LUT6 (Prop_lut6_I0_O)        0.302    17.803 r  core/qr2/state_reg[7][5]_i_2/O
                         net (fo=2, routed)           0.902    18.705    core/qr2/qr2_b_prim[5]
    SLICE_X87Y16                                                      r  core/qr2/state_reg[7][5]_i_1/I0
    SLICE_X87Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.829 r  core/qr2/state_reg[7][5]_i_1/O
                         net (fo=1, routed)           0.000    18.829    core/state_new[7]__0[5]
    SLICE_X87Y16         FDRE                                         r  core/state_reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.556    19.458    core/clk_IBUF_BUFG
    SLICE_X87Y16         FDRE                                         r  core/state_reg_reg[7][5]/C
                         clock pessimism              0.457    19.915    
                         clock uncertainty           -0.035    19.879    
    SLICE_X87Y16         FDRE (Setup_fdre_C_D)        0.031    19.910    core/state_reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                         -18.829    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 7.202ns (52.035%)  route 6.639ns (47.965%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 19.463 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.831 r  core/qr2/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.633    17.463    core/qr2/qr2_c_prim[25]
    SLICE_X98Y15                                                      r  core/qr2/state_reg[7][0]_i_2/I0
    SLICE_X98Y15         LUT6 (Prop_lut6_I0_O)        0.303    17.766 r  core/qr2/state_reg[7][0]_i_2/O
                         net (fo=2, routed)           0.926    18.692    core/qr1/qr2_b_prim[0]
    SLICE_X89Y9                                                       r  core/qr1/state_reg[6][0]_i_1/I2
    SLICE_X89Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.816 r  core/qr1/state_reg[6][0]_i_1/O
                         net (fo=1, routed)           0.000    18.816    core/state_new[6]__0[0]
    SLICE_X89Y9          FDRE                                         r  core/state_reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.561    19.463    core/clk_IBUF_BUFG
    SLICE_X89Y9          FDRE                                         r  core/state_reg_reg[6][0]/C
                         clock pessimism              0.457    19.920    
                         clock uncertainty           -0.035    19.884    
    SLICE_X89Y9          FDRE (Setup_fdre_C_D)        0.031    19.915    core/state_reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -18.816    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.835ns  (logic 7.202ns (52.058%)  route 6.633ns (47.942%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 19.463 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.831 r  core/qr2/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.633    17.463    core/qr2/qr2_c_prim[25]
    SLICE_X98Y15                                                      r  core/qr2/state_reg[7][0]_i_2/I0
    SLICE_X98Y15         LUT6 (Prop_lut6_I0_O)        0.303    17.766 r  core/qr2/state_reg[7][0]_i_2/O
                         net (fo=2, routed)           0.920    18.686    core/qr2/qr2_b_prim[0]
    SLICE_X88Y10                                                      r  core/qr2/state_reg[7][0]_i_1/I0
    SLICE_X88Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  core/qr2/state_reg[7][0]_i_1/O
                         net (fo=1, routed)           0.000    18.810    core/state_new[7]__0[0]
    SLICE_X88Y10         FDRE                                         r  core/state_reg_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.561    19.463    core/clk_IBUF_BUFG
    SLICE_X88Y10         FDRE                                         r  core/state_reg_reg[7][0]/C
                         clock pessimism              0.457    19.920    
                         clock uncertainty           -0.035    19.884    
    SLICE_X88Y10         FDRE (Setup_fdre_C_D)        0.031    19.915    core/state_reg_reg[7][0]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -18.810    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.829ns  (logic 7.220ns (52.208%)  route 6.609ns (47.792%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 19.457 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.611    core/qr2/b_prim1_carry__5_n_0
    SLICE_X97Y13                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.850 r  core/qr2/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.651    17.501    core/qr2/qr2_c_prim[30]
    SLICE_X98Y16                                                      r  core/qr2/state_reg[7][5]_i_2/I0
    SLICE_X98Y16         LUT6 (Prop_lut6_I0_O)        0.302    17.803 r  core/qr2/state_reg[7][5]_i_2/O
                         net (fo=2, routed)           0.878    18.681    core/qr1/qr2_b_prim[5]
    SLICE_X85Y16                                                      r  core/qr1/state_reg[6][5]_i_1/I2
    SLICE_X85Y16         LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  core/qr1/state_reg[6][5]_i_1/O
                         net (fo=1, routed)           0.000    18.805    core/state_new[6]__0[5]
    SLICE_X85Y16         FDRE                                         r  core/state_reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.555    19.457    core/clk_IBUF_BUFG
    SLICE_X85Y16         FDRE                                         r  core/state_reg_reg[6][5]/C
                         clock pessimism              0.494    19.951    
                         clock uncertainty           -0.035    19.915    
    SLICE_X85Y16         FDRE (Setup_fdre_C_D)        0.031    19.946    core/state_reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                         19.946    
                         arrival time                         -18.805    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 7.298ns (52.715%)  route 6.546ns (47.285%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 19.516 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.611    core/qr2/b_prim1_carry__5_n_0
    SLICE_X97Y13                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.924 r  core/qr2/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.611    17.534    core/qr2/qr2_c_prim[31]
    SLICE_X96Y17                                                      r  core/qr2/state_reg[7][6]_i_2/I0
    SLICE_X96Y17         LUT6 (Prop_lut6_I0_O)        0.306    17.840 r  core/qr2/state_reg[7][6]_i_2/O
                         net (fo=2, routed)           0.856    18.696    core/qr2/qr2_b_prim[6]
    SLICE_X91Y17                                                      r  core/qr2/state_reg[7][6]_i_1/I0
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.820 r  core/qr2/state_reg[7][6]_i_1/O
                         net (fo=1, routed)           0.000    18.820    core/state_new[7]__0[6]
    SLICE_X91Y17         FDRE                                         r  core/state_reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614    19.516    core/clk_IBUF_BUFG
    SLICE_X91Y17         FDRE                                         r  core/state_reg_reg[7][6]/C
                         clock pessimism              0.457    19.973    
                         clock uncertainty           -0.035    19.937    
    SLICE_X91Y17         FDRE (Setup_fdre_C_D)        0.031    19.968    core/state_reg_reg[7][6]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                         -18.820    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 7.086ns (51.471%)  route 6.681ns (48.529%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 19.457 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.719 r  core/qr2/b_prim1_carry__5/O[0]
                         net (fo=3, routed)           0.608    17.327    core/qr2/qr2_c_prim[24]
    SLICE_X96Y17                                                      r  core/qr2/state_reg[7][31]_i_2/I0
    SLICE_X96Y17         LUT6 (Prop_lut6_I0_O)        0.299    17.626 r  core/qr2/state_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.993    18.619    core/qr1/qr2_b_prim[31]
    SLICE_X87Y17                                                      r  core/qr1/state_reg[6][31]_i_1/I2
    SLICE_X87Y17         LUT6 (Prop_lut6_I2_O)        0.124    18.743 r  core/qr1/state_reg[6][31]_i_1/O
                         net (fo=1, routed)           0.000    18.743    core/state_new[6]__0[31]
    SLICE_X87Y17         FDRE                                         r  core/state_reg_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.555    19.457    core/clk_IBUF_BUFG
    SLICE_X87Y17         FDRE                                         r  core/state_reg_reg[6][31]/C
                         clock pessimism              0.457    19.914    
                         clock uncertainty           -0.035    19.878    
    SLICE_X87Y17         FDRE (Setup_fdre_C_D)        0.029    19.907    core/state_reg_reg[6][31]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.793ns  (logic 7.200ns (52.202%)  route 6.593ns (47.798%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 19.461 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.611    core/qr2/b_prim1_carry__5_n_0
    SLICE_X97Y13                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.833 r  core/qr2/b_prim1_carry__6/O[0]
                         net (fo=3, routed)           0.632    17.465    core/qr2/qr2_c_prim[28]
    SLICE_X93Y15                                                      r  core/qr2/state_reg[7][3]_i_2/I0
    SLICE_X93Y15         LUT6 (Prop_lut6_I0_O)        0.299    17.764 r  core/qr2/state_reg[7][3]_i_2/O
                         net (fo=2, routed)           0.880    18.644    core/qr2/qr2_b_prim[3]
    SLICE_X84Y11                                                      r  core/qr2/state_reg[7][3]_i_1/I0
    SLICE_X84Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.768 r  core/qr2/state_reg[7][3]_i_1/O
                         net (fo=1, routed)           0.000    18.768    core/state_new[7]__0[3]
    SLICE_X84Y11         FDRE                                         r  core/state_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.559    19.461    core/clk_IBUF_BUFG
    SLICE_X84Y11         FDRE                                         r  core/state_reg_reg[7][3]/C
                         clock pessimism              0.494    19.955    
                         clock uncertainty           -0.035    19.919    
    SLICE_X84Y11         FDRE (Setup_fdre_C_D)        0.029    19.948    core/state_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -18.768    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 core/state_reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.729ns  (logic 7.125ns (51.899%)  route 6.604ns (48.101%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 19.464 - 15.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.731     4.975    core/clk_IBUF_BUFG
    SLICE_X85Y16         FDRE                                         r  core/state_reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDRE (Prop_fdre_C_Q)         0.456     5.431 r  core/state_reg_reg[5][5]/Q
                         net (fo=6, routed)           1.637     7.067    core/qr0/state_reg_reg[5][18]_0[5]
    SLICE_X95Y5                                                       r  core/qr0/a_prim1_carry__0_i_7/I1
    SLICE_X95Y5          LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  core/qr0/a_prim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.191    core/qr0/a_prim1_carry__0_i_7_n_0
    SLICE_X95Y5                                                       r  core/qr0/a_prim1_carry__0/S[1]
    SLICE_X95Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.741 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.741    core/qr0/a_prim1_carry__0_n_0
    SLICE_X95Y6                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X95Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.855    core/qr0/a_prim1_carry__1_n_0
    SLICE_X95Y7                                                       r  core/qr0/a_prim1_carry__2/CI
    SLICE_X95Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.969    core/qr0/a_prim1_carry__2_n_0
    SLICE_X95Y8                                                       r  core/qr0/a_prim1_carry__3/CI
    SLICE_X95Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.083    core/qr0/a_prim1_carry__3_n_0
    SLICE_X95Y9                                                       r  core/qr0/a_prim1_carry__4/CI
    SLICE_X95Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.417 r  core/qr0/a_prim1_carry__4/O[1]
                         net (fo=4, routed)           0.748     9.166    core/qr0/p_1_in[21]
    SLICE_X92Y4                                                       r  core/qr0/a_prim2_carry__0_i_7/I5
    SLICE_X92Y4          LUT6 (Prop_lut6_I5_O)        0.303     9.469 r  core/qr0/a_prim2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.469    core/qr0/a_prim2_carry__0_i_7_n_0
    SLICE_X92Y4                                                       r  core/qr0/a_prim2_carry__0/S[1]
    SLICE_X92Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.002 r  core/qr0/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.002    core/qr0/a_prim2_carry__0_n_0
    SLICE_X92Y5                                                       r  core/qr0/a_prim2_carry__1/CI
    SLICE_X92Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.119    core/qr0/a_prim2_carry__1_n_0
    SLICE_X92Y6                                                       r  core/qr0/a_prim2_carry__2/CI
    SLICE_X92Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.236    core/qr0/a_prim2_carry__2_n_0
    SLICE_X92Y7                                                       r  core/qr0/a_prim2_carry__3/CI
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.353    core/qr0/a_prim2_carry__3_n_0
    SLICE_X92Y8                                                       r  core/qr0/a_prim2_carry__4/CI
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.676 r  core/qr0/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.783    11.459    core/qr0/c0[21]
    SLICE_X94Y4                                                       r  core/qr0/a_prim0_carry_i_3/I5
    SLICE_X94Y4          LUT6 (Prop_lut6_I5_O)        0.306    11.765 r  core/qr0/a_prim0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.765    core/qr0/a_prim0_carry_i_3_n_0
    SLICE_X94Y4                                                       r  core/qr0/a_prim0_carry/S[1]
    SLICE_X94Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.298 r  core/qr0/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.298    core/qr0/a_prim0_carry_n_0
    SLICE_X94Y5                                                       r  core/qr0/a_prim0_carry__0/CI
    SLICE_X94Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.415 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.415    core/qr0/a_prim0_carry__0_n_0
    SLICE_X94Y6                                                       r  core/qr0/a_prim0_carry__1/CI
    SLICE_X94Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.532 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.532    core/qr0/a_prim0_carry__1_n_0
    SLICE_X94Y7                                                       r  core/qr0/a_prim0_carry__2/CI
    SLICE_X94Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.649 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.649    core/qr0/a_prim0_carry__2_n_0
    SLICE_X94Y8                                                       r  core/qr0/a_prim0_carry__3/CI
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.766 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.766    core/qr0/a_prim0_carry__3_n_0
    SLICE_X94Y9                                                       r  core/qr0/a_prim0_carry__4/CI
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.883 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.883    core/qr0/a_prim0_carry__4_n_0
    SLICE_X94Y10                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.000 r  core/qr0/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.000    core/qr0/a_prim0_carry__5_n_0
    SLICE_X94Y11                                                      r  core/qr0/a_prim0_carry__6/CI
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.315 r  core/qr0/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.753    14.068    core/qr0/qr0_a_prim[31]
    SLICE_X106Y11                                                     r  core/qr0/state_reg[15][7]_i_2/I0
    SLICE_X106Y11        LUT6 (Prop_lut6_I0_O)        0.307    14.375 r  core/qr0/state_reg[15][7]_i_2/O
                         net (fo=3, routed)           1.192    15.567    core/qr0/qr0_d_prim[7]
    SLICE_X89Y12                                                      r  core/qr0/b_prim1_carry__0_i_1/I1
    SLICE_X89Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.691 r  core/qr0/b_prim1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    15.691    core/qr0/b_prim1_carry__0_i_1_n_0
    SLICE_X89Y12                                                      r  core/qr0/b_prim1_carry__0/S[3]
    SLICE_X89Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.092 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    core/qr0/b_prim1_carry__0_n_0
    SLICE_X89Y13                                                      r  core/qr0/b_prim1_carry__1/CI
    SLICE_X89Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.206    core/qr0/b_prim1_carry__1_n_0
    SLICE_X89Y14                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X89Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.320    core/qr0/b_prim1_carry__2_n_0
    SLICE_X89Y15                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X89Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.434    core/qr0/b_prim1_carry__3_n_0
    SLICE_X89Y16                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X89Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.548 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.548    core/qr0/b_prim1_carry__4_n_0
    SLICE_X89Y17                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.787 r  core/qr0/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.752    17.538    core/qr0/qr0_c_prim[26]
    SLICE_X88Y11                                                      r  core/qr0/state_reg[4][1]_i_3/I0
    SLICE_X88Y11         LUT6 (Prop_lut6_I0_O)        0.302    17.840 r  core/qr0/state_reg[4][1]_i_3/O
                         net (fo=2, routed)           0.739    18.579    core/qr0/qr0_b_prim[1]
    SLICE_X88Y8                                                       r  core/qr0/state_reg[5][1]_i_1/I0
    SLICE_X88Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.703 r  core/qr0/state_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000    18.703    core/state_new[5]__0[1]
    SLICE_X88Y8          FDRE                                         r  core/state_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.562    19.464    core/clk_IBUF_BUFG
    SLICE_X88Y8          FDRE                                         r  core/state_reg_reg[5][1]/C
                         clock pessimism              0.457    19.921    
                         clock uncertainty           -0.035    19.885    
    SLICE_X88Y8          FDRE (Setup_fdre_C_D)        0.029    19.914    core/state_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         19.914    
                         arrival time                         -18.703    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.772ns  (logic 7.316ns (53.121%)  route 6.456ns (46.879%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 19.458 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.611    core/qr2/b_prim1_carry__5_n_0
    SLICE_X97Y13                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.945 r  core/qr2/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.469    17.414    core/qr2/qr2_c_prim[29]
    SLICE_X96Y16                                                      r  core/qr2/state_reg[7][4]_i_2/I0
    SLICE_X96Y16         LUT6 (Prop_lut6_I0_O)        0.303    17.717 r  core/qr2/state_reg[7][4]_i_2/O
                         net (fo=2, routed)           0.907    18.624    core/qr2/qr2_b_prim[4]
    SLICE_X85Y15                                                      r  core/qr2/state_reg[7][4]_i_1/I0
    SLICE_X85Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.748 r  core/qr2/state_reg[7][4]_i_1/O
                         net (fo=1, routed)           0.000    18.748    core/state_new[7]__0[4]
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.556    19.458    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
                         clock pessimism              0.518    19.976    
                         clock uncertainty           -0.035    19.940    
    SLICE_X85Y15         FDRE (Setup_fdre_C_D)        0.031    19.971    core/state_reg_reg[7][4]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -18.748    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 core/state_reg_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.764ns  (logic 7.316ns (53.151%)  route 6.448ns (46.848%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 19.458 - 15.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  core/state_reg_reg[7][4]/Q
                         net (fo=6, routed)           1.749     7.181    core/qr2/state_reg_reg[7][18]_0[4]
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0_i_8__1/I1
    SLICE_X99Y8          LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  core/qr2/a_prim1_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     7.305    core/qr2/a_prim1_carry__0_i_8__1_n_0
    SLICE_X99Y8                                                       r  core/qr2/a_prim1_carry__0/S[0]
    SLICE_X99Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.837 r  core/qr2/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.837    core/qr2/a_prim1_carry__0_n_0
    SLICE_X99Y9                                                       r  core/qr2/a_prim1_carry__1/CI
    SLICE_X99Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  core/qr2/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.951    core/qr2/a_prim1_carry__1_n_0
    SLICE_X99Y10                                                      r  core/qr2/a_prim1_carry__2/CI
    SLICE_X99Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  core/qr2/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.065    core/qr2/a_prim1_carry__2_n_0
    SLICE_X99Y11                                                      r  core/qr2/a_prim1_carry__3/CI
    SLICE_X99Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.399 r  core/qr2/a_prim1_carry__3/O[1]
                         net (fo=4, routed)           0.853     9.252    core/qr2/p_1_in[17]
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry_i_7__1/I5
    SLICE_X100Y7         LUT6 (Prop_lut6_I5_O)        0.303     9.555 r  core/qr2/a_prim2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.555    core/qr2/a_prim2_carry_i_7__1_n_0
    SLICE_X100Y7                                                      r  core/qr2/a_prim2_carry/S[1]
    SLICE_X100Y7         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.088 r  core/qr2/a_prim2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    core/qr2/a_prim2_carry_n_0
    SLICE_X100Y8                                                      r  core/qr2/a_prim2_carry__0/CI
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  core/qr2/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    core/qr2/a_prim2_carry__0_n_0
    SLICE_X100Y9                                                      r  core/qr2/a_prim2_carry__1/CI
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  core/qr2/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.322    core/qr2/a_prim2_carry__1_n_0
    SLICE_X100Y10                                                     r  core/qr2/a_prim2_carry__2/CI
    SLICE_X100Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  core/qr2/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.439    core/qr2/a_prim2_carry__2_n_0
    SLICE_X100Y11                                                     r  core/qr2/a_prim2_carry__3/CI
    SLICE_X100Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  core/qr2/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.556    core/qr2/a_prim2_carry__3_n_0
    SLICE_X100Y12                                                     r  core/qr2/a_prim2_carry__4/CI
    SLICE_X100Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  core/qr2/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.651    11.530    core/qr2/c0[21]
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry_i_3__1/I5
    SLICE_X101Y9         LUT6 (Prop_lut6_I5_O)        0.306    11.836 r  core/qr2/a_prim0_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.836    core/qr2/a_prim0_carry_i_3__1_n_0
    SLICE_X101Y9                                                      r  core/qr2/a_prim0_carry/S[1]
    SLICE_X101Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  core/qr2/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    core/qr2/a_prim0_carry_n_0
    SLICE_X101Y10                                                     r  core/qr2/a_prim0_carry__0/CI
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  core/qr2/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    core/qr2/a_prim0_carry__0_n_0
    SLICE_X101Y11                                                     r  core/qr2/a_prim0_carry__1/CI
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  core/qr2/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    core/qr2/a_prim0_carry__1_n_0
    SLICE_X101Y12                                                     r  core/qr2/a_prim0_carry__2/CI
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  core/qr2/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    core/qr2/a_prim0_carry__2_n_0
    SLICE_X101Y13                                                     r  core/qr2/a_prim0_carry__3/CI
    SLICE_X101Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  core/qr2/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    core/qr2/a_prim0_carry__3_n_0
    SLICE_X101Y14                                                     r  core/qr2/a_prim0_carry__4/CI
    SLICE_X101Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  core/qr2/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    core/qr2/a_prim0_carry__4_n_0
    SLICE_X101Y15                                                     r  core/qr2/a_prim0_carry__5/CI
    SLICE_X101Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.070 r  core/qr2/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.070    core/qr2/a_prim0_carry__5_n_0
    SLICE_X101Y16                                                     r  core/qr2/a_prim0_carry__6/CI
    SLICE_X101Y16        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.383 r  core/qr2/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.918    14.301    core/qr2/qr2_a_prim[31]
    SLICE_X106Y10                                                     r  core/qr2/state_reg[14][7]_i_3/I0
    SLICE_X106Y10        LUT6 (Prop_lut6_I0_O)        0.306    14.607 r  core/qr2/state_reg[14][7]_i_3/O
                         net (fo=3, routed)           0.909    15.516    core/qr2/qr2_d_prim[7]
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0_i_1__1/I1
    SLICE_X97Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.640 r  core/qr2/b_prim1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    15.640    core/qr2/b_prim1_carry__0_i_1__1_n_0
    SLICE_X97Y7                                                       r  core/qr2/b_prim1_carry__0/S[3]
    SLICE_X97Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.041 r  core/qr2/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.041    core/qr2/b_prim1_carry__0_n_0
    SLICE_X97Y8                                                       r  core/qr2/b_prim1_carry__1/CI
    SLICE_X97Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  core/qr2/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.155    core/qr2/b_prim1_carry__1_n_0
    SLICE_X97Y9                                                       r  core/qr2/b_prim1_carry__2/CI
    SLICE_X97Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  core/qr2/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.269    core/qr2/b_prim1_carry__2_n_0
    SLICE_X97Y10                                                      r  core/qr2/b_prim1_carry__3/CI
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  core/qr2/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.383    core/qr2/b_prim1_carry__3_n_0
    SLICE_X97Y11                                                      r  core/qr2/b_prim1_carry__4/CI
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  core/qr2/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.497    core/qr2/b_prim1_carry__4_n_0
    SLICE_X97Y12                                                      r  core/qr2/b_prim1_carry__5/CI
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  core/qr2/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.611    core/qr2/b_prim1_carry__5_n_0
    SLICE_X97Y13                                                      r  core/qr2/b_prim1_carry__6/CI
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.945 r  core/qr2/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.469    17.414    core/qr2/qr2_c_prim[29]
    SLICE_X96Y16                                                      r  core/qr2/state_reg[7][4]_i_2/I0
    SLICE_X96Y16         LUT6 (Prop_lut6_I0_O)        0.303    17.717 r  core/qr2/state_reg[7][4]_i_2/O
                         net (fo=2, routed)           0.899    18.616    core/qr1/qr2_b_prim[4]
    SLICE_X85Y15                                                      r  core/qr1/state_reg[6][4]_i_1/I2
    SLICE_X85Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.740 r  core/qr1/state_reg[6][4]_i_1/O
                         net (fo=1, routed)           0.000    18.740    core/state_new[6]__0[4]
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.556    19.458    core/clk_IBUF_BUFG
    SLICE_X85Y15         FDRE                                         r  core/state_reg_reg[6][4]/C
                         clock pessimism              0.518    19.976    
                         clock uncertainty           -0.035    19.940    
    SLICE_X85Y15         FDRE (Setup_fdre_C_D)        0.031    19.971    core/state_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -18.740    
  -------------------------------------------------------------------
                         slack                                  1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.642     1.508    clk_IBUF_BUFG
    SLICE_X113Y3         FDRE                                         r  data_in_reg_reg[12][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  data_in_reg_reg[12][18]/Q
                         net (fo=1, routed)           0.087     1.737    core/core_data_in[114]
    SLICE_X112Y3                                                      r  core/data_out_reg[114]_i_1/I1
    SLICE_X112Y3         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  core/data_out_reg[114]_i_1/O
                         net (fo=1, routed)           0.000     1.782    core/data_out_new[114]
    SLICE_X112Y3         FDRE                                         r  core/data_out_reg_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.913     2.028    core/clk_IBUF_BUFG
    SLICE_X112Y3         FDRE                                         r  core/data_out_reg_reg[114]/C
                         clock pessimism             -0.507     1.521    
    SLICE_X112Y3         FDRE (Hold_fdre_C_D)         0.120     1.641    core/data_out_reg_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 data_in_reg_reg[10][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.633     1.499    clk_IBUF_BUFG
    SLICE_X113Y20        FDRE                                         r  data_in_reg_reg[10][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y20        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  data_in_reg_reg[10][13]/Q
                         net (fo=1, routed)           0.091     1.732    core/core_data_in[173]
    SLICE_X112Y20                                                     r  core/data_out_reg[173]_i_1/I1
    SLICE_X112Y20        LUT2 (Prop_lut2_I1_O)        0.045     1.777 r  core/data_out_reg[173]_i_1/O
                         net (fo=1, routed)           0.000     1.777    core/data_out_new[173]
    SLICE_X112Y20        FDRE                                         r  core/data_out_reg_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.902     2.017    core/clk_IBUF_BUFG
    SLICE_X112Y20        FDRE                                         r  core/data_out_reg_reg[173]/C
                         clock pessimism             -0.505     1.512    
    SLICE_X112Y20        FDRE (Hold_fdre_C_D)         0.121     1.633    core/data_out_reg_reg[173]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 key_reg_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X95Y1          FDRE                                         r  key_reg_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y1          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  key_reg_reg[6][24]/Q
                         net (fo=2, routed)           0.102     1.724    core/qr0/core_key[24]
    SLICE_X94Y1                                                       r  core/qr0/state_reg[10][0]_i_1/I5
    SLICE_X94Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  core/qr0/state_reg[10][0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    core/state_new[10]__0[0]
    SLICE_X94Y1          FDRE                                         r  core/state_reg_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.884     1.999    core/clk_IBUF_BUFG
    SLICE_X94Y1          FDRE                                         r  core/state_reg_reg[10][0]/C
                         clock pessimism             -0.506     1.493    
    SLICE_X94Y1          FDRE (Hold_fdre_C_D)         0.121     1.614    core/state_reg_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 key_reg_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X99Y4          FDRE                                         r  key_reg_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y4          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  key_reg_reg[1][16]/Q
                         net (fo=2, routed)           0.102     1.724    core/qr0/core_key[48]
    SLICE_X98Y4                                                       r  core/qr0/state_reg[5][8]_i_1/I5
    SLICE_X98Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  core/qr0/state_reg[5][8]_i_1/O
                         net (fo=1, routed)           0.000     1.769    core/state_new[5]__0[8]
    SLICE_X98Y4          FDRE                                         r  core/state_reg_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.883     1.998    core/clk_IBUF_BUFG
    SLICE_X98Y4          FDRE                                         r  core/state_reg_reg[5][8]/C
                         clock pessimism             -0.505     1.493    
    SLICE_X98Y4          FDRE (Hold_fdre_C_D)         0.121     1.614    core/state_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.642     1.508    clk_IBUF_BUFG
    SLICE_X106Y0         FDRE                                         r  data_in_reg_reg[14][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y0         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  data_in_reg_reg[14][27]/Q
                         net (fo=1, routed)           0.086     1.735    core/core_data_in[59]
    SLICE_X107Y0                                                      r  core/data_out_reg[59]_i_1/I1
    SLICE_X107Y0         LUT2 (Prop_lut2_I1_O)        0.048     1.783 r  core/data_out_reg[59]_i_1/O
                         net (fo=1, routed)           0.000     1.783    core/data_out_new[59]
    SLICE_X107Y0         FDRE                                         r  core/data_out_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.913     2.028    core/clk_IBUF_BUFG
    SLICE_X107Y0         FDRE                                         r  core/data_out_reg_reg[59]/C
                         clock pessimism             -0.507     1.521    
    SLICE_X107Y0         FDRE (Hold_fdre_C_D)         0.107     1.628    core/data_out_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nonce_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[13][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.802%)  route 0.125ns (40.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X103Y20        FDRE                                         r  nonce_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y20        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nonce_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.125     1.737    core/qr2/core_nonce[0]
    SLICE_X104Y20                                                     r  core/qr2/state_reg[13][24]_i_1/I5
    SLICE_X104Y20        LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  core/qr2/state_reg[13][24]_i_1/O
                         net (fo=1, routed)           0.000     1.782    core/state_new[13]__0[24]
    SLICE_X104Y20        FDRE                                         r  core/state_reg_reg[13][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.873     1.988    core/clk_IBUF_BUFG
    SLICE_X104Y20        FDRE                                         r  core/state_reg_reg[13][24]/C
                         clock pessimism             -0.482     1.506    
    SLICE_X104Y20        FDRE (Hold_fdre_C_D)         0.121     1.627    core/state_reg_reg[13][24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_in_reg_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.641     1.507    clk_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  data_in_reg_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_in_reg_reg[8][17]/Q
                         net (fo=1, routed)           0.097     1.745    core/core_data_in[241]
    SLICE_X106Y6                                                      r  core/data_out_reg[241]_i_1/I1
    SLICE_X106Y6         LUT2 (Prop_lut2_I1_O)        0.048     1.793 r  core/data_out_reg[241]_i_1/O
                         net (fo=1, routed)           0.000     1.793    core/data_out_new[241]
    SLICE_X106Y6         FDRE                                         r  core/data_out_reg_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    core/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  core/data_out_reg_reg[241]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X106Y6         FDRE (Hold_fdre_C_D)         0.107     1.627    core/data_out_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_in_reg_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[362]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.638     1.504    clk_IBUF_BUFG
    SLICE_X111Y14        FDRE                                         r  data_in_reg_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  data_in_reg_reg[4][10]/Q
                         net (fo=1, routed)           0.097     1.742    core/core_data_in[362]
    SLICE_X110Y14                                                     r  core/data_out_reg[362]_i_1/I1
    SLICE_X110Y14        LUT2 (Prop_lut2_I1_O)        0.048     1.790 r  core/data_out_reg[362]_i_1/O
                         net (fo=1, routed)           0.000     1.790    core/data_out_new[362]
    SLICE_X110Y14        FDRE                                         r  core/data_out_reg_reg[362]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.908     2.023    core/clk_IBUF_BUFG
    SLICE_X110Y14        FDRE                                         r  core/data_out_reg_reg[362]/C
                         clock pessimism             -0.506     1.517    
    SLICE_X110Y14        FDRE (Hold_fdre_C_D)         0.107     1.624    core/data_out_reg_reg[362]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 data_in_reg_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.190ns (60.285%)  route 0.125ns (39.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.641     1.507    clk_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  data_in_reg_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_in_reg_reg[0][25]/Q
                         net (fo=1, routed)           0.125     1.774    core/core_data_in[505]
    SLICE_X108Y2                                                      r  core/data_out_reg[505]_i_1/I1
    SLICE_X108Y2         LUT2 (Prop_lut2_I1_O)        0.049     1.823 r  core/data_out_reg[505]_i_1/O
                         net (fo=1, routed)           0.000     1.823    core/data_out_new[505]
    SLICE_X108Y2         FDRE                                         r  core/data_out_reg_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.913     2.028    core/clk_IBUF_BUFG
    SLICE_X108Y2         FDRE                                         r  core/data_out_reg_reg[505]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X108Y2         FDRE (Hold_fdre_C_D)         0.131     1.655    core/data_out_reg_reg[505]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 data_in_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.629     1.495    clk_IBUF_BUFG
    SLICE_X111Y25        FDRE                                         r  data_in_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y25        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  data_in_reg_reg[15][6]/Q
                         net (fo=1, routed)           0.098     1.734    core/core_data_in[6]
    SLICE_X110Y25                                                     r  core/data_out_reg[6]_i_1/I1
    SLICE_X110Y25        LUT2 (Prop_lut2_I1_O)        0.049     1.783 r  core/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.783    core/data_out_new[6]
    SLICE_X110Y25        FDRE                                         r  core/data_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.897     2.012    core/clk_IBUF_BUFG
    SLICE_X110Y25        FDRE                                         r  core/data_out_reg_reg[6]/C
                         clock pessimism             -0.504     1.508    
    SLICE_X110Y25        FDRE (Hold_fdre_C_D)         0.107     1.615    core/data_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X102Y2    core/data_out_reg_reg[344]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X106Y2    core/data_out_reg_reg[345]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X99Y1     core/data_out_reg_reg[346]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X106Y1    core/data_out_reg_reg[347]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X106Y6    core/data_out_reg_reg[348]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X97Y1     core/data_out_reg_reg[349]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y23   core/data_out_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X108Y1    core/data_out_reg_reg[350]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y5    core/data_out_reg_reg[351]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y22   core/data_out_reg_reg[352]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X103Y25   core/data_out_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X113Y22   core/data_out_reg_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X103Y25   core/data_out_reg_reg[69]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X99Y23    data_in_reg_reg[8][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X113Y22   core/data_out_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X102Y24   core/data_out_reg_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X113Y22   core/data_out_reg_reg[384]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X103Y25   core/data_out_reg_reg[389]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X102Y24   core/data_out_reg_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X109Y24   core/data_out_reg_reg[358]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y8    core/data_out_reg_reg[52]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X98Y16    core/state_reg_reg[12][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X82Y11    core/state_reg_reg[6][17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X83Y11    core/state_reg_reg[6][18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X86Y10    core/state_reg_reg[6][19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X87Y16    core/state_reg_reg[6][29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X109Y25   data_in_reg_reg[13][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X112Y10   data_in_reg_reg[13][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X112Y10   data_in_reg_reg[13][9]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.300ns  (logic 3.985ns (17.101%)  route 19.316ns (82.899%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.642    12.585    addr_IBUF[0]
    SLICE_X84Y11                                                      r  read_data_OBUF[27]_inst_i_4/I4
    SLICE_X84Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.709 r  read_data_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           1.345    14.054    read_data_OBUF[27]_inst_i_4_n_0
    SLICE_X95Y1                                                       r  read_data_OBUF[27]_inst_i_2/I1
    SLICE_X95Y1          LUT6 (Prop_lut6_I1_O)        0.124    14.178 r  read_data_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           1.215    15.394    core/read_data[27]
    SLICE_X107Y1                                                      r  core/read_data_OBUF[27]_inst_i_1/I1
    SLICE_X107Y1         LUT6 (Prop_lut6_I1_O)        0.124    15.518 r  core/read_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           5.113    20.631    read_data_OBUF[27]
    N18                                                               r  read_data_OBUF[27]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.669    23.300 r  read_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    23.300    read_data[27]
    N18                                                               r  read_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.542ns  (logic 3.919ns (17.385%)  route 18.623ns (82.615%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.030    11.973    addr_IBUF[0]
    SLICE_X85Y6                                                       r  read_data_OBUF[22]_inst_i_5/I4
    SLICE_X85Y6          LUT6 (Prop_lut6_I4_O)        0.124    12.097 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.811    12.908    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X89Y6                                                       r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X89Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.032 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           1.935    14.967    core/read_data[22]
    SLICE_X109Y7                                                      r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X109Y7         LUT6 (Prop_lut6_I1_O)        0.124    15.091 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.848    19.938    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    22.542 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    22.542    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.281ns  (logic 3.907ns (17.533%)  route 18.375ns (82.467%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.499    12.442    addr_IBUF[0]
    SLICE_X84Y9                                                       r  read_data_OBUF[10]_inst_i_4/I4
    SLICE_X84Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.566 r  read_data_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           1.145    13.711    read_data_OBUF[10]_inst_i_4_n_0
    SLICE_X84Y13                                                      r  read_data_OBUF[10]_inst_i_2/I1
    SLICE_X84Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.835 r  read_data_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.960    15.795    core/read_data[10]
    SLICE_X109Y15                                                     r  core/read_data_OBUF[10]_inst_i_1/I1
    SLICE_X109Y15        LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  core/read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.771    19.690    read_data_OBUF[10]
    N20                                                               r  read_data_OBUF[10]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         2.591    22.281 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    22.281    read_data[10]
    N20                                                               r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.278ns  (logic 3.935ns (17.664%)  route 18.343ns (82.336%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.025    11.968    addr_IBUF[0]
    SLICE_X85Y6                                                       r  read_data_OBUF[21]_inst_i_5/I4
    SLICE_X85Y6          LUT6 (Prop_lut6_I4_O)        0.124    12.092 r  read_data_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           1.594    13.686    read_data_OBUF[21]_inst_i_5_n_0
    SLICE_X105Y6                                                      r  read_data_OBUF[21]_inst_i_2/I3
    SLICE_X105Y6         LUT6 (Prop_lut6_I3_O)        0.124    13.810 r  read_data_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           1.199    15.008    core/read_data[21]
    SLICE_X112Y8                                                      r  core/read_data_OBUF[21]_inst_i_1/I1
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124    15.132 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.526    19.658    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    22.278 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    22.278    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.224ns  (logic 3.988ns (17.943%)  route 18.236ns (82.057%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        10.400    11.358    addr_IBUF[1]
    SLICE_X88Y18                                                      r  read_data_OBUF[30]_inst_i_4/I2
    SLICE_X88Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.482 r  read_data_OBUF[30]_inst_i_4/O
                         net (fo=1, routed)           1.513    12.995    read_data_OBUF[30]_inst_i_4_n_0
    SLICE_X91Y2                                                       r  read_data_OBUF[30]_inst_i_2/I1
    SLICE_X91Y2          LUT6 (Prop_lut6_I1_O)        0.124    13.119 r  read_data_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           1.060    14.179    core/read_data[30]
    SLICE_X109Y1                                                      r  core/read_data_OBUF[30]_inst_i_1/I1
    SLICE_X109Y1         LUT6 (Prop_lut6_I1_O)        0.124    14.303 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.263    19.566    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    22.224 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    22.224    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.180ns  (logic 4.016ns (18.108%)  route 18.164ns (81.892%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.695    10.653    addr_IBUF[1]
    SLICE_X85Y15                                                      r  read_data_OBUF[28]_inst_i_4/I2
    SLICE_X85Y15         LUT6 (Prop_lut6_I2_O)        0.124    10.777 r  read_data_OBUF[28]_inst_i_4/O
                         net (fo=1, routed)           1.385    12.161    read_data_OBUF[28]_inst_i_4_n_0
    SLICE_X86Y5                                                       r  read_data_OBUF[28]_inst_i_2/I1
    SLICE_X86Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.285 r  read_data_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           1.830    14.116    core/read_data[28]
    SLICE_X106Y5                                                      r  core/read_data_OBUF[28]_inst_i_1/I1
    SLICE_X106Y5         LUT6 (Prop_lut6_I1_O)        0.124    14.240 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           5.254    19.494    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    22.180 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    22.180    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.844ns  (logic 3.922ns (17.957%)  route 17.921ns (82.043%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.952    12.895    addr_IBUF[0]
    SLICE_X82Y11                                                      r  read_data_OBUF[9]_inst_i_4/I4
    SLICE_X82Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.019 r  read_data_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.844    13.864    read_data_OBUF[9]_inst_i_4_n_0
    SLICE_X82Y11                                                      r  read_data_OBUF[9]_inst_i_2/I1
    SLICE_X82Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.988 r  read_data_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           1.579    15.566    core/read_data[9]
    SLICE_X110Y12                                                     r  core/read_data_OBUF[9]_inst_i_1/I1
    SLICE_X110Y12        LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  core/read_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.546    19.237    read_data_OBUF[9]
    M21                                                               r  read_data_OBUF[9]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         2.607    21.844 r  read_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    21.844    read_data[9]
    M21                                                               r  read_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.798ns  (logic 3.929ns (18.027%)  route 17.868ns (81.973%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.845    12.788    addr_IBUF[0]
    SLICE_X81Y11                                                      r  read_data_OBUF[11]_inst_i_5/I4
    SLICE_X81Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.912 r  read_data_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.436    13.348    read_data_OBUF[11]_inst_i_5_n_0
    SLICE_X82Y10                                                      r  read_data_OBUF[11]_inst_i_2/I3
    SLICE_X82Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.472 r  read_data_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.899    15.371    core/read_data[11]
    SLICE_X111Y13                                                     r  core/read_data_OBUF[11]_inst_i_1/I1
    SLICE_X111Y13        LUT6 (Prop_lut6_I1_O)        0.124    15.495 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.688    19.184    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.614    21.798 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    21.798    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.687ns  (logic 3.926ns (18.101%)  route 17.762ns (81.899%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.488    12.431    addr_IBUF[0]
    SLICE_X89Y8                                                       r  read_data_OBUF[24]_inst_i_4/I4
    SLICE_X89Y8          LUT6 (Prop_lut6_I4_O)        0.124    12.555 r  read_data_OBUF[24]_inst_i_4/O
                         net (fo=1, routed)           1.305    13.860    read_data_OBUF[24]_inst_i_4_n_0
    SLICE_X94Y3                                                       r  read_data_OBUF[24]_inst_i_2/I1
    SLICE_X94Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.984 r  read_data_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           0.731    14.716    core/read_data[24]
    SLICE_X103Y3                                                      r  core/read_data_OBUF[24]_inst_i_1/I1
    SLICE_X103Y3         LUT6 (Prop_lut6_I1_O)        0.124    14.840 r  core/read_data_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.237    19.077    read_data_OBUF[24]
    J18                                                               r  read_data_OBUF[24]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         2.610    21.687 r  read_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    21.687    read_data[24]
    J18                                                               r  read_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.627ns  (logic 3.918ns (18.116%)  route 17.709ns (81.884%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        11.121    12.065    addr_IBUF[0]
    SLICE_X83Y9                                                       r  read_data_OBUF[23]_inst_i_4/I4
    SLICE_X83Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.189 r  read_data_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.642    12.830    read_data_OBUF[23]_inst_i_4_n_0
    SLICE_X82Y9                                                       r  read_data_OBUF[23]_inst_i_2/I1
    SLICE_X82Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.954 r  read_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           1.543    14.497    core/read_data[23]
    SLICE_X109Y10                                                     r  core/read_data_OBUF[23]_inst_i_1/I1
    SLICE_X109Y10        LUT6 (Prop_lut6_I1_O)        0.124    14.621 r  core/read_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.404    19.025    read_data_OBUF[23]
    K18                                                               r  read_data_OBUF[23]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         2.603    21.627 r  read_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000    21.627    read_data[23]
    K18                                                               r  read_data[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.357ns (43.980%)  route 1.728ns (56.020%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.858     1.038    core/addr_IBUF[6]
    SLICE_X106Y25                                                     f  core/read_data_OBUF[6]_inst_i_1/I4
    SLICE_X106Y25        LUT6 (Prop_lut6_I4_O)        0.045     1.083 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.871     1.954    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     3.085 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.085    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.157ns  (logic 1.356ns (42.955%)  route 1.801ns (57.045%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.817     0.998    core/addr_IBUF[6]
    SLICE_X106Y23                                                     f  core/read_data_OBUF[2]_inst_i_1/I4
    SLICE_X106Y23        LUT6 (Prop_lut6_I4_O)        0.045     1.043 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.984     2.027    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     3.157 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.157    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.384ns  (logic 1.409ns (41.627%)  route 1.976ns (58.373%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          1.111     1.320    core/we_IBUF
    SLICE_X106Y21                                                     f  core/read_data_OBUF[1]_inst_i_1/I0
    SLICE_X106Y21        LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.229    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     3.384 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.384    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.389ns  (logic 1.387ns (40.938%)  route 2.002ns (59.062%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr[5]
    T19                                                               r  addr_IBUF[5]_inst/I
    T19                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  addr_IBUF[5]_inst/O
                         net (fo=83, routed)          0.909     1.093    core/addr_IBUF[5]
    SLICE_X105Y22                                                     r  core/read_data_OBUF[0]_inst_i_3/I3
    SLICE_X105Y22        LUT6 (Prop_lut6_I3_O)        0.045     1.138 r  core/read_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.135     1.273    core/read_data_OBUF[0]_inst_i_3_n_0
    SLICE_X105Y22                                                     r  core/read_data_OBUF[0]_inst_i_1/I3
    SLICE_X105Y22        LUT6 (Prop_lut6_I3_O)        0.045     1.318 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.275    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     3.389 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.389    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.320ns (38.902%)  route 2.073ns (61.098%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.921     1.094    core/addr_IBUF[4]
    SLICE_X110Y18                                                     r  core/read_data_OBUF[13]_inst_i_1/I2
    SLICE_X110Y18        LUT6 (Prop_lut6_I2_O)        0.045     1.139 r  core/read_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.152     2.292    read_data_OBUF[13]
    M19                                                               r  read_data_OBUF[13]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         1.101     3.393 r  read_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.393    read_data[13]
    M19                                                               r  read_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.437ns  (logic 1.381ns (40.193%)  route 2.056ns (59.807%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.016     1.190    core/addr_IBUF[4]
    SLICE_X102Y25                                                     r  core/read_data_OBUF[5]_inst_i_1/I2
    SLICE_X102Y25        LUT6 (Prop_lut6_I2_O)        0.045     1.235 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.039     2.274    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     3.437 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.437    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 1.370ns (39.437%)  route 2.104ns (60.563%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          1.078     1.259    core/addr_IBUF[6]
    SLICE_X104Y22                                                     f  core/read_data_OBUF[3]_inst_i_1/I4
    SLICE_X104Y22        LUT6 (Prop_lut6_I4_O)        0.045     1.304 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.026     2.330    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     3.475 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.475    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.542ns  (logic 1.341ns (37.864%)  route 2.201ns (62.136%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.025     1.198    core/addr_IBUF[4]
    SLICE_X109Y18                                                     r  core/read_data_OBUF[14]_inst_i_1/I2
    SLICE_X109Y18        LUT6 (Prop_lut6_I2_O)        0.045     1.243 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.176     2.419    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         1.123     3.542 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.542    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.581ns  (logic 1.325ns (37.009%)  route 2.256ns (62.991%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.102     1.276    core/addr_IBUF[4]
    SLICE_X110Y17                                                     r  core/read_data_OBUF[12]_inst_i_1/I2
    SLICE_X110Y17        LUT6 (Prop_lut6_I2_O)        0.045     1.321 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.153     2.474    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.107     3.581 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.581    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.595ns  (logic 1.348ns (37.512%)  route 2.246ns (62.488%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          1.156     1.330    core/addr_IBUF[4]
    SLICE_X101Y24                                                     r  core/read_data_OBUF[7]_inst_i_1/I2
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.045     1.375 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.090     2.465    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.595 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.595    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.798ns  (logic 3.515ns (27.463%)  route 9.283ns (72.537%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.734     4.978    clk_IBUF_BUFG
    SLICE_X84Y14         FDRE                                         r  key_reg_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDRE (Prop_fdre_C_Q)         0.456     5.434 r  key_reg_reg[2][28]/Q
                         net (fo=2, routed)           0.814     6.248    core_key[188]
    SLICE_X85Y15                                                      r  read_data_OBUF[28]_inst_i_4/I1
    SLICE_X85Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.372 r  read_data_OBUF[28]_inst_i_4/O
                         net (fo=1, routed)           1.385     7.756    read_data_OBUF[28]_inst_i_4_n_0
    SLICE_X86Y5                                                       r  read_data_OBUF[28]_inst_i_2/I1
    SLICE_X86Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  read_data_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           1.830     9.711    core/read_data[28]
    SLICE_X106Y5                                                      r  core/read_data_OBUF[28]_inst_i_1/I1
    SLICE_X106Y5         LUT6 (Prop_lut6_I1_O)        0.124     9.835 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           5.254    15.089    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    17.776 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.776    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.625ns  (logic 3.486ns (27.610%)  route 9.139ns (72.390%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.732     4.976    clk_IBUF_BUFG
    SLICE_X89Y15         FDRE                                         r  key_reg_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  key_reg_reg[1][30]/Q
                         net (fo=2, routed)           1.303     6.735    core_key[222]
    SLICE_X88Y18                                                      r  read_data_OBUF[30]_inst_i_4/I3
    SLICE_X88Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.859 r  read_data_OBUF[30]_inst_i_4/O
                         net (fo=1, routed)           1.513     8.372    read_data_OBUF[30]_inst_i_4_n_0
    SLICE_X91Y2                                                       r  read_data_OBUF[30]_inst_i_2/I1
    SLICE_X91Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.496 r  read_data_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           1.060     9.556    core/read_data[30]
    SLICE_X109Y1                                                      r  core/read_data_OBUF[30]_inst_i_1/I1
    SLICE_X109Y1         LUT6 (Prop_lut6_I1_O)        0.124     9.680 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.263    14.943    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    17.601 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.601    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.383ns  (logic 3.430ns (27.697%)  route 8.953ns (72.303%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.739     4.983    clk_IBUF_BUFG
    SLICE_X87Y5          FDRE                                         r  key_reg_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y5          FDRE (Prop_fdre_C_Q)         0.456     5.439 r  key_reg_reg[3][20]/Q
                         net (fo=2, routed)           1.395     6.833    core_key[148]
    SLICE_X83Y6                                                       r  read_data_OBUF[20]_inst_i_4/I0
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.957 r  read_data_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.807     7.765    read_data_OBUF[20]_inst_i_4_n_0
    SLICE_X83Y7                                                       r  read_data_OBUF[20]_inst_i_2/I1
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.889 r  read_data_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           1.670     9.558    core/read_data[20]
    SLICE_X108Y7                                                      r  core/read_data_OBUF[20]_inst_i_1/I1
    SLICE_X108Y7         LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  core/read_data_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           5.082    14.764    read_data_OBUF[20]
    J20                                                               r  read_data_OBUF[20]_inst/I
    J20                  OBUF (Prop_obuf_I_O)         2.602    17.366 r  read_data_OBUF[20]_inst/O
                         net (fo=0)                   0.000    17.366    read_data[20]
    J20                                                               r  read_data[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.291ns  (logic 3.635ns (29.577%)  route 8.656ns (70.423%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.737     4.981    clk_IBUF_BUFG
    SLICE_X84Y9          FDRE                                         r  key_reg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y9          FDRE (Prop_fdre_C_Q)         0.419     5.400 r  key_reg_reg[1][27]/Q
                         net (fo=2, routed)           0.982     6.381    core_key[219]
    SLICE_X84Y11                                                      r  read_data_OBUF[27]_inst_i_4/I3
    SLICE_X84Y11         LUT6 (Prop_lut6_I3_O)        0.299     6.680 r  read_data_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           1.345     8.026    read_data_OBUF[27]_inst_i_4_n_0
    SLICE_X95Y1                                                       r  read_data_OBUF[27]_inst_i_2/I1
    SLICE_X95Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.150 r  read_data_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           1.215     9.365    core/read_data[27]
    SLICE_X107Y1                                                      r  core/read_data_OBUF[27]_inst_i_1/I1
    SLICE_X107Y1         LUT6 (Prop_lut6_I1_O)        0.124     9.489 r  core/read_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           5.113    14.602    read_data_OBUF[27]
    N18                                                               r  read_data_OBUF[27]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.669    17.272 r  read_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.272    read_data[27]
    N18                                                               r  read_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.011ns  (logic 3.494ns (29.089%)  route 8.517ns (70.911%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.739     4.983    clk_IBUF_BUFG
    SLICE_X82Y4          FDRE                                         r  key_reg_reg[4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y4          FDRE (Prop_fdre_C_Q)         0.518     5.501 r  key_reg_reg[4][22]/Q
                         net (fo=2, routed)           0.923     6.424    core_key[118]
    SLICE_X85Y6                                                       r  read_data_OBUF[22]_inst_i_5/I5
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.811     7.359    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X89Y6                                                       r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X89Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.483 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           1.935     9.418    core/read_data[22]
    SLICE_X109Y7                                                      r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X109Y7         LUT6 (Prop_lut6_I1_O)        0.124     9.542 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.848    14.389    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    16.993 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.993    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.909ns  (logic 3.419ns (28.713%)  route 8.490ns (71.287%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.739     4.983    clk_IBUF_BUFG
    SLICE_X83Y6          FDRE                                         r  key_reg_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y6          FDRE (Prop_fdre_C_Q)         0.456     5.439 r  key_reg_reg[1][25]/Q
                         net (fo=2, routed)           0.975     6.414    core_key[217]
    SLICE_X87Y7                                                       r  read_data_OBUF[25]_inst_i_4/I3
    SLICE_X87Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.538 r  read_data_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.834     7.372    read_data_OBUF[25]_inst_i_4_n_0
    SLICE_X91Y2                                                       r  read_data_OBUF[25]_inst_i_2/I1
    SLICE_X91Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.496 r  read_data_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           1.433     8.929    core/read_data[25]
    SLICE_X109Y2                                                      r  core/read_data_OBUF[25]_inst_i_1/I1
    SLICE_X109Y2         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  core/read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           5.248    14.301    read_data_OBUF[25]
    M16                                                               r  read_data_OBUF[25]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.591    16.892 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.892    read_data[25]
    M16                                                               r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 3.632ns (31.025%)  route 8.075ns (68.975%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.801     5.045    clk_IBUF_BUFG
    SLICE_X92Y1          FDRE                                         r  key_reg_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDRE (Prop_fdre_C_Q)         0.478     5.523 r  key_reg_reg[4][31]/Q
                         net (fo=2, routed)           0.708     6.231    core_key[127]
    SLICE_X92Y1                                                       r  read_data_OBUF[31]_inst_i_5/I5
    SLICE_X92Y1          LUT6 (Prop_lut6_I5_O)        0.296     6.527 r  read_data_OBUF[31]_inst_i_5/O
                         net (fo=1, routed)           1.005     7.531    read_data_OBUF[31]_inst_i_5_n_0
    SLICE_X100Y4                                                      r  read_data_OBUF[31]_inst_i_2/I3
    SLICE_X100Y4         LUT6 (Prop_lut6_I3_O)        0.124     7.655 r  read_data_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           1.013     8.668    core/read_data[31]
    SLICE_X111Y5                                                      r  core/read_data_OBUF[31]_inst_i_1/I1
    SLICE_X111Y5         LUT6 (Prop_lut6_I1_O)        0.124     8.792 r  core/read_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           5.350    14.141    read_data_OBUF[31]
    L16                                                               r  read_data_OBUF[31]_inst/I
    L16                  OBUF (Prop_obuf_I_O)         2.610    16.751 r  read_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.751    read_data[31]
    L16                                                               r  read_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.713ns  (logic 3.448ns (29.439%)  route 8.264ns (70.561%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.736     4.980    clk_IBUF_BUFG
    SLICE_X81Y9          FDRE                                         r  key_reg_reg[6][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     5.436 r  key_reg_reg[6][21]/Q
                         net (fo=2, routed)           0.946     6.382    core_key[53]
    SLICE_X85Y6                                                       r  read_data_OBUF[21]_inst_i_5/I1
    SLICE_X85Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  read_data_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           1.594     8.100    read_data_OBUF[21]_inst_i_5_n_0
    SLICE_X105Y6                                                      r  read_data_OBUF[21]_inst_i_2/I3
    SLICE_X105Y6         LUT6 (Prop_lut6_I3_O)        0.124     8.224 r  read_data_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           1.199     9.422    core/read_data[21]
    SLICE_X112Y8                                                      r  core/read_data_OBUF[21]_inst_i_1/I1
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     9.546 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.526    14.072    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    16.692 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.692    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.571ns  (logic 3.447ns (29.788%)  route 8.124ns (70.212%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.737     4.981    clk_IBUF_BUFG
    SLICE_X84Y9          FDRE                                         r  key_reg_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y9          FDRE (Prop_fdre_C_Q)         0.456     5.437 r  key_reg_reg[1][26]/Q
                         net (fo=2, routed)           1.840     7.277    core_key[218]
    SLICE_X87Y8                                                       r  read_data_OBUF[26]_inst_i_4/I3
    SLICE_X87Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  read_data_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.200     8.600    read_data_OBUF[26]_inst_i_4_n_0
    SLICE_X89Y3                                                       r  read_data_OBUF[26]_inst_i_2/I1
    SLICE_X89Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.724 r  read_data_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           0.835     9.559    core/read_data[26]
    SLICE_X101Y3                                                      r  core/read_data_OBUF[26]_inst_i_1/I1
    SLICE_X101Y3         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  core/read_data_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           4.249    13.933    read_data_OBUF[26]
    M15                                                               r  read_data_OBUF[26]_inst/I
    M15                  OBUF (Prop_obuf_I_O)         2.619    16.551 r  read_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.551    read_data[26]
    M15                                                               r  read_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.441ns  (logic 3.431ns (29.986%)  route 8.010ns (70.014%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.737     4.981    clk_IBUF_BUFG
    SLICE_X84Y9          FDRE                                         r  key_reg_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y9          FDRE (Prop_fdre_C_Q)         0.456     5.437 r  key_reg_reg[1][23]/Q
                         net (fo=2, routed)           1.422     6.859    core_key[215]
    SLICE_X83Y9                                                       r  read_data_OBUF[23]_inst_i_4/I3
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.983 r  read_data_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.642     7.625    read_data_OBUF[23]_inst_i_4_n_0
    SLICE_X82Y9                                                       r  read_data_OBUF[23]_inst_i_2/I1
    SLICE_X82Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  read_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           1.543     9.291    core/read_data[23]
    SLICE_X109Y10                                                     r  core/read_data_OBUF[23]_inst_i_1/I1
    SLICE_X109Y10        LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  core/read_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.404    13.819    read_data_OBUF[23]
    K18                                                               r  read_data_OBUF[23]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         2.603    16.422 r  read_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.422    read_data[23]
    K18                                                               r  read_data[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nonce_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.390ns (48.800%)  route 1.458ns (51.200%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X105Y20        FDRE                                         r  nonce_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nonce_reg_reg[1][0]/Q
                         net (fo=2, routed)           0.170     1.783    core_nonce[32]
    SLICE_X105Y20                                                     r  read_data_OBUF[0]_inst_i_7/I2
    SLICE_X105Y20        LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  read_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.195     2.023    core/read_data_OBUF[0]_inst_i_1_0
    SLICE_X105Y22                                                     r  core/read_data_OBUF[0]_inst_i_3/I2
    SLICE_X105Y22        LUT6 (Prop_lut6_I2_O)        0.045     2.068 r  core/read_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.203    core/read_data_OBUF[0]_inst_i_3_n_0
    SLICE_X105Y22                                                     r  core/read_data_OBUF[0]_inst_i_1/I3
    SLICE_X105Y22        LUT6 (Prop_lut6_I3_O)        0.045     2.248 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.958     3.206    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     4.319 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.319    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[454]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.532ns (53.764%)  route 1.317ns (46.236%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.629     1.495    core/clk_IBUF_BUFG
    SLICE_X110Y25        FDRE                                         r  core/data_out_reg_reg[454]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y25        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  core/data_out_reg_reg[454]/Q
                         net (fo=1, routed)           0.116     1.753    core/core_data_out[454]
    SLICE_X108Y25                                                     r  core/read_data_OBUF[6]_inst_i_9/I3
    SLICE_X108Y25        LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  core/read_data_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.798    core/read_data_OBUF[6]_inst_i_9_n_0
    SLICE_X108Y25                                                     r  core/read_data_OBUF[6]_inst_i_6/I0
    SLICE_X108Y25        MUXF7 (Prop_muxf7_I0_O)      0.062     1.860 r  core/read_data_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.184     2.044    core/read_data_OBUF[6]_inst_i_6_n_0
    SLICE_X106Y25                                                     r  core/read_data_OBUF[6]_inst_i_3/I0
    SLICE_X106Y25        LUT6 (Prop_lut6_I0_O)        0.108     2.152 r  core/read_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.146     2.298    core/read_data_OBUF[6]_inst_i_3_n_0
    SLICE_X106Y25                                                     r  core/read_data_OBUF[6]_inst_i_1/I3
    SLICE_X106Y25        LUT6 (Prop_lut6_I3_O)        0.045     2.343 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.871     3.214    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     4.345 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.345    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.431ns (49.669%)  route 1.450ns (50.331%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X105Y20        FDRE                                         r  nonce_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nonce_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.155     1.768    core_nonce[33]
    SLICE_X104Y20                                                     r  read_data_OBUF[1]_inst_i_7/I2
    SLICE_X104Y20        LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  read_data_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.285     2.098    core/read_data_OBUF[1]_inst_i_1_0
    SLICE_X106Y21                                                     r  core/read_data_OBUF[1]_inst_i_3/I2
    SLICE_X106Y21        LUT6 (Prop_lut6_I2_O)        0.045     2.143 r  core/read_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.146     2.289    core/read_data_OBUF[1]_inst_i_3_n_0
    SLICE_X106Y21                                                     r  core/read_data_OBUF[1]_inst_i_1/I3
    SLICE_X106Y21        LUT6 (Prop_lut6_I3_O)        0.045     2.334 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.864     3.198    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     4.353 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.353    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.420ns (49.221%)  route 1.465ns (50.779%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.470    clk_IBUF_BUFG
    SLICE_X103Y21        FDRE                                         r  rounds_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rounds_reg_reg[3]/Q
                         net (fo=12, routed)          0.246     1.857    rounds_reg[3]
    SLICE_X104Y22                                                     r  read_data_OBUF[3]_inst_i_8/I2
    SLICE_X104Y22        LUT5 (Prop_lut5_I2_O)        0.045     1.902 r  read_data_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.054     1.956    core/read_data_OBUF[3]_inst_i_1_1
    SLICE_X104Y22                                                     r  core/read_data_OBUF[3]_inst_i_3/I5
    SLICE_X104Y22        LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  core/read_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.141    core/read_data_OBUF[3]_inst_i_3_n_0
    SLICE_X104Y22                                                     r  core/read_data_OBUF[3]_inst_i_1/I3
    SLICE_X104Y22        LUT6 (Prop_lut6_I3_O)        0.045     2.186 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.026     3.212    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     4.356 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.356    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.453ns (50.304%)  route 1.436ns (49.696%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.470    clk_IBUF_BUFG
    SLICE_X102Y21        FDRE                                         r  rounds_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y21        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  rounds_reg_reg[4]/Q
                         net (fo=11, routed)          0.173     1.807    rounds_reg[4]
    SLICE_X102Y21                                                     r  read_data_OBUF[4]_inst_i_8/I2
    SLICE_X102Y21        LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  read_data_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.089     1.942    core/read_data_OBUF[4]_inst_i_1_1
    SLICE_X102Y21                                                     r  core/read_data_OBUF[4]_inst_i_3/I5
    SLICE_X102Y21        LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  core/read_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.054     2.040    core/read_data_OBUF[4]_inst_i_3_n_0
    SLICE_X102Y21                                                     r  core/read_data_OBUF[4]_inst_i_1/I3
    SLICE_X102Y21        LUT6 (Prop_lut6_I3_O)        0.045     2.085 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.205    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.154     4.359 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.359    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.406ns (47.907%)  route 1.529ns (52.093%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X97Y19         FDRE                                         r  key_reg_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  key_reg_reg[6][7]/Q
                         net (fo=2, routed)           0.134     1.747    core_key[39]
    SLICE_X96Y19                                                      r  read_data_OBUF[7]_inst_i_5/I1
    SLICE_X96Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  read_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.089     1.881    read_data_OBUF[7]_inst_i_5_n_0
    SLICE_X96Y19                                                      r  read_data_OBUF[7]_inst_i_2/I3
    SLICE_X96Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.926 r  read_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.216     2.141    core/read_data[7]
    SLICE_X101Y24                                                     r  core/read_data_OBUF[7]_inst_i_1/I1
    SLICE_X101Y24        LUT6 (Prop_lut6_I1_O)        0.045     2.186 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.090     3.276    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     4.406 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.406    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 1.587ns (53.781%)  route 1.364ns (46.219%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.602     1.468    core/clk_IBUF_BUFG
    SLICE_X102Y26        FDRE                                         r  core/data_out_reg_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y26        FDRE (Prop_fdre_C_Q)         0.164     1.632 r  core/data_out_reg_reg[165]/Q
                         net (fo=1, routed)           0.110     1.743    core/core_data_out[165]
    SLICE_X102Y25                                                     r  core/read_data_OBUF[5]_inst_i_11/I1
    SLICE_X102Y25        LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  core/read_data_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.788    core/read_data_OBUF[5]_inst_i_11_n_0
    SLICE_X102Y25                                                     r  core/read_data_OBUF[5]_inst_i_7/I0
    SLICE_X102Y25        MUXF7 (Prop_muxf7_I0_O)      0.062     1.850 r  core/read_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.125     1.975    core/read_data_OBUF[5]_inst_i_7_n_0
    SLICE_X102Y25                                                     r  core/read_data_OBUF[5]_inst_i_3/I1
    SLICE_X102Y25        LUT6 (Prop_lut6_I1_O)        0.108     2.083 r  core/read_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.172    core/read_data_OBUF[5]_inst_i_3_n_0
    SLICE_X102Y25                                                     r  core/read_data_OBUF[5]_inst_i_1/I3
    SLICE_X102Y25        LUT6 (Prop_lut6_I3_O)        0.045     2.217 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.039     3.256    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     4.419 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.419    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.507ns (50.548%)  route 1.474ns (49.452%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.643     1.509    core/clk_IBUF_BUFG
    SLICE_X110Y2         FDRE                                         r  core/data_out_reg_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y2         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  core/data_out_reg_reg[178]/Q
                         net (fo=1, routed)           0.053     1.703    core/core_data_out[178]
    SLICE_X111Y2                                                      r  core/read_data_OBUF[18]_inst_i_11/I1
    SLICE_X111Y2         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  core/read_data_OBUF[18]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.748    core/read_data_OBUF[18]_inst_i_11_n_0
    SLICE_X111Y2                                                      r  core/read_data_OBUF[18]_inst_i_7/I0
    SLICE_X111Y2         MUXF7 (Prop_muxf7_I0_O)      0.062     1.810 r  core/read_data_OBUF[18]_inst_i_7/O
                         net (fo=1, routed)           0.139     1.950    core/read_data_OBUF[18]_inst_i_7_n_0
    SLICE_X111Y2                                                      r  core/read_data_OBUF[18]_inst_i_3/I1
    SLICE_X111Y2         LUT6 (Prop_lut6_I1_O)        0.108     2.058 r  core/read_data_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.136     2.194    core/read_data_OBUF[18]_inst_i_3_n_0
    SLICE_X111Y3                                                      r  core/read_data_OBUF[18]_inst_i_1/I3
    SLICE_X111Y3         LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  core/read_data_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           1.146     3.385    read_data_OBUF[18]
    L21                                                               r  read_data_OBUF[18]_inst/I
    L21                  OBUF (Prop_obuf_I_O)         1.106     4.491 r  read_data_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.491    read_data[18]
    L21                                                               r  read_data[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.505ns (50.288%)  route 1.488ns (49.712%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.635     1.501    core/clk_IBUF_BUFG
    SLICE_X111Y18        FDRE                                         r  core/data_out_reg_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y18        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  core/data_out_reg_reg[301]/Q
                         net (fo=1, routed)           0.097     1.739    core/core_data_out[301]
    SLICE_X110Y18                                                     r  core/read_data_OBUF[13]_inst_i_10/I1
    SLICE_X110Y18        LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  core/read_data_OBUF[13]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.784    core/read_data_OBUF[13]_inst_i_10_n_0
    SLICE_X110Y18                                                     r  core/read_data_OBUF[13]_inst_i_6/I1
    SLICE_X110Y18        MUXF7 (Prop_muxf7_I1_O)      0.065     1.849 r  core/read_data_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.140     1.990    core/read_data_OBUF[13]_inst_i_6_n_0
    SLICE_X110Y18                                                     r  core/read_data_OBUF[13]_inst_i_3/I0
    SLICE_X110Y18        LUT6 (Prop_lut6_I0_O)        0.108     2.098 r  core/read_data_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.099     2.196    core/read_data_OBUF[13]_inst_i_3_n_0
    SLICE_X110Y18                                                     r  core/read_data_OBUF[13]_inst_i_1/I3
    SLICE_X110Y18        LUT6 (Prop_lut6_I3_O)        0.045     2.241 r  core/read_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.152     3.394    read_data_OBUF[13]
    M19                                                               r  read_data_OBUF[13]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         1.101     4.495 r  read_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.495    read_data[13]
    M19                                                               r  read_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[267]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.991ns  (logic 1.558ns (52.090%)  route 1.433ns (47.910%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.638     1.504    core/clk_IBUF_BUFG
    SLICE_X112Y13        FDRE                                         r  core/data_out_reg_reg[267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  core/data_out_reg_reg[267]/Q
                         net (fo=1, routed)           0.051     1.720    core/core_data_out[267]
    SLICE_X113Y13                                                     r  core/read_data_OBUF[11]_inst_i_10/I0
    SLICE_X113Y13        LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  core/read_data_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.765    core/read_data_OBUF[11]_inst_i_10_n_0
    SLICE_X113Y13                                                     r  core/read_data_OBUF[11]_inst_i_6/I1
    SLICE_X113Y13        MUXF7 (Prop_muxf7_I1_O)      0.065     1.830 r  core/read_data_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.100     1.929    core/read_data_OBUF[11]_inst_i_6_n_0
    SLICE_X111Y13                                                     r  core/read_data_OBUF[11]_inst_i_3/I0
    SLICE_X111Y13        LUT6 (Prop_lut6_I0_O)        0.108     2.037 r  core/read_data_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.119    core/read_data_OBUF[11]_inst_i_3_n_0
    SLICE_X111Y13                                                     r  core/read_data_OBUF[11]_inst_i_1/I3
    SLICE_X111Y13        LUT6 (Prop_lut6_I3_O)        0.045     2.164 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.200     3.365    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.131     4.496 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.496    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3703 Endpoints
Min Delay          3703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.045ns  (logic 1.191ns (8.482%)  route 12.853ns (91.518%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.622    14.045    key_reg[5][31]_i_1_n_0
    SLICE_X95Y21         FDRE                                         r  key_reg_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.612     4.514    clk_IBUF_BUFG
    SLICE_X95Y21         FDRE                                         r  key_reg_reg[5][5]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.903ns  (logic 1.191ns (8.568%)  route 12.711ns (91.432%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         7.930     8.873    addr_IBUF[0]
    SLICE_X107Y5                                                      r  key_reg[7][31]_i_2/I2
    SLICE_X107Y5         LUT6 (Prop_lut6_I2_O)        0.124     8.997 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676     9.673    key_reg[7][31]_i_2_n_0
    SLICE_X107Y5                                                      r  key_reg[7][31]_i_1/I2
    SLICE_X107Y5         LUT5 (Prop_lut5_I2_O)        0.124     9.797 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.106    13.903    key_reg[7][31]_i_1_n_0
    SLICE_X96Y20         FDRE                                         r  key_reg_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.613     4.515    clk_IBUF_BUFG
    SLICE_X96Y20         FDRE                                         r  key_reg_reg[7][5]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.903ns  (logic 1.191ns (8.568%)  route 12.711ns (91.432%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         7.930     8.873    addr_IBUF[0]
    SLICE_X107Y5                                                      r  key_reg[7][31]_i_2/I2
    SLICE_X107Y5         LUT6 (Prop_lut6_I2_O)        0.124     8.997 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676     9.673    key_reg[7][31]_i_2_n_0
    SLICE_X107Y5                                                      r  key_reg[7][31]_i_1/I2
    SLICE_X107Y5         LUT5 (Prop_lut5_I2_O)        0.124     9.797 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.106    13.903    key_reg[7][31]_i_1_n_0
    SLICE_X96Y20         FDRE                                         r  key_reg_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.613     4.515    clk_IBUF_BUFG
    SLICE_X96Y20         FDRE                                         r  key_reg_reg[7][7]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.777ns  (logic 1.191ns (8.647%)  route 12.586ns (91.353%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         7.930     8.873    addr_IBUF[0]
    SLICE_X107Y5                                                      r  key_reg[7][31]_i_2/I2
    SLICE_X107Y5         LUT6 (Prop_lut6_I2_O)        0.124     8.997 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.676     9.673    key_reg[7][31]_i_2_n_0
    SLICE_X107Y5                                                      r  key_reg[7][31]_i_1/I2
    SLICE_X107Y5         LUT5 (Prop_lut5_I2_O)        0.124     9.797 r  key_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.980    13.777    key_reg[7][31]_i_1_n_0
    SLICE_X97Y20         FDRE                                         r  key_reg_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.613     4.515    clk_IBUF_BUFG
    SLICE_X97Y20         FDRE                                         r  key_reg_reg[7][6]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.747ns  (logic 1.191ns (8.665%)  route 12.556ns (91.335%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.324    13.747    key_reg[5][31]_i_1_n_0
    SLICE_X99Y20         FDRE                                         r  key_reg_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614     4.516    clk_IBUF_BUFG
    SLICE_X99Y20         FDRE                                         r  key_reg_reg[5][6]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.717ns  (logic 1.191ns (8.684%)  route 12.526ns (91.316%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.295    13.717    key_reg[5][31]_i_1_n_0
    SLICE_X97Y18         FDRE                                         r  key_reg_reg[5][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614     4.516    clk_IBUF_BUFG
    SLICE_X97Y18         FDRE                                         r  key_reg_reg[5][7]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.513ns  (logic 1.191ns (8.815%)  route 12.322ns (91.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.090    13.513    key_reg[5][31]_i_1_n_0
    SLICE_X90Y19         FDRE                                         r  key_reg_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X90Y19         FDRE                                         r  key_reg_reg[5][0]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.513ns  (logic 1.191ns (8.815%)  route 12.322ns (91.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.090    13.513    key_reg[5][31]_i_1_n_0
    SLICE_X90Y19         FDRE                                         r  key_reg_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X90Y19         FDRE                                         r  key_reg_reg[5][1]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.513ns  (logic 1.191ns (8.815%)  route 12.322ns (91.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.090    13.513    key_reg[5][31]_i_1_n_0
    SLICE_X90Y17         FDRE                                         r  key_reg_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.614     4.516    clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  key_reg_reg[5][3]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            key_reg_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.513ns  (logic 1.191ns (8.815%)  route 12.322ns (91.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         8.550     9.493    addr_IBUF[0]
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_2/I2
    SLICE_X104Y3         LUT6 (Prop_lut6_I2_O)        0.124     9.617 r  key_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.682    10.299    key_reg[5][31]_i_2_n_0
    SLICE_X104Y3                                                      r  key_reg[5][31]_i_1/I2
    SLICE_X104Y3         LUT5 (Prop_lut5_I2_O)        0.124    10.423 r  key_reg[5][31]_i_1/O
                         net (fo=32, routed)          3.090    13.513    key_reg[5][31]_i_1_n_0
    SLICE_X90Y19         FDRE                                         r  key_reg_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X90Y19         FDRE                                         r  key_reg_reg[5][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[13][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.177ns (31.811%)  route 0.380ns (68.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.380     0.557    write_data_IBUF[11]
    SLICE_X112Y10        FDRE                                         r  data_in_reg_reg[13][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X112Y10        FDRE                                         r  data_in_reg_reg[13][11]/C

Slack:                    inf
  Source:                 write_data[10]
                            (input port)
  Destination:            data_in_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.204ns (36.356%)  route 0.356ns (63.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  write_data[10] (IN)
                         net (fo=0)                   0.000     0.000    write_data[10]
    V13                                                               r  write_data_IBUF[10]_inst/I
    V13                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  write_data_IBUF[10]_inst/O
                         net (fo=27, routed)          0.356     0.560    write_data_IBUF[10]
    SLICE_X113Y12        FDRE                                         r  data_in_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.909     2.024    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  data_in_reg_reg[3][10]/C

Slack:                    inf
  Source:                 write_data[8]
                            (input port)
  Destination:            nonce_reg_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.205ns (36.307%)  route 0.360ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  write_data[8] (IN)
                         net (fo=0)                   0.000     0.000    write_data[8]
    W15                                                               r  write_data_IBUF[8]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  write_data_IBUF[8]_inst/O
                         net (fo=27, routed)          0.360     0.565    write_data_IBUF[8]
    SLICE_X107Y7         FDRE                                         r  nonce_reg_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  nonce_reg_reg[2][8]/C

Slack:                    inf
  Source:                 write_data[14]
                            (input port)
  Destination:            data_in_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.189ns (33.337%)  route 0.378ns (66.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  write_data[14] (IN)
                         net (fo=0)                   0.000     0.000    write_data[14]
    AA16                                                              r  write_data_IBUF[14]_inst/I
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  write_data_IBUF[14]_inst/O
                         net (fo=27, routed)          0.378     0.568    write_data_IBUF[14]
    SLICE_X109Y16        FDRE                                         r  data_in_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.905     2.020    clk_IBUF_BUFG
    SLICE_X109Y16        FDRE                                         r  data_in_reg_reg[5][14]/C

Slack:                    inf
  Source:                 write_data[9]
                            (input port)
  Destination:            data_in_reg_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.199ns (34.942%)  route 0.370ns (65.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  write_data[9] (IN)
                         net (fo=0)                   0.000     0.000    write_data[9]
    W13                                                               r  write_data_IBUF[9]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  write_data_IBUF[9]_inst/O
                         net (fo=27, routed)          0.370     0.569    write_data_IBUF[9]
    SLICE_X110Y8         FDRE                                         r  data_in_reg_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    clk_IBUF_BUFG
    SLICE_X110Y8         FDRE                                         r  data_in_reg_reg[6][9]/C

Slack:                    inf
  Source:                 write_data[9]
                            (input port)
  Destination:            data_in_reg_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.199ns (34.286%)  route 0.381ns (65.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  write_data[9] (IN)
                         net (fo=0)                   0.000     0.000    write_data[9]
    W13                                                               r  write_data_IBUF[9]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  write_data_IBUF[9]_inst/O
                         net (fo=27, routed)          0.381     0.580    write_data_IBUF[9]
    SLICE_X113Y9         FDRE                                         r  data_in_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  data_in_reg_reg[3][9]/C

Slack:                    inf
  Source:                 write_data[8]
                            (input port)
  Destination:            data_in_reg_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.205ns (35.139%)  route 0.379ns (64.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  write_data[8] (IN)
                         net (fo=0)                   0.000     0.000    write_data[8]
    W15                                                               r  write_data_IBUF[8]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  write_data_IBUF[8]_inst/O
                         net (fo=27, routed)          0.379     0.584    write_data_IBUF[8]
    SLICE_X112Y10        FDRE                                         r  data_in_reg_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X112Y10        FDRE                                         r  data_in_reg_reg[13][8]/C

Slack:                    inf
  Source:                 write_data[9]
                            (input port)
  Destination:            nonce_reg_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.199ns (33.068%)  route 0.403ns (66.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  write_data[9] (IN)
                         net (fo=0)                   0.000     0.000    write_data[9]
    W13                                                               r  write_data_IBUF[9]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  write_data_IBUF[9]_inst/O
                         net (fo=27, routed)          0.403     0.601    write_data_IBUF[9]
    SLICE_X108Y9         FDRE                                         r  nonce_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X108Y9         FDRE                                         r  nonce_reg_reg[1][9]/C

Slack:                    inf
  Source:                 write_data[14]
                            (input port)
  Destination:            data_in_reg_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.173%)  route 0.418ns (68.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  write_data[14] (IN)
                         net (fo=0)                   0.000     0.000    write_data[14]
    AA16                                                              r  write_data_IBUF[14]_inst/I
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  write_data_IBUF[14]_inst/O
                         net (fo=27, routed)          0.418     0.607    write_data_IBUF[14]
    SLICE_X112Y18        FDRE                                         r  data_in_reg_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.904     2.019    clk_IBUF_BUFG
    SLICE_X112Y18        FDRE                                         r  data_in_reg_reg[12][14]/C

Slack:                    inf
  Source:                 write_data[15]
                            (input port)
  Destination:            nonce_reg_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.195ns (31.700%)  route 0.420ns (68.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  write_data[15] (IN)
                         net (fo=0)                   0.000     0.000    write_data[15]
    AB17                                                              r  write_data_IBUF[15]_inst/I
    AB17                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  write_data_IBUF[15]_inst/O
                         net (fo=27, routed)          0.420     0.615    write_data_IBUF[15]
    SLICE_X107Y16        FDRE                                         r  nonce_reg_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.905     2.020    clk_IBUF_BUFG
    SLICE_X107Y16        FDRE                                         r  nonce_reg_reg[2][15]/C





