[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DP83848CVV/NOPB production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015\nDP83848C/I/VYB/YB PHYTER ™QFPSingle Port10/100 Mb/sEthernet\nPhysical Layer Transceiver\n1Introduction\n1.1 Features\n1\n•Multiple Temperature Range from –40°Cto105°C •IEEE 802.3 ENDEC, 10BASE-T Transceivers and\nFilters •Low-Power 3.3-V, 0.18- µmCMOS Technology\n•IEEE 802.3 PCS, 100BASE-TX Transceivers and •Low-Power Consumption <270mW Typical\nFilters•3.3-V MAC Interface\n•IEEE 1149.1 JTAG•Auto-MDIX for10/100 Mb/s\n•Integrated ANSI X3.263 Compliant TP-PMD•Energy Detection ModePhysical Sub-Layer with Adaptive Equalization and•25-MHz Clock OutputBaseline Wander Compensation•SNIInterface (Configurable)•Error-Free Operation upto150Meters•RMII Rev. 1.2Interface (Configurable)•Programmable LED Support forLink, 10/100 Mb/s•MIISerial Management Interface (MDC andMDIO)Mode, Activity, Duplex andCollision Detect\n•IEEE 802.3 MII•Single Register Access forComplete PHY Status\n•IEEE 802.3 Auto-Negotiation andParallel•10/100 Mb/s Packet BIST (Built inSelf Test)Detection\n1.2 Applications\n•Automotive/Transportation •General Embedded Applications\n•Industrial Controls andFactory Automation\n1.3 Description\nThe number ofapplications requiring Ethernet connectivity continues toincrease, driving Ethernet enabled\ndevices intoharsher environments.\nThe DP83848C/I/VYB/YB was designed tomeet thechallenge ofthese new applications with anextended\ntemperature performance that goes beyond the typical Industrial temperature range. The\nDP83848C/I/VYB/YB isahighly reliable, feature rich, robust device which meets IEEE 802.3 standards\nover multiple temperature ranges from commercial toextreme temperatures. This device isideally suited\nforharsh environments such aswireless remote base stations, automotive/transportation, and industrial\ncontrol applications.\nItoffers enhanced ESD protection and thechoice ofanMIIorRMII interface formaximum flexibility in\nMPU selection; allina48pinpackage.\nThe DP83848VYB extends theleadership position ofthePHYTER ™family ofdevices with awide\noperating temperature range. The TIlineofPHYTER transceivers builds ondecades ofEthernet expertise\ntooffer thehigh performance and flexibility that allows theend user aneasy implementation tailored to\nmeet these application needs.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDP83848VYB/YB HLQFP (48)\n7.00 mm×7.00 mm\nDP83848I/C LQFP (48)\n(1) Formore information, seeSection 9,Mechanical, Packaging, andOrderable Information .\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n1.4 Functional Block Diagram\n2 Introduction Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable ofContents\n1Introduction ............................................... 1 5.3 Recommended Operating Conditions ............... 11\n1.1 Features .............................................. 1 5.4 Thermal Information ................................. 11\n1.2 Applications ........................................... 1 5.5 DCSpecifications ................................... 12\n1.3 Description ............................................ 1 5.6 ACTiming Requirements ........................... 13\n1.4 Functional Block Diagram ............................ 2 6Detailed Description ................................... 26\n2Revision History ......................................... 3 6.1 Overview ............................................ 26\n3Device Comparison ..................................... 4 6.2 Functional Block Diagram ........................... 27\n4PinConfiguration andFunctions ..................... 4 6.3 Feature Description ................................. 28\n4.1 PinLayout ............................................ 5 6.4 Device Functional Modes ........................... 33\n4.2 Package PinAssignments ............................ 6 6.5 Programming ........................................ 39\n4.3 Serial Management Interface ......................... 6 6.6 Memory .............................................. 48\n4.4 Mac Data Interface ................................... 6 7Application, Implementation, andLayout ......... 68\n4.5 Clock Interface ....................................... 7 7.1 Application Information .............................. 68\n4.6 LED Interface ......................................... 8 7.2 Typical Application .................................. 68\n4.7 JTAG Interface forDP83848I/VYB/YB ............... 8 7.3 Layout ............................................... 76\n4.8 Reset andPower Down.............................. 8 7.4 Power Supply Recommendations ................... 78\n4.9 Strap Options ......................................... 8 8Device andDocumentation Support ............... 79\n4.10 10Mb/s and100Mb/s PMD Interface ............... 9 8.1 Documentation Support ............................. 79\n4.11 Special Connections ................................ 10 8.2 Related Links........................................ 79\n4.12 Power Supply Pins.................................. 10 8.3 Trademarks .......................................... 79\n5Specifications ........................................... 11 8.4 Electrostatic Discharge Caution ..................... 79\n5.1 Absolute Maximum Ratings ........................ 11 8.5 Glossary ............................................. 79\n5.2 ESD Ratings ........................................ 11 9Mechanical, Packaging, andOrderable\nInformation .............................................. 79\n2Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(April 2013) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section .......................................... 1\nChanges from Revision C(April 2013) toRevision D Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................... 67\nCopyright ©2007 –2015, Texas Instruments Incorporated Revision History 3\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n3Device Comparison\nTable 3-1.Device Features Comparison\nDEVICE TEMPERATURE RANGE TEMPERATURE GRADE\nDP83848C 0°C 70°C Commercial\nDP83848I -40°C 85°C Industrial\nDP83848VYB -40°C 105°C Extended\nDP83848YB -40°C 125°C Extreme\n4PinConfiguration andFunctions\nThe DP83848VYB pins areclassified intothefollowing interface categories (each interface isdescribed in\nthesections thatfollow):\n•Serial Management Interface\n•MAC Data Interface\n•Clock Interface\n•LED Interface\n•JTAG Interface\n•Reset andPower Down\n•Strap Options\n•10/100 Mb/s PMD Interface\n•Special Connect Pins\n•Power andGround pins\nNOTE\nStrapping pinoption. See Section 4.9forstrap definitions.\nAllDP83848VYB signal pins areI/Ocells regardless oftheparticular use. The definitions below define the\nfunctionality oftheI/Ocells foreach pin.\nType: I Input\nType: O Output\nType: I/O Input/Output\nType: OD Open Drain\nType: PD,PU Internal Pulldown/Pullup\nType: S Strapping Pin(Allstrap pins have weak internal pullups orpulldowns. Ifthedefault strap\nvalue istobechanged then anexternal 2.2kΩresistor should beused. See Section 4.9for\ndetails.)\n4 PinConfiguration andFunctions Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n4.1 PinLayout\nPTB Package\n48-Pin HLQFP\nTop View\nCopyright ©2007 –2015, Texas Instruments Incorporated PinConfiguration andFunctions 5\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n4.2 Package PinAssignments\nVBH48A PIN# PINNAME VBH48A PIN# PINNAME\n1 TX_CLK 26 LED_ACT/COL/AN_EN\n2 TX_EN 27 LED_SPEED/AN1\n3 TXD_0 28 LED_LINK/AN0\n4 TXD_1 29 RESET_N\n5 TXD_2 30 MDIO\n6 TXD_3/SNI_MODE 31 MDC\n7 PWR_DOWN/INT 32 IOVDD33\n8 TCK 33 X2\n9 TDO 34 X1\n10 TMS 35 IOGND\n11 TRST# 36 DGND\n12 TDI 37 PFBIN2\n13 RD- 38 RX_CLK\n14 RD+ 39 RX_DV/MII_MODE\n15 AGND 40 CRS/CRS_DV/LED_CFG\n16 TD- 41 RX_ER/MDIX_EN\n17 TD+ 42 COL/PHYAD0\n18 PFBIN1 43 RXD_0/PHYAD1\n19 AGND 44 RXD_1/PHYAD2\n20 RESERVED 45 RXD_2/PHYAD3\n21 RESERVED 46 RXD_3/PHYAD4\n22 AVDD33 47 IOGND\n23 PFBOUT 48 IOVDD33\n24 RBIAS 49 GNDPAD\n25 CLK_OUT\n4.3 Serial Management Interface\nSIGNAL TYPE PIN# DESCRIPTION\nNAME\nMDC I 31 MANAGEMENT DATA CLOCK: Synchronous clock totheMDIO management data input/output\nserial interface which may beasynchronous totransmit andreceive clocks. The maximum clock\nrate is25MHz with nominimum clock rate.\nMDIO I/O 30 MANAGEMENT DATA I/O:Bi-directional management instruction/data signal thatmay be\nsourced bythestation management entity orthePHY. This pinrequires a1.5kΩpullup resistor.\n4.4 Mac Data Interface\nSIGNAL TYPE PIN# DESCRIPTION\nNAME\nTX_CLK O 1 MIITRANSMIT CLOCK: 25MHz Transmit clock output in100Mb/s mode or2.5MHz in10Mb/s\nmode derived from the25MHz reference clock.\nUnused inRMII mode. The device uses theX1reference clock input asthe50MHz reference for\nboth transmit andreceive.\nSNITRANSMIT CLOCK: 10MHz Transmit clock output in10MbSNImode. The MAC should\nsource TX_EN andTXD_0 using thisclock.\nTX_EN I,PD 2 MIITRANSMIT ENABLE: Active high input indicates thepresence ofvalid data inputs on\nTXD[3:0].\nRMII TRANSMIT ENABLE: Active high input indicates thepresence ofvalid data onTXD[1:0].\nSNITRANSMIT ENABLE: Active high input indicates thepresence ofvalid data onTXD_0.\n6 PinConfiguration andFunctions Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nSIGNAL TYPE PIN# DESCRIPTION\nNAME\nTXD_0 I 3 MIITRANSMIT DATA: Transmit data MIIinput pins, TXD[3:0], thataccept data synchronous to\nTXD_1 4 theTX_CLK (2.5 MHz in10Mb/s mode or25MHz in100Mb/s mode).\nTXD_2 5 RMII TRANSMIT DATA: Transmit data RMII input pins, TXD[1:0], thataccept data synchronous to\nTXD_3 S,I,PD 6 the50MHz reference clock.\nSNITRANSMIT DATA: Transmit data SNIinput pin,TXD_0, thataccept data synchronous tothe\nTX_CLK (10MHz in10Mb/s SNImode).\nRX_CLK O 38 MIIRECEIVE CLOCK: Provides the25MHz recovered receive clocks for100Mb/s mode and2.5\nMHz for10Mb/s mode.\nUnused inRMII mode. The device uses theX1reference clock input asthe50MHz reference for\nboth transmit andreceive.\nSNIRECEIVE CLOCK: Provides the10MHz recovered receive clocks for10Mb/s SNImode.\nRX_DV S,O,PD 39 MIIRECEIVE DATA VALID: Asserted high toindicate thatvalid data ispresent onthe\ncorresponding RXD[3:0]. Mllmode bydefault with internal pulldown.\nRMII Synchronous RECEIVE DATA VALID: This signal provide theRMII Receive Data Valid\nindication independent ofCarrier Sense.\nThis pinisnotused inSNImode.\nRX_ER S,O,PU 41 MIIRECEIVE ERROR: Asserted high synchronously toRX_CLK toindicate thataninvalid symbol\nhasbeen detected within areceived packet in100Mb/s mode.\nRMII RECEIVE ERROR: Asserted high synchronously toX1whenever aninvalid symbol is\ndetected, andCRS_DV isasserted in100Mb/s mode.\nThis pinisnotrequired tobeused byaMAC ineither MIIorRMII mode, since thePhy isrequired\ntocorrupt data onareceive error.\nThis pinisnotused inSNImode.\nRXD_0 S,O,PD 43 MIIRECEIVE DATA: Nibble wide receive data signals driven synchronously totheRX_CLK, 25\nRXD_1 44 MHz for100Mb/s mode, 2.5MHz for10Mb/s mode). RXD[3:0] signals contain valid data when\nRXD_2 45 RX_DV isasserted.\nRXD_3 46 RMII RECEIVE DATA: 2-bits receive data signals, RXD[1:0], driven synchronously totheX1clock,\n50MHz.\nSNIRECEIVE DATA: Receive data signal, RXD_0, driven synchronously totheRX_CLK. RXD_0\ncontains valid data when CRS isasserted. RXD[3:1] arenotused inthismode.\nCRS/CRS_D S,O,PU 40 MIICARRIER SENSE: Asserted high toindicate thereceive medium isnon-idle.\nV RMII CARRIER SENSE/RECEIVE DATA VALID :This signal combines theRMII Carrier and\nReceive Data Valid indications. Foradetailed description ofthissignal, seetheRMII Specification.\nSNICARRIER SENSE: Asserted high toindicate thereceive medium isnon-idle. Itisused to\nframe valid receive data ontheRXD_0 signal.\nCOL S,O,PU 42 MIICOLLISION DETECT: Asserted high toindicate detection ofacollision condition\n(simultaneous transmit andreceive activity) in10Mb/s and100Mb/s Half Duplex Modes.\nWhile in10BASE-T Half Duplex mode with heartbeat enabled thispinisalso asserted fora\nduration ofapproximately 1µsattheendoftransmission toindicate heartbeat (SQE test).\nInFullDuplex Mode, for10Mb/s or100Mb/s operation, thissignal isalways logic 0.There isno\nheartbeat function during 10Mb/s fullduplex operation.\nRMII COLLISION DETECT: PertheRMII Specification, noCOL signal isrequired. The MAC will\nrecover CRS from theCRS_DV signal andusethatalong with itsTX_EN signal todetermine\ncollision.\nSNICOLLISION DETECT: Asserted high toindicate detection ofacollision condition\n(simultaneous transmit andreceive activity) in10Mb/s SNImode.\n4.5 Clock Interface\nSIGNAL TYPE PIN# DESCRIPTION\nNAME\nX1 I 34 CRYSTAL/OSCILLATOR INPUT: This pinistheprimary clock reference input forthe\nDP83848C/I/VYB/YB andmust beconnected toa25MHz 0.005% (±50ppm) clock source.\nThe DP83848C/I/VYB/YB supports either anexternal crystal resonator connected across pins\nX1andX2,oranexternal CMOS-level oscillator source connected topinX1only.\nRMII REFERENCE CLOCK: This pinistheprimary clock reference input fortheRMII mode\nandmust beconnected toa50MHz 0.005% (±50ppm) CMOS-level oscillator source.\nX2 O 33 CRYSTAL OUTPUT: This pinistheprimary clock reference output toconnect toanexternal\n25MHz crystal resonator device. This pinmust beleftunconnected ifanexternal CMOS\noscillator clock source isused.\nCLK_OUT O 25 25MHz CLOCK OUTPUT:\nInMIImode, thispinprovides a25MHz clock output tothesystem.\nInRMII mode, thispinprovides a50MHz clock output tothesystem.\nThis allows other devices tousethereference clock from theDP83848VYB without requiring\nadditional clock sources.\nCopyright ©2007 –2015, Texas Instruments Incorporated PinConfiguration andFunctions 7\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n4.6 LED Interface\nSee Table 6-2forLED Mode Selection.\nSIGNAL NAME TYPE PIN# DESCRIPTION\nLED_LINK S,O,PU 28 LINK LED: InMode 1,thispinindicates thestatus oftheLINK. The LED willbe\nON when Link is good.\nLINK/ACT LED: InMode 2and Mode 3,thispinindicates transmit and receive\nactivity inaddition tothestatus oftheLink. The LED willbeONwhen Link is\ngood. Itwillblink when thetransmitter orreceiver isactive.\nLED_SPEED S,O,PU 27 SPEED LED: The LED isONwhen device isin100 Mb/s and OFF when in10\nMb/s. Functionality ofthisLED isindependent ofmode selected.\nLED_ACT/COL S,O,PU 26 ACTIVITY LED: InMode 1,thispinistheActivity LED which isONwhen activity\nis present on either Transmit or Receive.\nCOLLISION/DUPLEX LED: InMode 2,this pinbydefault indicates Collision\ndetection. ForMode 3,this LED output may beprogrammed toindicate Full-\nduplex status instead ofCollision.\n4.7 JTAG Interface forDP83848I/VYB/YB\nSIGNAL NAME TYPE PIN#(1)DESCRIPTION\nTCK I,PU 8 TEST CLOCK\nThis pinhasaweak internal pullup.\nTDI I,PU 12 TEST DATA INPUT\nThis pinhasaweak internal pullup.\nTDO O 9 TEST OUTPUT\nTMS I,PU 10 TEST MODE SELECT\nThis pinhasaweak internal pullup.\nTRST# I,PU 11 TEST RESET: Active lowasynchronous testreset.\nThis pinhasaweak internal pullup.\n(1) DP83848C does notsupport JTAG. Pins 8-12 should beleftunconnected.\n4.8 Reset andPower Down\nSIGNAL NAME TYPE PIN# DESCRIPTION\nRESET_N I,PU 29 RESET: Active Low input thatinitializes orre-initializes theDP83848VYB. Asserting\nthispinlowforatleast 1µswillforce areset process tooccur. Allinternal registers\nwillre-initialize totheir default states asspecified foreach bitintheSection 6.6\nsection. Allstrap options arere-initialized aswell.\nPWR_DOWN/INT I,PU 7 See Section 7.2.1.3.1 fordetailed description.\nThe default function ofthispinisPOWER DOWN.\nPOWER DOWN: The pinisanactive low input inthis mode and should be\nasserted lowtoputthedevice inaPower Down mode.\nINTERRUPT: The pinisanopen drain output inthismode andwillbeasserted low\nwhen aninterrupt condition occurs. Although thepinhas aweak internal pullup,\nsome applications may require anexternal pullup resister. Register access is\nrequired forthepintobeused asaninterrupt mechanism. See Section 7.2.1.3.1.2\nformore details ontheinterrupt mechanisms.\n4.9 Strap Options\nThe DP83848VYB uses many ofthefunctional pins asstrap options. The values ofthese pins are\nsampled during reset and used tostrap thedevice intospecific modes ofoperation. The strap option pin\nassignments aredefined below. The functional pinname isindicated inparentheses.\nA2.2kΩresistor should beused forpulldown orpullup tochange thedefault strap option. Ifthedefault\noption isrequired, then there isnoneed forexternal pullup orpulldown resistors. Since these pins may\nhave alternate functions after reset isdeasserted, they should notbeconnected directly toVCCorGND.\n8 PinConfiguration andFunctions Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nSIGNAL NAME TYPE PIN# DESCRIPTION\nPHYAD0 (COL) S,O,PU 42 PHY ADDRESS [4:0]: The DP83848VYB provides fivePHY address pins, thestate of\nPHYAD1 (RXD1_0) S,O,PD 43 which arelatched intothePHYCTRL register atsystem Hardware-Reset.\nPHYAD2 (RXD0_1) 44 The DP83848VYB supports PHY Address strapping values 0(<00000 >)through 31\nPHYAD3 (RXD1_2) 45 (<11111 >).APHY Adress of0puts thepart intotheMllisolate Mode. The Mllisolate\nPHYAD4 (RXD1_3) 46 mode must beselected bystrapping Phy Address 0;changing toAddress 0byregister\nwrite willnotputthePhy intheMllisolate mode. Please refer toSection 6.4.5 for\nadditional information.\nPHYAD0 pinhasweak internal pullup resistor.\nPHYAD[4:1] pins have weak internal pulldown resistors.\nAN_EN(LED_ACT/COL) S,O,PU 26 Auto-Negotiation Enable: When high, thisenables Auto-Negotiation with thecapability\nAN_1 (LED_SPEED) 27 setbyAN0 andAN1 pins. When low, thisputs thepart intoForced Mode with the\nAN_0 (LED_LINK) 28 capability setbyAN0 andAN1 pins.\nAN0 /AN1: These input pins control theforced oradvertised operating mode ofthe\nDP83848VYB according tothefollowing table. The value onthese pins issetby\nconnecting theinput pins toGND (0)orVCC(1)through 2.2kΩresistors. These pins\nshould NEVER beconnected directly toGND orVCC.\nThe value setatthisinput islatched intotheDP83848VYB atHardware-Reset.\nThe float/pulldown status ofthese pins arelatched intotheBasic Mode Control Register\nandtheAuto_Negotiation Advertisement Register during Hardware-Reset.\nThe default is111since thethese pinhave internal pullups.\nAN_EN AN1 AN0 Forced Mode\n0 0 0 10BASE-T, Half-Duplex\n0 0 1 10BASE-T, Full-Duplex\n0 1 0 100BASE-TX, Half-Duplex\n0 1 1 100BASE-TX, Full-Duplex\nAN_EN AN1 AN0 Advertised Mode\n1 0 0 10BASE-T, Half/Full-Duplex\n1 0 1 100BASE-TX, Half/Full-Duplex\n1 1 0 10BASE-T, Half-Duplex,\n100BASE-TX, Half-Duplex\n1 1 1 10BASE-T, Half/Full-Duplex,\n100BASE-TX, Half/Full-Duplex\nMII_MODE (RX_DV) S,O,PD 39 MIIMODE SELECT: This strapping option pairdetermines theoperating mode ofthe\nSNI_MODE (TXD_3) 6 MAC Data Interface. Default operation (Nopullups) willenable normal MIIMode of\noperation. Strapping MII_MODE high willcause thedevice tobeinRMII orSNImodes of\noperation, determined bythestatus oftheSNI_MODE strap. Since thepins include\ninternal pulldowns, thedefault values are0.\nThe following table details theconfigurations:\nMII_MODE SNI_MODE MAC Interface Mode\n0 X MIIMode\n1 0 RMII Mode\n1 1 10MbSNIMode\nLED_CFG (CRS) S,O,PU 40 LED CONFIGURATION: This strapping option determines themode ofoperation ofthe\nLED pins. Default isMode 1.Mode 1andMode 2canbecontrolled through thestrap\noption. Allmodes areconfigurable through register access.\nSee Table 6-2forLED Mode Selection.\nMDIX_EN (RX_ER) S,O,PU 41 MDIX ENABLE: Default istoenable MDIX. This strapping option disables Auto-MDIX. An\nexternal pulldown willdisable Auto-MDIX mode.\n4.10 10Mb/s and100Mb/s PMD Interface\nSIGNAL NAME TYPE PIN# DESCRIPTION\nTD-, TD+ I/O 16 Differential common driver transmit output (PMD Output Pair). These differential outputs\n17 areautomatically configured toeither 10BASE-T or100BASE-TX signaling.\nIInAuto-MDIX mode ofoperation, thispaircanbeused astheReceive Input pair.\nThese pins require 3.3-V bias foroperation.\nCopyright ©2007 –2015, Texas Instruments Incorporated PinConfiguration andFunctions 9\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nSIGNAL NAME TYPE PIN# DESCRIPTION\nRD-, RD+ I/O 13 Differential receive input (PMD Input Pair). These differential inputs areautomatically\n14 configured toaccept either 100BASE-TX or10BASE-T signaling.\nInAuto-MDIX mode ofoperation, thispaircanbeused astheTransmit Output pair.\nThese pins require 3.3-V bias foroperation.\n4.11 Special Connections\nSIGNAL NAME TYPE PIN# DESCRIPTION\nRBIAS I 24 Bias Resistor Connection: A4.87 kΩ1%resistor should beconnected from RBIAS to\nGND.\nPFBOUT O 23 Power Feedback Output: Parallel caps, 10µF(Tantalum preferred) and0.1µF,should be\nplaced close tothePFBOUT. Connect thispintoPFBIN1 (pin18)andPFBIN2 (pin37). See\nSection 7.2.1.3 forproper placement pin.\nPFBIN1 I 18 Power Feedback Input: These pins arefedwith power from PFBOUT pin.Asmall capacitor\nPFBIN2 37 of0.1µFshould beconnected close toeach pin.(1)\nRESERVED I/O 20,21 RESERVED: These pins must bepulled-up through 2.2kΩresistors toAVDD33 supply.\n(1) Note: Donotsupply power tothese pins other than from PFBOUT.\n4.12 Power Supply Pins\nSIGNAL NAME PIN# DESCRIPTION\nIOVDD33 32,38 I/O3.3-V Supply\nIOGND 35,47 I/OGround\nDGND 36 Digital Ground\nAVDD33 22 Analog 3.3-V Supply\nAGND 15,19 Analog Ground\nGNDPAD 49 Ground PAD\n10 PinConfiguration andFunctions Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n5Specifications\n5.1 Absolute Maximum Ratings(1)(2)\nMIN MAX UNIT\nSupply Voltage (VCC) –0.5 4.2 V\nDCInput Voltage (VIN) –0.5 VCC+0.5 V\nDCOutput Voltage (VOUT) –0.5 VCC+0.5 V\nMaximum DieTemperature 121.5 °C\nLead Temperature (TL) (Soldering, 10sec.) 260 °C\nStorage Temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTISales Office/ Distributors foravailability andspecifications.\n5.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±4000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101, all ±1000\npins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n5.3 Recommended Operating Conditions\nMIN MAX UNIT\nSupply voltage (VCC) 3.3V±0.3 V\nCommercial 0 70\nIndustrial –40 85\n°C\nExtended –40 105\nExtreme –40 125\nPower Dissipation (PD) 267 mW\n5.4 Thermal Information\nDP83848C/I DP83848VYB/YB\nTHERMAL METRIC(1)PT[HLQFP] PTB [LQFP] UNIT\n48PINS 48PINS\nRθJA Junction-to-ambient thermal resistance 73.9 40.1\nRθJC(top) Junction-to-case (top) thermal resistance 30.9 25.5\nRθJB Junction-to-board thermal resistance 37.2 21\n°C/W\nψJT Junction-to-top characterization parameter 2.8 2.7\nψJB Junction-to-board characterization parameter 37 20.9\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 3.6\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 11\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n5.5 DCSpecifications\nPINPARAMETER TEST CONDITIONS MIN TYP MAX UNITTYPES\nI,\nVIH Input High Voltage Nominal VCC 2.0 V\nI/O\nI,\nVIL Input Low Voltage 0.8 V\nI/O\nI,\nIIH Input High Current VIN=VCC 10 µA\nI/O\nI,\nIIL Input Low Current VIN=GND 10 µA\nI/O\nOutput Low O,\nVOL IOL=4mA 0.4 V\nVoltage I/O\nOutput High O,\nVOH IOH=–4mA VCC-0.5 V\nVoltage I/O\nTRI-STATE VOUT=VCC I/O,\nIOZ ±10 µA\nLeakage VOUT=GND O\nPMDVTPTD_100 100M Transmit Voltage 0.95 1 1.05 VOutput Pair\n100M Transmit Voltage PMDVTPTDsym ±2%Symmetry Output Pair\nPMDVTPTD_10 10M Transmit Voltage 2.2 2.5 2.8 VOutput Pair\nCMOS Input\nCIN1 I 5 pF\nCapacitance\nCMOS Output\nCOUT1 O 5 pF\nCapacitance\n100BASE-TX PMD Input mVdiffSDTHon 1000Pair pk-pk Signal detect turnon threshold\n100BASE-TX PMD Input mVdiffSDTHoff 200Pair pk-pk Signal detect turnoff threshold\nPMD InputVTH1 10BASE-T Receive Threshold 585 mVPair\n100BASE-TX\nIdd100 Supply 81 mA\n(Full Duplex)\n100BASE-TX\nIdd10 Supply 92 mA\n(Full Duplex)\nIdd Power Down Mode CLK2MAC disabled Supply 14 mA\n12 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n5.6 ACTiming Requirements\nPARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT\nPOWER-UP TIMING\nMDIO ispulled high for32-bit serial\nPost Power-Up Stabilization management initialization\nT2.1.1 time prior toMDC preamble for 167 ms\nX1Clock must bestable foramin. register accesses(1)\nof167msatpower up.\nHardware Configuration Pins are\ndescribed intheSection 4section. Hardware Configuration Latch-T2.1.2 167 msinTime from power up(1)X1Clock must bestable foramin.\nof167msatpower up.\nHardware Configuration pinsT2.1.3 50 nstransition tooutput drivers\nRESET TIMING\nPost RESET Stabilization timeMDIO ispulled high for32-bit serialT2.2.1 prior toMDC preamble for 3 µsmanagement initializationregister accesses(2)\nHardware Configuration Latch-Hardware Configuration Pins areT2.2.2 inTime from theDeassertion of 3 µsdescribed intheSection 4sectionRESET (either softorhard)(2)\nHardware Configuration pinsT2.2.3 50 nstransition tooutput drivers\nX1Clock must bestable foratmin.\nT2.2.4 RESET pulse width of1usduring RESET pulse low 1 µs\ntime.\nMIISERIAL MANAGEMENT TIMING\nMDC toMDIO (Output) DelayT2.3.1 0 30 nsTime\nMDIO (Input) toMDC SetupT2.3.2 10 nsTime\nMDIO (Input) toMDC HoldT2.3.3 10 nsTime\nT2.3.4 MDC Frequency 2.5 25 MHz\n100Mb/s MIITRANSMIT TIMING\nT2.4.1 TX_CLK High/Low Time 100Mb/s Normal mode 16 20 24 ns\nTXD[3:0], TX_EN Data Setup toT2.4.2 100Mb/s Normal mode 10 nsTX_CLK\nTXD[3:0], TX_EN Data HoldT2.4.3 100Mb/s Normal mode 0 nsfrom TX_CLK\n100Mb/s MIIRECEIVE TIMING\nT2.5.1 RX_CLK High/Low Time(3)100Mb/s Normal mode 16 20 24 ns\nRX_CLK toRXD[3:0], RX_DV,T2.5.2 100Mb/s Normal mode 10 30 nsRX_ER Delay\n100BASE-TX MIITRANSMIT PACKET LATENCY TIMING\nTX_CLK toPMD Output PairT2.6.1 100BASE-TX mode 6 bitsLatency(4)\n100BASE-TX TRANSMIT PACKET DEASSERTION TIMING\nTX_CLK toPMD Output PairT2.7.1 100BASE-TX mode 5 bitsDeassertion(5)\n(1) InRMII Mode, theminimum Post Power-up Stabilization andHardware Configuration Latch-in times are84ms.\n(2) Itisimportant tochoose pullup and/or pulldown resistors foreach ofthehardware configuration pins thatprovide fastRCtime constants\ninorder tolatch-in theproper value prior tothepintransitioning toanoutput driver.\n(3) RX_CLK may beheld loworhigh foralonger period oftime during transition between reference andrecovered clocks. Minimum high\nandlowtimes willnotbeviolated.\n(4) ForNormal mode, latency isdetermined bymeasuring thetime from thefirstrising edge ofTX_CLK occurring after theassertion of\nTX_EN tothefirstbitofthe“J”code group asoutput from thePMD Output Pair. 1bittime =10nsin100Mb/s mode.\n(5) Deassertion isdetermined bymeasuring thetime from thefirstrising edge ofTX_CLK occurring after thedeassertion ofTX_EN tothe\nfirstbitofthe“T”code group asoutput from thePMD Output Pair. 1bittime =10nsin100Mb/s mode.\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 13\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nACTiming Requirements (continued)\nPARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT\n100BASE-TX TRANSMIT TIMING (tR/FandJitter)\n100Mb/s PMD Output Pair tR3 4 5 nsandtF(6)\nT2.8.1\n100Mb/s tRandtF500 psMismatch(7)(6)\n100Mb/s PMD Output PairT2.8.2 1.4 nsTransmit Jitter\n100BASE-TX RECEIVE PACKET LATENCY TIMING(8)\nT2.9.1 Carrier Sense ONDelay(9)100Mb/s Normal mode(10)20 bits\nT2.9.2 Receive Data Latency 100Mb/s Normal mode(10)24 bits\n100BASE-TX RECEIVE PACKET DEASSERTION TIMING\nT2.10.1 Carrier Sense OFF Delay(11)100Mb/s Normal mode(10)24 bits\n10Mb/s MIITRANSMIT TIMING(12)\nT2.11.1 TX_CLK High/Low Time 10Mb/s MIImode 190 200 210 ns\nTXD[3:0], TX_EN Data Setup toT2.11.2 10Mb/s MIImode 25 nsTX_CLK fall\nTXD[3:0], TX_EN Data HoldT2.11.3 10Mb/s MIImode 0 nsfrom TX_CLK rise\n10Mb/s MIIRECEIVE TIMING\nT2.12.1 RX_CLK High/Low Time(13)160 200 240 ns\nRX_CLK TORXD[3:0}, RX_DVT2.12.2 10Mb/s MIImode 100 nsDelay\nRX_CLK rising edge delay fromT2.12.3 10Mb/s MIImode 100 nsRXD[3:0], RX_DV Valid\n10Mb/s SERIAL MODE (SNI) TRANSMIT TIMING\nT2.13.1 TX_CLK High Time 10Mb/s Serial mode (SNI) 20 25 30 ns\nT2.13.2 TX_CLK Low Time 10Mb/s Serial mode (SNI) 70 75 80 ns\nTXD_0, TX_EN Data Setup toT2.13.3 10Mb/s Serial mode (SNI) 25 nsTX_CLK rise\nTXD_0, TX_EN Data Hold fromT2.13.4 10Mb/s Serial mode (SNI) 0 nsTX_CLK rise\n10Mb/s SERIAL MODE (SNI) RECEIVE TIMING\nT2.14.1 RX_CLK High/Low Time(14)35 50 65 ns\nRX_CLK falltoRXD_0, RX_DVT2.14.2 10Mb/s Serial mode (SNI) –10 10 nsDelay\n10BASE-T TRANSMIT TIMING (START OFPACKET)\nTransmit Output Delay from the\nT2.15.1 10Mb/s MIImode(15)3.5 bits\nFalling Edge ofTX_CLK\nTransmit Output Delay from the\nT2.15.2 10Mb/s Serial mode (SNI)(15)3.5 bits\nRising Edge ofTX_CLK\n(6) Rise andfalltimes taken at10% and90% ofthe+1or-1amplitude\n(7) Normal Mismatch isthedifference between themaximum andminimum ofallriseandfalltimes\n(8) PMD Input Pair voltage amplitude isgreater than theSignal Detect Turnon Threshold Value.\n(9) Carrier Sense OnDelay isdetermined bymeasuring thetime from thefirstbitofthe“J”code group totheassertion ofCarrier Sense.\n(10) 1bittime =10nsin100Mb/s mode.\n(11) Carrier Sense OffDelay isdetermined bymeasuring thetime from thefirstbitofthe“T”code group tothedeassertion ofCarrier Sense.\n(12) Anattached Mac should drive thetransmit signals using thepositive edge ofTX_CLK. Asshown above, theMIIsignals aresampled on\nthefalling edge ofTX_CLK.\n(13) RX_CLK may beheld lowforalonger period oftime during transition between reference andrecovered clocks. Minimum high andlow\ntimes willnotbeviolated.\n(14) RX_CLK may beheld high foralonger period oftime during transition between reference andrecovered clocks. Minimum high andlow\ntimes willnotbeviolated.\n(15) 1bittime =100nsin10Mb/s.\n14 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nACTiming Requirements (continued)\nPARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT\n10BASE-T TRANSMIT TIMING (END OFPACKET)\nEnd ofPacket High Time\nT2.16.1 250 300 ns\n(with \'0\'ending bit)\nEnd ofPacket High Time\nT2.16.2 250 300 ns\n(with \'1\'ending bit)\n10BASE-T RECEIVE TIMING (START OFPACKET)(16)\nCarrier Sense Turnon DelayT2.17.1 630 1000 ns(PMD Input Pair toCRS)\nT2.17.2 RX_DV Latency(17)10 bits\nT2.17.3 Receive Data Latency Measurement shown from SFD 8 bits\n10BASE-T RECEIVE TIMING (END OFPACKET)\nT2.18.1 Carrier Sense Turn OffDelay 1 µs\n10Mb/s HEARTBEAT TIMING\nT2.19.1 CDHeartbeat Delay 10Mb/s half-duplex mode 1200 ns\nT2.19.2 CDHeartbeat Duration 10Mb/s half-duplex mode 1000 ns\n10Mb/s JABBER TIMING\nT2.20.1 Jabber Activation Time 85 ms\nT2.20.2 Jabber Deactivation Time 500 ms\n10BASE-T NORMAL LINK PULSE TIMING(18)\nT2.21.1 Pulse Width 100 ns\nT2.21.2 Pulse Period 16 ms\nAUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING(18)\nT2.22.1 Clock, Data Pulse Width 100 ns\nClock Pulse toClock Pulse\nT2.22.2 125 µs\nPeriod\nClock Pulse toData Pulse\nT2.22.3 Data =1 62 µs\nPeriod\nT2.22.4 Burst Width 2 ms\nT2.22.5 FLP Burst toFLP Burst Period 16 ms\n100BASE-TX SIGNAL DETECT TIMING(19)\nT2.23.1 SDInternal Turnon Time 1 ms\nT2.23.2 SDInternal Turnoff Time 350 µs\n100Mb/s INTERNAL LOOPBACK TIMING\nT2.24.1 TX_EN toRX_DV Loopback(20)100Mb/s internal loopback mode(21)240 ns\n10Mb/s INTERNAL LOOPBACK TIMING\nT2.25.1 TX_EN toRX_DV Loopback(20)10Mb/s internal loopback mode 2 µs\nRMII TRANSMIT TIMING\nT2.26.1 X1Clock Period 50MHz Reference Clock 20 ns\nTXD[1:0], TX_EN, Data SetupT2.26.2 4 nstoX1rising\nTXD[1:0], TX_EN, Data HoldT2.26.3 2 nsfrom X1rising\n(16) 1bittime =100nsin10Mb/s mode.\n(17) 10BASE-T RX_DV Latency ismeasured from firstbitofpreamble onthewire totheassertion ofRX_DV\n(18) These specifications represent transmit timings.\n(19) The signal amplitude onPMD Input Pair must beTP-PMD compliant.\n(20) Measurement ismade from thefirstrising edge ofTX_CLK after assertion ofTX_EN.\n(21) Due tothenature ofthedescrambler function, all100BASE-TX Loopback modes willcause aninitial “dead-time ”ofupto550µsduring\nwhich time nodata willbepresent atthereceive MIIoutputs. The 100BASE-TX timing specified isbased ondevice delays after the\ninitial 550µs“dead-time ”.\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 15\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nACTiming Requirements (continued)\nPARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT\nX1Clock toPMD Output Pair From X1Rising edge tofirstbitofT2.26.4 17 bitsLatency symbol\nRMII RECEIVE TIMING\nT2.27.1 X1Clock Period 50MHz Reference Clock 20 ns\nRXD[1:0], CRS_DV, RX_DV\nT2.27.2 andRX_ER output delay from 2 14 ns\nX1rising(22)(23)(24)\nFrom JKsymbol onPMD ReceiveT2.27.3 CRS ONdelay (100Mb) 18.5 bitsPair toinitial assertion ofCRS_DV\nFrom TRsymbol onPMD Receive\nT2.27.4 CRS OFF delay (100Mb) Pair toinitial deassertion of 27 bits\nCRS_DV\nFrom symbol onReceive Pair.RXD[1:0] andRX_ER latencyT2.27.5 Elasticity buffer settodefault value 38 bits(100Mb)(01)\nISOLATION TIMING\nFrom software clear ofbit10in\ntheBMCR register totheT2.28.1 100 µstransition from Isolate toNormal\nmode\nFrom Deassertion ofS/W or\nT2.28.2 H/W Reset totransition from 500 µs\nIsolate toNormal mode\n25MHz_OUT TIMING\nMIImode 20 ns 25MHz_OUT High/LowT2.29.1Time(25)RMII mode 10 ns\n25MHz_OUT propagationT2.29.2 Relative toX1 8 nsdelay(25)\n100Mb/s X1TOTX_CLK TIMING\nT2.30.1 X1toTX_CLK delay(26)100Mb/s Normal mode 0 5 ns\n(22) PertheRMII Specification, output delays assume a25pF load.\n(23) CRS_DV isasserted asynchronously inorder tominimize latency ofcontrol signals through thePhy. CRS_DV may toggle\nsynchronously attheendofthepacket toindicate CRS deassertion.\n(24) RX_DV issynchronous toX1.While notpart oftheRMII specification, thissignal isprovided tosimplify recovery ofreceive data.\n(25) 25MHz_OUT characteristics aredependent upon theX1input characteristics.\n(26) X1toTX_CLK timing isprovided tosupport devices thatuseX1instead ofTX_CLK asthereference fortransmit Mlldata.\n16 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 5-1.Power-Up Timing\nFigure 5-2.Reset Timing\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 17\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 5-3.MIISerial Management Timing\nFigure 5-4.100Mb/s MIITransmit Timing\nFigure 5-5.100Mb/s MIIReceive Timing\nFigure 5-6.100BASE-TX MIITransmit Packet Latency Timing\n18 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 5-7.100BASE-TX Transmit Packet Deassertion Timing\nFigure 5-8.100BASE-TX Transmit Timing (tR/FandJitter)\nFigure 5-9.100BASE-TX Receive Packet Latency Timing\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 19\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 5-10. 100BASE-TX Receive Packet Deassertion Timing\nFigure 5-11. 10Mb/s MIITransmit Timing\nFigure 5-12. 10Mb/s MIIReceive Timing\nFigure 5-13. 10Mb/s Serial Mode (SNI) Transmit Timing\nFigure 5-14. 10Mb/s Serial Mode (SNI) Receive Timing\n20 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nT2.17.1\nT2.17.2\nT2.17.31 0 1 0 1 0 1 0 1 0 1 11st SFD Bit Decoded\n0000 Preamble SFD Data RXD[3:0]RX_DVRX_CLKCRSTPRD/c72\nT2.15.1T2.15.2TX_CLK\nTX_EN\nTXD\nPMD Output \nPair\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 5-15. 10BASE-T Transmit Timing (Start ofPacket)\nFigure 5-16. 10BASE-T Transmit Timing (End ofPacket)\nFigure 5-17. 10BASE-T Receive Timing (Start ofPacket)\nFigure 5-18. 10BASE-T Receive Timing (End ofPacket)\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 21\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 5-19. 10Mb/s Heartbeat Timing\nFigure 5-20. 10Mb/s Jabber Timing\nFigure 5-21. 10BASE-T Normal Link Pulse Timing\nFigure 5-22. Auto-Negotiation Fast Link Pulse (FLP) Timing\nFigure 5-23. 100BASE-TX Signal Detect Timing\n22 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 5-24. 100Mb/s Internal Loopback Timing\nFigure 5-25. 10Mb/s Internal Loopback Timing\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 23\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 5-26. RMII Transmit Timing\nFigure 5-27. RMII Receive Timing\nFigure 5-28. Isolation Timing\nFigure 5-29. 25MHz_OUT Timing\n24 Specifications Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 5-30. 100Mb/s X1toTX_CLK Timing\nCopyright ©2007 –2015, Texas Instruments Incorporated Specifications 25\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6Detailed Description\n6.1 Overview\nThe device is10/100 Mbps Ethernet transceiver with anextended temperature range of-40°Cto105°C.\nThe ability toperform over extreme temperatures makes thisdevice ideal fordemanding environments like\nAutomotive, Transportation andIndustrial Applications.\nThe device isAEC-Q100 Grade 2certified. Its3.3-V operating voltage and less than 270-mW typical\npower consumption makes thisdevice suitable forlowpower applications.\nThe device hasAuto MDIX capability toselect MDI orMDIX automatically. Itsupports Auto-Negotiation for\nselecting thehighest performance mode ofoperation. This functionality can beturned offifaparticular\nmode istobeforced.\nThe device supports both MIIand RMII interface thus being more flexible and increasing thenumber of\ncompatible MPU. MIIandRMII options canbeselected using strap options orregister control. The device\noperates with 25-MHz clock when inMIImode andrequires a50-MHz clock when inRMII mode.\n26 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.2 Functional Block Diagram\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 27\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.3 Feature Description\nThis section includes information onthevarious configuration options available with theDP83848VYB.\nThe configuration options described below include:\n•Auto-Negotiation\n•PHY Address andLEDs\n•Half Duplex vs.FullDuplex\n•Isolate mode\n•Loopback mode\n•BIST\n6.3.1 Auto-Negotiation\nThe Auto-Negotiation function provides amechanism forexchanging configuration information between\ntwo ends ofalink segment and automatically selecting thehighest performance mode ofoperation\nsupported byboth devices. Fast Link Pulse (FLP) Bursts provide thesignalling used tocommunicate\nAuto-Negotiation abilities between twodevices ateach endofalinksegment. Forfurther detail regarding\nAuto-Negotiation, refer toClause 28oftheIEEE 802.3 specification. The DP83848VYB supports four\ndifferent Ethernet protocols (10Mb/s Half Duplex, 10Mb/s FullDuplex, 100 Mb/s Half Duplex, and 100\nMb/s FullDuplex), sotheinclusion ofAuto-Negotiation ensures thatthehighest performance protocol will\nbeselected based ontheadvertised ability oftheLink Partner. The Auto-Negotiation function within the\nDP83848VYB canbecontrolled either byinternal register access orbytheuseoftheAN_EN, AN1 and\nAN0 pins.\n6.3.1.1 Auto-Negotiation PinControl\nThe state ofAN_EN, AN0 and AN1 determines whether theDP83848VYB isforced intoaspecific mode\norAuto-Negotiation willadvertise aspecific ability (orsetofabilities) asgiven inTable 6-1.These pins\nallow configuration options tobeselected without requiring internal register access.\nThe state ofAN_EN, AN0 and AN1, upon power up/reset, determines thestate ofbits[8:5] oftheANAR\nregister.\nThe Auto-Negotiation function selected atpower uporreset canbechanged atanytime bywriting tothe\nBasic Mode Control Register (BMCR) ataddress 0x00h.\nTable 6-1.Auto-Negotiation Modes\nAN_EN AN1 AN0 Forced Mode\n0 0 0 10BASE-T, Half-Duplex\n0 0 1 10BASE-T, Full-Duplex\n0 1 0 100BASE-TX, Half-Duplex\n0 1 1 100BASE-TX, Full-Duplex\nAN_EN AN1 AN0 Advertised Mode\n1 0 0 10BASE-T, Half/Full-Duplex\n1 0 1 100BASE-TX, Half/Full-Duplex\n10BASE-T Half-Duplex\n1 1 0\n100BASE-TX, Half-Duplex\n10BASE-T, Half/Full-Duplex\n1 1 1\n100BASE-TX, Half/Full-Duplex\n28 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.3.1.2 Auto-Negotiation Register Control\nWhen Auto-Negotiation isenabled, theDP83848VYB transmits theabilities programmed into theAuto-\nNegotiation Advertisement register (ANAR) ataddress 04h through FLP Bursts. Any combination of10\nMb/s, 100Mb/s, Half-Duplex, andFullDuplex modes may beselected.\nAuto-Negotiation Priority Resolution:\n1.100BASE-TX FullDuplex (Highest Priority)\n2.100BASE-TX Half Duplex\n3.10BASE-T FullDuplex\n4.10BASE-T Half Duplex (Lowest Priority)\nThe Basic Mode Control Register (BMCR) ataddress 00h provides control forenabling, disabling, and\nrestarting theAuto-Negotiation process. When Auto-Negotiation isdisabled, theSpeed Selection bitinthe\nBMCR controls switching between 10Mb/s or100 Mb/s operation, and theDuplex Mode bitcontrols\nswitching between fullduplex operation andhalfduplex operation. The Speed Selection andDuplex Mode\nbitshave noeffect onthemode ofoperation when theAuto-Negotiation Enable bitisset.\nThe Link Speed canbeexamined through thePHY Status Register (PHYSTS) ataddress 10hafter aLink\nisachieved.\nThe Basic Mode Status Register (BMSR) indicates thesetofavailable abilities fortechnology types, Auto-\nNegotiation ability, and Extended Register Capability. These bitsarepermanently settoindicate thefull\nfunctionality oftheDP83848VYB (only the100BASE-T4 bitisnotsetsince theDP83848VYB does not\nsupport thatfunction).\nThe BMSR also provides status on:\n•Whether ornotAuto-Negotiation iscomplete\n•Whether ornottheLink Partner isadvertising thataremote fault hasoccurred\n•Whether ornotvalid linkhasbeen established\n•Support forManagement Frame Preamble suppression\nThe Auto-Negotiation Advertisement Register (ANAR) indicates the Auto-Negotiation abilities tobe\nadvertised bytheDP83848VYB. Allavailable abilities aretransmitted bydefault, butany ability can be\nsuppressed bywriting totheANAR. Updating theANAR tosuppress anability isone way fora\nmanagement agent tochange (restrict) thetechnology thatisused.\nThe Auto-Negotiation Link Partner Ability Register (ANLPAR) ataddress 0x05h isused toreceive the\nbase linkcode word aswell asallnext page code words during thenegotiation. Furthermore, theANLPAR\nwillbeupdated toeither 0081h or0021h forparallel detection toeither 100Mb/s or10Mb/s respectively.\nThe Auto-Negotiation Expansion Register (ANER) indicates additional Auto-Negotiation status. The ANER\nprovides status on:\n•Whether ornotaParallel Detect Fault hasoccurred\n•Whether ornottheLink Partner supports theNext Page function\n•Whether ornottheDP83848VYB supports theNext Page function\n•Whether ornotthecurrent page being exchanged byAuto-Negotiation hasbeen received\n•Whether ornottheLink Partner supports Auto-Negotiation\n6.3.1.3 Auto-Negotiation Parallel Detection\nThe DP83848VYB supports theParallel Detection function asdefined intheIEEE 802.3 specification.\nParallel Detection requires both the10Mb/s and 100 Mb/s receivers tomonitor thereceive signal and\nreport linkstatus totheAuto-Negotiation function. Auto-Negotiation uses thisinformation toconfigure the\ncorrect technology intheevent thattheLink Partner does notsupport Auto-Negotiation butistransmitting\nlinksignals thatthe100BASE-TX or10BASE-T PMAs recognize asvalid linksignals.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 29\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nIftheDP83848VYB completes Auto-Negotiation asaresult ofParallel Detection, bits5and 7within the\nANLPAR register willbesettoreflect themode ofoperation present intheLink Partner. Note thatbits4:0\noftheANLPAR willalso besetto00001 based onasuccessful parallel detection toindicate avalid 802.3\nselector field. Software may determine thatnegotiation completed through Parallel Detection byreading a\nzero intheLink Partner Auto-Negotiation Able bitonce theAuto-Negotiation Complete bitisset. If\nconfigured forparallel detect mode andanycondition other than asingle good linkoccurs then theparallel\ndetect fault bitwillbeset.\n6.3.1.4 Auto-Negotiation Restart\nOnce Auto-Negotiation has completed, itmay berestarted atany time bysetting bit9(Restart Auto-\nNegotiation) oftheBMCR toone. Ifthemode configured byasuccessful Auto-Negotiation loses avalid\nlink, then theAuto-Negotiation process willresume andattempt todetermine theconfiguration forthelink.\nThis function ensures thatavalid configuration ismaintained ifthecable becomes disconnected.\nArenegotiation request from anyentity, such asamanagement agent, willcause theDP83848VYB tohalt\nanytransmit data andlinkpulse activity until thebreak_link_timer expires (~1500 ms). Consequently, the\nLink Partner willgointo linkfailand normal Auto-Negotiation resumes. The DP83848VYB willresume\nAuto-Negotiation after thebreak_link_timer hasexpired byissuing FLP (Fast Link Pulse) bursts.\n6.3.1.5 Enabling Auto-Negotiation Through Software\nItisimportant tonote that iftheDP83848VYB has been initialized upon power upasanon-auto-\nnegotiating device (forced technology), anditisthen required thatAuto-Negotiation orre-Auto-Negotiation\nbeinitiated through software, bit12(Auto-Negotiation Enable) oftheBasic Mode Control Register (BMCR)\nmust firstbecleared andthen setforanyAuto-Negotiation function totake effect.\n6.3.1.6 Auto-Negotiation Complete Time\nParallel detection and Auto-Negotiation take approximately 2-3seconds tocomplete. Inaddition, Auto-\nNegotiation with next page should take approximately 2-3seconds tocomplete, depending onthenumber\nofnext pages sent.\nRefer toClause 28oftheIEEE 802.3 standard forafulldescription oftheindividual timers related toAuto-\nNegotiation.\n6.3.2 Auto-MDIX\nWhen enabled, thisfunction uses Auto-Negotiation todetermine theproper configuration fortransmission\nand reception ofdata and subsequently selects theappropriate MDI pair forMDI/MDIX operation. The\nfunction uses arandom seed tocontrol switching ofthecrossover circuitry. This implementation complies\nwith thecorresponding IEEE 802.3 Auto-Negotiation andCrossover Specifications.\nAuto-MDIX isenabled bydefault and canbeconfigured through strap orthrough PHYCR (19h) register,\nbits[15:14].\nNeither Auto-Negotiation norAuto-MDIX isrequired tobeenabled inforcing crossover oftheMDI pairs.\nForced crossover canbeachieved through theFORCE_MDIX bit,bit14ofPHYCR (19h) register.\nNOTE\nAuto-MDIX willnotwork inaforced mode ofoperation.\n6.3.3 LED Interface\nThe DP83848VYB supports three configurable Light Emitting Diode (LED) pins. The device supports three\nLED configurations: Link, Speed, Activity and Collision. Function aremultiplexed among theLEDs. The\nPHY Control Register (PHYCR) fortheLEDs canalso beselected through address 19h, bits[6:5].\nSee Table 6-2forLED Mode selection.\n30 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-2. LED Mode Selection\nLED_CFG[1] (bit LED_CFG[0] (bit5)Mode LED_LINK LED_SPEED LED_ACT/LED_COL6) or(pin40)\nONforGood Link ONin100Mb/s ONforActivity\n1 don\'t care 1\nOFF forNoLink OFF in10Mb/s OFF forNoActivity\nONforGood Link ONin100Mb/s ONforCollision\n2 0 0\nBLINK forActivity OFF in10Mb/s OFF forNoCollision\nONforGood Link ONin100Mb/s ONforFullDuplex\n3 1 0\nBLINK forActivity OFF in10Mb/s OFF forHalf Duplex\nThe LED_LINK pininMode 1indicates thelinkstatus oftheport. In100BASE-T mode, linkisestablished\nasaresult ofinput receive amplitude compliant with theTP-PMD specifications which willresult ininternal\ngeneration ofsignal detect. A10Mb/s Link isestablished asaresult ofthereception ofatleast seven\nconsecutive normal Link Pulses orthereception ofavalid 10BASE-T packet. This willcause theassertion\nofLED_LINK. LED_LINK willdeassert inaccordance with theLink Loss Timer asspecified intheIEEE\n802.3 specification.\nThe LED_LINK pininMode 1willbeOFF when noLINK ispresent.\nThe LED_LINK pininMode 2and Mode 3willbeONtoindicate Link isgood and BLINK toindicate\nactivity ispresent onactivity.\nThe LED_SPEED pinindicates 10or100 Mb/s data rate oftheport. The LED isONwhen operating in\n100Mb/s mode andOFF when operating in10Mb/s mode. The functionality ofthisLED isindependent of\nmode selected.\nThe LED_ACT/COL pininMode 1indicates thepresence ofeither transmit orreceive activity. The LED\nwillbeONforActivity andOFF forNoActivity. InMode 2,thispinindicates theCollision status oftheport.\nThe LED willbeONforCollision andOFF forNoCollision.\nThe LED_ACT/COL pininMode 3indicates Duplex status for10Mb/s or100 Mb/s operation. The LED\nwillbeONforFullDuplex andOFF forHalf Duplex.\nIn10Mb/s halfduplex mode, thecollision LED isbased ontheCOL signal.\nSince these LED pins arealso used asstrap options, thepolarity oftheLED isdependent onwhether the\npinispulled upordown.\n6.3.3.1 LEDs\nSince theAuto-Negotiation (AN) strap options share theLED output pins, theexternal components\nrequired forstrapping andLED usage must beconsidered inorder toavoid contention.\nSpecifically, when theLED outputs areused todrive LEDs directly, theactive state ofeach output driver is\ndependent onthelogic level sampled bythecorresponding ANinput upon power up/reset. Forexample, if\nagiven ANinput isresistively pulled lowthen thecorresponding output willbeconfigured asanactive\nhigh driver. Conversely, ifagiven ANinput isresistively pulled high, then thecorresponding output willbe\nconfigured asanactive lowdriver.\nRefer toFigure 6-1foranexample ofANconnections toexternal components. Inthisexample, theAN\nstrapping results inAuto-Negotiation disabled with 10/100 Half/Full-Duplex advertised .\nThe adaptive nature oftheLED outputs helps tosimplify potential implementation issues ofthese dual\npurpose pins.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 31\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 6-1.ANStrapping andLED Loading Example\n6.3.3.2 LED Direct Control\nThe DP83848VYB provides another option todirectly control any orallLED outputs through theLED\nDirect Control Register (LEDCR), address 18h. The register does notprovide read access toLEDs.\n6.3.4 Internal Loopback\nThe DP83848VYB includes aLoopback Test mode forfacilitating system diagnostics. The Loopback\nmode isselected through bit14(Loopback) oftheBasic Mode Control Register (BMCR). Writing 1tothis\nbitenables MIItransmit data toberouted totheMIIreceive outputs. Loopback status may bechecked in\nbit3ofthePHY Status Register (PHYSTS). While inLoopback mode thedata willnotbetransmitted onto\nthemedia. Toensure thatthedesired operating mode ismaintained, Auto-Negotiation should bedisabled\nbefore selecting theLoopback mode.\n6.3.5 BIST\nThe DP83848VYB incorporates aninternal Built-in Self Test (BIST) circuit toaccommodate in-circuit\ntesting ordiagnostics. The BIST circuit canbeused totesttheintegrity ofthetransmit and receive data\npaths. BIST testing canbeperformed with thepart intheinternal loopback mode orexternally looped back\nusing aloopback cable fixture.\nThe BIST isimplemented with independent transmit andreceive paths, with thetransmit block generating\nacontinuous stream ofapseudo random sequence. The user canselect a9bitor15bitpseudo random\nsequence from thePSR_15 bitinthePHY Control Register (PHYCR). The received data iscompared to\nthegenerated pseudo-random data bytheBIST Linear Feedback Shift Register (LFSR) todetermine the\nBIST pass/fail status.\nThe pass/fail status oftheBIST isstored intheBIST status bitinthePHYCR register. The status bit\ndefaults to0(BIST fail)and willtransition onasuccessful comparison. Ifanerror (mis-compare) occurs,\nthestatus bitislatched andiscleared upon asubsequent write totheStart/Stop bit.\nFor transmit VOD testing, thePacket BIST Continuous Mode can beused toallow continuous data\ntransmission, setting BIST_CONT_MODE, bit5,ofCDCTRL1 (0x1Bh).\nThe number ofBIST errors canbemonitored through theBIST Error Count intheCDCTRL1 (0x1Bh), bits\n[15:8].\n32 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.3.6 Energy Detect Mode\nWhen Energy Detect isenabled andthere isnoactivity onthecable, theDP83848C/I/VYB/YB willremain\ninalowpower mode while monitoring thetransmission line. Activity onthelinewillcause thedevice togo\nthrough anormal power-up sequence. Regardless ofcable activity, thedevice willoccasionally wake up\nthetransmitter toputEDpulses ontheline, butwillotherwise draw aslittle power aspossible. Energy\ndetect functionality iscontrolled through register Energy Detect Control (EDCR), address 0x1Dh.\n6.4 Device Functional Modes\nThe DP83848C/I/VYB/YB supports several modes ofoperation using theMIIinterface pins. The options\naredefined inthefollowing sections andinclude:\n•MIIMode\n•RMII Mode\nThe modes ofoperation canbeselected bystrap options orregister control. ForRMII mode, itisrequired\ntousethestrap option, since itrequires a50-MHz clock instead ofthenormal 25MHz.\nIneach ofthese modes, the IEEE 802.3 serial management interface isoperational fordevice\nconfiguration and status. The serial management interface oftheMIIallows fortheconfiguration and\ncontrol ofmultiple PHY devices, gathering ofstatus, error information, and thedetermination ofthetype\nandcapabilities oftheattached PHY(s).\n6.4.1 MIIInterface\nThe DP83848VYB incorporates theMedia Independent Interface (MII) asspecified inClause 22ofthe\nIEEE 802.3 standard. This interface may beused toconnect PHY devices toaMAC in10/100 Mb/s\nsystems. This section describes thenibble wide MIIdata interface.\nThe nibble wide MIIdata interface consists ofareceive busand atransmit buseach with control signals\ntofacilitate data transfer between thePHY andtheupper layer (MAC).\n6.4.1.1 Nibble-wide MIIData Interface\nClause 22oftheIEEE 802.3 specification defines theMedia Independent Interface. This interface includes\nadedicated receive busand adedicated transmit bus. These twodata buses, along with various control\nandstatus signals, allow forthesimultaneous exchange ofdata between theDP83848VYB andtheupper\nlayer agent (MAC).\nThe receive interface consists ofanibble wide data busRXD[3:0], areceive error signal RX_ER, areceive\ndata valid flag RX_DV, and areceive clock RX_CLK forsynchronous transfer ofthedata. The receive\nclock operates ateither 2.5MHz tosupport 10Mb/s operation modes orat25MHz tosupport 100 Mb/s\noperational modes.\nThe transmit interface consists ofanibble wide data bus TXD[3:0], atransmit enable control signal\nTX_EN, andatransmit clock TX_CLK which runs ateither 2.5MHz or25MHz.\nAdditionally, theMIIincludes thecarrier sense signal CRS, aswell asacollision detect signal COL. The\nCRS signal asserts toindicate thereception ofdata from thenetwork orasafunction oftransmit data in\nHalf Duplex mode. The COL signal asserts asanindication ofacollision which can occur during half-\nduplex operation when both atransmit andreceive operation occur simultaneously.\n6.4.1.2 Collision Detect\nFor Half Duplex, a10BASE-T or100BASE-TX collision isdetected when thereceive and transmit\nchannels areactive simultaneously. Collisions arereported bytheCOL signal ontheMII.\nIftheDP83848VYB istransmitting in10Mb/s mode when acollision isdetected, thecollision isnot\nreported until seven bitshave been received while inthecollision state. This prevents acollision being\nreported incorrectly due tonoise onthenetwork. The COL signal remains setfortheduration ofthe\ncollision.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 33\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nIfacollision occurs during areceive operation, itisimmediately reported bytheCOL signal.\nWhen heartbeat isenabled (only applicable to10Mb/s operation), approximately 1µsafter the\ntransmission ofeach packet, aSignal Quality Error (SQE) signal ofapproximately 10bittimes is\ngenerated (internally) toindicate successful transmission. SQE isreported asapulse ontheCOL signal of\ntheMII.\n6.4.1.3 Carrier Sense\nCarrier Sense (CRS) isasserted due toreceive activity, once valid data isdetected through thesquelch\nfunction during 10Mb/s operation. During 100Mb/s operation CRS isasserted when avalid link(SD) and\ntwonon-contiguous zeros aredetected ontheline.\nFor10or100Mb/s Half Duplex operation, CRS isasserted during either packet transmission orreception.\nFor10or100Mb/s FullDuplex operation, CRS isasserted only duetoreceive activity.\nCRS isdeasserted following anendofpacket.\n6.4.2 Reduced MIIInterface\nThe DP83848VYB incorporates theReduced Media Independent Interface (RMII) asspecified intheRMII\nspecification (rev1.2) from theRMII Consortium. This interface may beused toconnect PHY devices toa\nMAC in10/100 Mb/s systems using areduced number ofpins. Inthismode, data istransferred 2-bits ata\ntime using the50-MHz RMII_REF clock forboth transmit andreceive. The following pins areused inRMII\nmode:\n•TX_EN\n•TXD[1:0]\n•RX_ER (optional forMAC)\n•CRS_DV\n•RXD[1:0]\n•X1(RMII Reference clock is50MHz)\nInaddition, theRMII mode supplies anRX_DV signal which allows forasimpler method ofrecovering\nreceive data without having toseparate RX_DV from theCRS_DV indication. This isespecially useful for\ndiagnostic testing where itmay bedesirable toexternally loop Receive MIIdata directly tothetransmitter.\nSince thereference clock operates at10times thedata rate for10Mb/s operation, transmit data is\nsampled every 10clocks. Likewise, receive data willbegenerated every 10th clock sothat anattached\ndevice cansample thedata every 10clocks.\nRMII mode requires a50-MHz oscillator beconnected tothedevice X1pin. A50MHz crystal isnot\nsupported.\nTotolerate potential frequency differences between the50-MHz reference clock andtherecovered receive\nclock, the receive RMII function includes aprogrammable elasticity buffer. The elasticity buffer is\nprogrammable tominimize propagation delay based onexpected packet size and clock accuracy. This\nallows forsupporting arange ofpacket sizes including jumbo frames.\nThe elasticity buffer willforce Frame Check Sequence errors forpackets which overrun orunderrun the\nFIFO. Underrun and Overrun conditions can bereported intheRMII and Bypass Register (RBR). The\nfollowing table indicates how toprogram theelasticity buffer fifo(in4-bit increments) based onexpected\nmax packet size and clock accuracy. Itassumes both clocks (RMII Reference clock and far-end\nTransmitter clock) have thesame accuracy.\n34 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-3.Supported Packet Sizes at±50ppm ±100ppm ForEach Clock\nRecommended Packet Size Recommended Packet SizeStart Threshold RBR[1:0] Latency Toleranceat±50ppm at±100ppm\n1(4-bits) 2bits 2,400 bytes 1,200 bytes\n2(8-bits) 6bits 7,200 bytes 3,600 bytes\n3(12-bits) 10bits 12,000 bytes 6,000 bytes\n0(16-bits) 14bits 16,800 bytes 8,400 bytes\n6.4.3 802.3 MIISerial Management Interface\n6.4.3.1 Serial Management Register Access\nThe serial management MIIspecification defines asetofthirty-two 16-bit status andcontrol registers that\nareaccessible through themanagement interface pins MDC andMDIO. The DP83848VYB implements all\ntherequired MIIregisters aswell asseveral optional registers. These registers arefully described in\nSection 6.6.1 .Adescription oftheserial management access protocol follows.\n6.4.3.2 Serial Management Access Protocol\nThe serial control interface consists oftwopins, Management Data Clock (MDC) and Management Data\nInput/Output (MDIO). MDC hasamaximum clock rate of25MHz andnominimum rate. The MDIO lineis\nbi-directional and may beshared byupto32devices. The MDIO frame format isshown below in\nTable 6-4.\nTable 6-4.Typical MDIO Frame Format\nMIIManagement Serial Protocol <idle><start><opcode ><device addr ><regaddr ><turnaround ><data><idle>\nRead Operation <idle><01><10><AAAAA ><RRRRR ><Z0><xxxx xxxx xxxx xxxx><idle>\nWrite Operation <idle><01><01><AAAAA ><RRRRR ><10><xxxx xxxx xxxx xxxx><idle>\nThe MDIO pinrequires apullup resistor (1.5 kΩ)which, during IDLE andturnaround, willpullMDIO high.\nInorder toinitialize theMDIO interface, thestation management entity sends asequence of32contiguous\nlogic ones onMDIO toprovide theDP83848VYB with asequence that can beused toestablish\nsynchronization. This preamble may begenerated either bydriving MDIO high for32consecutive MDC\nclock cycles, orbysimply allowing theMDIO pullup resistor topulltheMDIO pinhigh during which time 32\nMDC clock cycles areprovided. Inaddition 32MDC clock cycles should beused tore-sync thedevice if\naninvalid start, opcode, orturnaround bitisdetected.\nThe DP83848VYB waits until ithas received this preamble sequence before responding toany other\ntransaction. Once theDP83848VYB serial management port has been initialized nofurther preamble\nsequencing isrequired until after apower-on/reset, invalid Start, invalid Opcode, orinvalid turnaround bit\nhasoccurred.\nThe Start code isindicated bya<01>pattern. This assures theMDIO linetransitions from thedefault idle\nlinestate.\nTurnaround isdefined asanidlebittime inserted between theRegister Address field and theData field.\nToavoid contention during aread transaction, nodevice shall actively drive theMDIO signal during the\nfirst bitofTurnaround. The addressed DP83848VYB drives theMDIO with azero forthesecond bitof\nturnaround andfollows thiswith therequired data. Figure 6-2shows thetiming relationship between MDC\nand theMDIO asdriven/received bytheStation (STA) and theDP83848VYB (PHY) foratypical register\nread access.\nForwrite transactions, thestation management entity writes data totheaddressed DP83848VYB thus\neliminating therequirement forMDIO Turnaround. The Turnaround time isfilled bythemanagement entity\nbyinserting <10>.Figure 6-3shows thetiming relationship foratypical MIIregister write access.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 35\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 6-2.Typical MDC/MDIO Read Operation\nFigure 6-3.Typical MDC/MDIO Write Operation\n6.4.3.3 Serial Management Preamble Suppression\nThe DP83848VYB supports aPreamble Suppression mode asindicated byaone inbit6oftheBasic\nMode Status Register (BMSR, address 01h.) Ifthestation management entity (forexample, MAC orother\nmanagement controller) determines that allPHYs inthesystem support Preamble Suppression by\nreturning aone inthis bit,then thestation management entity need notgenerate preamble foreach\nmanagement transaction.\nThe DP83848VYB requires asingle initialization sequence of32bits ofpreamble following\nhardware/software reset. This requirement isgenerally met bythemandatory pullup resistor onMDIO in\nconjunction with acontinuous MDC, orthemanagement access made todetermine whether Preamble\nSuppression issupported.\nWhile theDP83848VYB requires aninitial preamble sequence of32bitsformanagement initialization, it\ndoes notrequire afull32-bit sequence between each subsequent transaction. Aminimum ofoneidlebit\nbetween management transactions isrequired asspecified intheIEEE 802.3 specification.\n6.4.4 10MbSerial Network Interface (SNI)\nThe DP83848VYB incorporates a10-Mb Serial Network Interface (SNI) which allows asimple serial data\ninterface for10-Mb only devices. This isalso referred toasa7-wire interface. While there isnodefined\nstandard forthisinterface, itisbased onearly 10-Mb physical layer devices. Data isclocked serially at10\nMHz using separate transmit andreceive paths. The following pins areused inSNImode:\n•TX_CLK\n•TX_EN\n•TXD[0]\n•RX_CLK\n•RXD[0]\n•CRS\n•COL\n6.4.5 PHY Address\nThe 5PHY address inputs pins areshared with theRXD[3:0] pins andCOL pinareshown inTable 6-5.\n36 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-5. PHY Address Mapping\nPin# PHYAD Function RXD Function\n42 PHYAD0 COL\n43 PHYAD1 RXD_0\n44 PHYAD2 RXD_1\n45 PHYAD3 RXD_2\n46 PHYAD4 RXD_3\nThe DP83848VYB canbesettorespond toanyof32possible PHY addresses through strap pins. The\ninformation islatched intothePHYCR register (address 19h, bits[4:0]) atdevice power upandhardware\nreset. The PHY Address pins areshared with theRXD andCOL pins. Each DP83848VYB orport sharing\nanMDIO businasystem must have aunique physical address.\nThe DP83848VYB supports PHY Address strapping values 0(<00000 >)through 31(<11111 >).Strapping\nPHY Address 0puts thepart into Isolate Mode. Itshould also benoted that selecting PHY Address 0\nthrough anMDIO write toPHYCR willnotputthedevice inIsolate Mode. See Section 6.4.5.1 formore\ninformation.\nForfurther detail relating tothelatch-in timing requirements ofthePHY Address pins, aswell astheother\nhardware configuration pins, refer totheReset summary inSection 6.4.7 .\nSince thePHYAD[0] pinhas weak internal pullup resistor and PHYAD[4:1] pins have weak internal\npulldown resistors, thedefault setting forthePHY address is00001 (0x01h).\nRefer toFigure 6-4foranexample ofaPHYAD connection toexternal components. Inthisexample, the\nPHYAD strapping results inaddress 000101 (0x03h).\nFigure 6-4.PHYAD Strapping Example\n6.4.5.1 MIIIsolate Mode\nThe DP83848VYB can beputinto MIIIsolate mode bywriting tobit10oftheBMCR register orby\nstrapping inPhysical Address 0.Itshould benoted that selecting Physical Address 0through anMDIO\nwrite toPHYCR willnotputthedevice intheMIIisolate mode.\nWhen intheMIIisolate mode, theDP83848VYB does notrespond topacket data present atTXD[3:0],\nTX_EN inputs and presents ahigh impedance ontheTX_CLK, RX_CLK, RX_DV, RX_ER, RXD[3:0],\nCOL, and CRS outputs. When inIsolate mode, the DP83848VYB will continue torespond toall\nmanagement transactions.\nWhile inIsolate mode, thePMD output pair willnottransmit packet data butwillcontinue tosource\n100BASE-TX scrambled idles or10BASE-T normal linkpulses.\nThe DP83848VYB canAuto-Negotiate orparallel detect toaspecific technology depending onthereceive\nsignal atthePMD input pair. Avalid linkcanbeestablished forthereceiver even when theDP83848VYB\nisinIsolate mode.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 37\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.4.6 Half Duplex vs.FullDuplex\nThe DP83848VYB supports both halfandfullduplex operation atboth 10Mb/s and100Mb/s speeds.\nHalf-duplex relies ontheCSMA/CD protocol tohandle collisions and network access. InHalf-Duplex\nmode, CRS responds toboth transmit and receive activity inorder tomaintain compliance with theIEEE\n802.3 specification.\nSince theDP83848VYB isdesigned tosupport simultaneous transmit and receive activity itiscapable of\nsupporting full-duplex switched applications with athroughput ofupto200 Mb/s perport when operating\nin100BASE-TX. Because the CSMA/CD protocol does not apply tofull-duplex operation, the\nDP83848VYB disables itsown internal collision sensing andreporting functions andmodifies thebehavior\nofCarrier Sense (CRS) such that itindicates only receive activity. This allows afull-duplex capable MAC\ntooperate properly.\nAllmodes ofoperation (100BASE-TX, and 10BASE-T) can run either half-duplex orfull-duplex.\nAdditionally, other than CRS and Collision reporting, allremaining MIIsignaling remains thesame\nregardless oftheselected duplex mode.\nItisimportant tounderstand that while Auto-Negotiation with theuseofFast Link Pulse code words can\ninterpret andconfigure tofull-duplex operation, parallel detection cannotrecognize thedifference between\nfulland half-duplex from afixed 10Mb/s or100 Mb/s linkpartner over twisted pair. Asspecified inthe\n802.3 specification, ifafar-end linkpartner isconfigured toaforced fullduplex 100BASE-TX ability, the\nparallel detection state machine inthepartner would beunable todetect thefullduplex capability ofthe\nfar-end linkpartner. This linksegment would negotiate toahalfduplex 100BASE-TX configuration (same\nscenario for10Mb/s).\n6.4.7 Reset Operation\nThe DP83848VYB includes aninternal power-on reset (POR) function and does notneed tobeexplicitly\nreset fornormal operation after power up.Ifrequired during normal operation, thedevice canbereset by\nahardware orsoftware reset.\n6.4.7.1 Hardware Reset\nAhardware reset isaccomplished byapplying alowpulse (TTL level), with aduration ofatleast 1µs,to\ntheRESET_N pin.This willreset thedevice such thatallregisters willbereinitialized todefault values and\nthehardware configuration values willbere-latched into thedevice (similar tothepower up/reset\noperation).\n6.4.7.2 Software Reset\nAsoftware reset isaccomplished bysetting thereset bit(bit15)oftheBasic Mode Control Register\n(BMCR). The period from thepoint intime when thereset bitissettothepoint intime when software\nreset hasconcluded isapproximately 1µs.\nAsoftware reset willreset thedevice such that allregisters willbereinitialized todefault values and the\nhardware configuration values willbere-latched into thedevice. Software driver code must wait 3µs\nfollowing asoftware reset before allowing further serial MIIoperations with theDP83848VYB.\n38 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.5 Programming\n6.5.1 Architecture\nThis section describes theoperations within each transceiver module, 100BASE-TX and10BASE-T. Each\noperation consists ofseveral functional blocks anddescribed inthefollowing:\n•100BASE-TX Transmitter\n•100BASE-TX Receiver\n•10BASE-T Transceiver Module\n6.5.1.1 100BASE-TX Transmitter\nThe 100BASE-TX transmitter consists ofseveral functional blocks which convert synchronous 4-bit nibble\ndata, asprovided bytheMII,toascrambled MLT-3 125Mb/s serial data stream. Because the100BASE-\nTXTP-PMD isintegrated, thedifferential output pins, PMD Output Pair, can bedirectly routed tothe\nmagnetics.\nThe block diagram inFigure 6-5.provides anoverview ofeach functional block within the100BASE-TX\ntransmit section.\nThe Transmitter section consists ofthefollowing functional blocks:\n•Code-group Encoder andInjection block\n•Scrambler block (bypass option)\n•NRZ toNRZI encoder block\n•Binary toMLT-3 converter /Common Driver\nThe bypass option forthefunctional blocks within the100BASE-TX transmitter provides flexibility for\napplications where data conversion isnotalways required. The DP83848VYB implements the100BASE-\nTXtransmit state machine diagram asspecified intheIEEE 802.3 Standard, Clause 24.\nFigure 6-5.100BASE-TX Transmit Block Diagram\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 39\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 6-6.4B5B Code-Group Encoding/Decoding\nDATA CODES\n0 11110 0000\n1 01001 0001\n2 10100 0010\n3 10101 0011\n4 01010 0100\n5 01011 0101\n6 01110 0110\n7 01111 0111\n8 10010 1000\n9 10011 1001\nA 10110 1010\nB 10111 1011\nC 11010 1100\nD 11011 1101\nE 11100 1110\nF 11101 1111\nIDLE AND CONTROL CODES\nH 00100 HALT code-group -Error code\nI 11111 Inter-Packet IDLE -0000(1)\nJ 11000 First Start ofPacket -0101(1)\nK 10001 Second Start ofPacket -0101(1)\nT 01101 First End ofPacket -0000(1)\nR 00111 Second End ofPacket -0000(1)\nINVALID CODES\nV 00000\nV 00001\nV 00010\nV 00011\nV 00101\nV 00110\nV 01000\nV 01100\n(1) Control code-groups I,J,K,TandRindata fields willbemapped asinvalid codes, together with RX_ER asserted.\n6.5.1.1.1 Code-group Encoding andInjection\nThe code-group encoder converts 4-bit (4B) nibble data generated bytheMAC into5-bit (5B) code-groups\nfortransmission. This conversion isrequired toallow control data tobecombined with packet data code-\ngroups. Refer toTable 6-6for4Bto5Bcode-group mapping details.\nThe code-group encoder substitutes thefirst 8-bits oftheMAC preamble with aJ/Kcode-group pair\n(11000 10001) upon transmission. The code-group encoder continues toreplace subsequent 4Bpreamble\nand data nibbles with corresponding 5Bcode-groups. Attheend ofthetransmit packet, upon the\ndeassertion ofTransmit Enable signal from theMAC, thecode-group encoder injects theT/Rcode-group\npair(01101 00111) indicating theendoftheframe.\nAfter theT/Rcode-group pair, thecode-group encoder continuously injects IDLEs intothetransmit data\nstream until thenext transmit packet isdetected (reassertion ofTransmit Enable).\n40 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.5.1.1.2 Scrambler\nThe scrambler isrequired tocontrol theradiated emissions atthemedia connector andonthetwisted pair\ncable (for100BASE-TX applications). Byscrambling thedata, thetotal energy launched onto thecable is\nrandomly distributed over awide frequency range. Without thescrambler, energy levels atthePMD and\nonthecable could peak beyond FCC limitations atfrequencies related torepeating 5Bsequences (for\nexample, continuous transmission ofIDLEs).\nThe scrambler isconfigured asaclosed loop linear feedback shift register (LFSR) with an11-bit\npolynomial. The output oftheclosed loop LFSR isX-ORd with theserial NRZ data from thecode-group\nencoder. The result isascrambled data stream with sufficient randomization todecrease radiated\nemissions atcertain frequencies byasmuch as20dB.The DP83848VYB uses thePHY_ID (pins PHYAD\n[4:1]) tosetaunique seed value.\n6.5.1.1.3 NRZ toNRZI Encoder\nAfter thetransmit data stream has been serialized and scrambled, thedata must beNRZI encoded in\norder tocomply with theTP-PMD standard for100BASE-TX transmission over Category-5 Unshielded\ntwisted paircable.\n6.5.1.1.4 Binary toMLT-3 Convertor\nThe Binary toMLT-3 conversion isaccomplished byconverting theserial binary data stream output from\ntheNRZI encoder intotwobinary data streams with alternately phased logic oneevents. These twobinary\nstreams arethen fedtothetwisted pairoutput driver which converts thevoltage tocurrent andalternately\ndrives either side ofthetransmit transformer primary winding, resulting inaMLT-3 signal.\nThe 100BASE-TX MLT-3 signal sourced bythePMD Output Pair common driver isslew rate controlled.\nThis should beconsidered when selecting ACcoupling magnetics toensure TP-PMD Standard compliant\ntransition times (3ns<Tr<5ns).\nThe 100BASE-TX transmit TP-PMD function within theDP83848VYB iscapable ofsourcing only MLT-3\nencoded data. Binary output from thePMD Output Pair isnotpossible in100Mb/s mode.\n6.5.1.2 100BASE-TX Receiver\nThe 100BASE-TX receiver consists ofseveral functional blocks which convert thescrambled MLT-3 125\nMb/s serial data stream tosynchronous 4-bit nibble data that isprovided totheMII. Because the\n100BASE-TX TP-PMD isintegrated, thedifferential input pins, RD±,canbedirectly routed from theAC\ncoupling magnetics.\nSee Figure 6-6forablock diagram ofthe100BASE-TX receive function. This provides anoverview of\neach functional block within the100BASE-TX receive section.\nThe Receive section consists ofthefollowing functional blocks:\n•Analog Front End\n•Digital Signal Processor\n•Signal Detect\n•MLT-3 toBinary Decoder\n•NRZI toNRZ Decoder\n•Serial toParallel\n•Descrambler\n•Code Group Alignment\n•4B/5B Decoder\n•Link Integrity Monitor\n•Bad SSD Detection\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 41\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.5.1.2.1 Analog Front End\nInaddition totheDigital Equalization and Gain Control, theDP83848VYB includes Analog Equalization\nand Gain Control intheAnalog Front End. The Analog Equalization reduces theamount ofDigital\nEqualization required intheDSP.\n6.5.1.2.2 Digital Signal Processor\nThe Digital Signal Processor includes Adaptive Equalization with Gain Control and Base Line Wander\nCompensation.\nFigure 6-6.100BASE-TX Receive Block Diagram\n6.5.1.2.2.1 Digital Adaptive Equalization andGain Control\nWhen transmitting data athigh speeds over copper twisted pair cable, frequency dependent attenuation\nbecomes aconcern. Inhigh-speed twisted pair signalling, thefrequency content ofthetransmitted signal\ncan vary greatly during normal operation based primarily ontherandomness ofthescrambled data\nstream. This variation insignal attenuation caused byfrequency variations must becompensated to\nensure theintegrity ofthetransmission.\n42 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nInorder toensure quality transmission when employing MLT-3 encoding, thecompensation must beable\ntoadapt tovarious cable lengths andcable types depending ontheinstalled environment. The selection of\nlong cable lengths foragiven implementation, requires significant compensation which will over-\ncompensate forshorter, less attenuating lengths. Conversely, theselection ofshort orintermediate cable\nlengths requiring less compensation willcause serious under-compensation forlonger length cables. The\ncompensation orequalization must beadaptive toensure proper conditioning ofthereceived signal\nindependent ofthecable length.\nThe DP83848VYB uses anextremely robust equalization scheme referred as‘Digital Adaptive\nEqualization. ’\nThe Digital Equalizer removes ISI(inter symbol interference) from thereceive data stream bycontinuously\nadapting toprovide afilter with theinverse frequency response ofthechannel. Equalization iscombined\nwith anadaptive gain control stage. This enables thereceive \'eye pattern\' tobeopened sufficiently to\nallow very reliable data recovery.\nThe curves given inFigure 6-8illustrate attenuation atcertain frequencies forgiven cable lengths. This is\nderived from theworst case frequency vs.attenuation figures asspecified intheEIA/TIA Bulletin TSB-36.\nThese curves indicate thesignificant variations insignal attenuation thatmust becompensated forbythe\nreceive adaptive equalization circuit.\nFigure 6-7.EIA/TIA Attenuation vs.Frequency for0,50,100, 130and150Meters ofCAT 5Cable\n6.5.1.2.2.2 Base Line Wander Compensation\nFigure 6-8.100BASE-TX BLW Event\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 43\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nThe DP83848VYB iscompletely ANSI TP-PMD compliant and includes Base Line Wander (BLW)\ncompensation. The BLW compensation block can successfully recover theTP-PMD defined “killer ”\npattern.\nBLW cangenerally bedefined asthechange intheaverage DCcontent, relatively short period over time,\nofanACcoupled digital transmission over agiven transmission medium. (forexample,, copper wire).\nBLW results from theinteraction between thelowfrequency components ofatransmitted bitstream and\nthefrequency response oftheACcoupling component(s) within thetransmission system. Ifthelow\nfrequency content ofthedigital bitstream goes below thelow frequency pole oftheACcoupling\ntransformers then thedroop characteristics ofthetransformers willdominate resulting inpotentially\nserious BLW.\nThe digital oscilloscope plot provided inFigure 6-9illustrates theseverity oftheBLW event that can\ntheoretically begenerated during 100BASE-TX packet transmission. This event consists ofapproximately\n800 mVofDCoffset foraperiod of120 ms.Left uncompensated, events such asthiscancause packet\nloss.\n6.5.1.2.3 Signal Detect\nThe signal detect function oftheDP83848VYB isincorporated tomeet thespecifications mandated bythe\nANSI FDDI TP-PMD Standard aswell astheIEEE 802.3 100BASE-TX Standard forboth voltage\nthresholds andtiming parameters.\nNote that thereception ofnormal 10BASE-T link pulses and fast link pulses perIEEE 802.3 Auto-\nNegotiation bythe100BASE-TX receiver donotcause theDP83848VYB toassert signal detect.\n6.5.1.2.4 MLT-3 toNRZI Decoder\nThe DP83848VYB decodes theMLT-3 information from theDigital Adaptive Equalizer block tobinary\nNRZI data.\n6.5.1.2.5 NRZI toNRZ\nInatypical application, theNRZI toNRZ decoder isrequired inorder topresent NRZ formatted data tothe\ndescrambler.\n6.5.1.2.6 Serial toParallel\nThe 100BASE-TX receiver includes aSerial toParallel converter which supplies 5-bit wide data symbols\ntothePCS Rxstate machine.\n6.5.1.2.7 Descrambler\nAserial descrambler isused tode-scramble thereceived NRZ data. The descrambler hastogenerate an\nidentical data scrambling sequence (N)inorder torecover theoriginal unscrambled data (UD) from the\nscrambled data (SD) asrepresented intheequations:\nSD=(UD⊕N) (1)\nUD=(SD⊕N) (2)\nSynchronization ofthedescrambler totheoriginal scrambling sequence (N)isachieved based onthe\nknowledge that the incoming scrambled data stream consists ofscrambled IDLE data. After the\ndescrambler hasrecognized 12consecutive IDLE code-groups, where anunscrambled IDLE code-group\nin5BNRZ isequal tofiveconsecutive ones (11111), itwillsynchronize tothereceive data stream and\ngenerate unscrambled data intheform ofunaligned 5Bcode-groups.\n44 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nInorder tomaintain synchronization, thedescrambler must continuously monitor thevalidity ofthe\nunscrambled data that itgenerates. Toensure this, alinestate monitor and ahold timer areused to\nconstantly monitor thesynchronization status. Upon synchronization ofthedescrambler thehold timer\nstarts a722-µscountdown. Upon detection ofsufficient IDLE code-groups (58bittimes) within the722- µs\nperiod, thehold timer willreset and begin anew countdown. This monitoring operation willcontinue\nindefinitely given aproperly operating network connection with good signal integrity. Iftheline state\nmonitor does notrecognize sufficient unscrambled IDLE code-groups within the722-µsperiod, theentire\ndescrambler willbeforced outofthecurrent state ofsynchronization and reset inorder tore-acquire\nsynchronization.\n6.5.1.2.8 Code-group Alignment\nThe code-group alignment module operates onunaligned 5-bit data from thedescrambler (or, ifthe\ndescrambler isbypassed, directly from theNRZI/NRZ decoder) andconverts itinto5Bcode-group data (5\nbits). Code-group alignment occurs after theJ/Kcode-group pair isdetected. Once theJ/Kcode-group\npair(11000 10001) isdetected, subsequent data isaligned onafixed boundary.\n6.5.1.2.9 4B/5B Decoder\nThe code-group decoder functions asalook uptable that translates incoming 5Bcode-groups into 4B\nnibbles. The code-group decoder firstdetects theJ/Kcode-group pairpreceded byIDLE code-groups and\nreplaces theJ/Kwith MAC preamble. Specifically, theJ/K10-bit code-group pairisreplaced bythenibble\npair (0101 0101). Allsubsequent 5Bcode-groups areconverted tothecorresponding 4Bnibbles forthe\nduration oftheentire packet. This conversion ceases upon thedetection oftheT/R code-group pair\ndenoting theEnd ofStream Delimiter (ESD) orwith thereception ofaminimum oftwoIDLE code-groups.\n6.5.1.2.10 100BASE-TX Link Integrity Monitor\nThe 100Base TXLink monitor ensures thatavalid andstable linkisestablished before enabling both the\nTransmit andReceive PCS layer.\nSignal detect must bevalid for395µstoallow thelinkmonitor toenter the\'Link Up\'state, andenable the\ntransmit andreceive functions.\n6.5.1.2.11 Bad SSD Detection\nABad Start ofStream Delimiter (Bad SSD) isanytransition from consecutive idlecode-groups tonon-idle\ncode-groups which isnotprefixed bythecode-group pair/J/K.\nIfthiscondition isdetected, theDP83848VYB willassert RX_ER andpresent RXD[3:0] =1110 totheMII\nforthecycles that correspond toreceived 5Bcode-groups until atleast two IDLE code groups are\ndetected. Inaddition, theFalse Carrier Sense Counter register (FCSCR) willbeincremented byone.\nOnce atleast twoIDLE code groups aredetected, RX_ER andCRS become deasserted.\n6.5.1.3 10BASE-T Transceiver Module\nThe 10BASE-T Transceiver Module isIEEE 802.3 compliant. Itincludes thereceiver, transmitter, collision,\nheartbeat, loopback, jabber, andlinkintegrity functions, asdefined inthestandard. Anexternal filter isnot\nrequired onthe10BASE-T interface since thisisintegrated inside theDP83848VYB. This section focuses\nonthegeneral 10BASE-T system level operation.\n6.5.1.3.1 Operational Modes\nThe DP83848VYB hastwobasic 10BASE-T operational modes:\n•Half Duplex mode\n•FullDuplex mode\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 45\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.5.1.3.1.1 Half Duplex Mode\nInHalf Duplex mode theDP83848VYB functions asastandard IEEE 802.3 10BASE-T transceiver\nsupporting theCSMA/CD protocol.\n6.5.1.3.1.2 FullDuplex Mode\nInFull Duplex mode theDP83848VYB iscapable ofsimultaneously transmitting and receiving without\nasserting thecollision signal. The DP83848VYB\'s 10Mb/s ENDEC isdesigned toencode and decode\nsimultaneously.\n6.5.1.3.2 Smart Squelch\nThe smart squelch isresponsible fordetermining when valid data ispresent onthedifferential receive\ninputs. The DP83848VYB implements anintelligent receive squelch toensure that impulse noise onthe\nreceive inputs willnotbemistaken foravalid signal. Smart squelch operation isindependent ofthe\n10BASE-T operational mode.\nThe squelch circuitry employs acombination ofamplitude and timing measurements (asspecified inthe\nIEEE 802.3 10BSE-T standard) todetermine thevalidity ofdata onthetwisted pair inputs (refer to\nFigure 6-9).\nThe signal atthestart ofapacket ischecked bythesmart squelch and any pulses notexceeding the\nsquelch level (either positive ornegative, depending upon polarity) willberejected. Once thisfirstsquelch\nlevel isovercome correctly, theopposite squelch level must then beexceeded within 150 ns.Finally the\nsignal must again exceed theoriginal squelch level within 150 nstoensure that theinput waveform will\nnotberejected. This checking procedure results intheloss oftypically three preamble bits atthe\nbeginning ofeach packet.\nOnly after allthese conditions have been satisfied willacontrol signal begenerated toindicate tothe\nremainder ofthecircuitry thatvalid data ispresent. Atthistime, thesmart squelch circuitry isreset.\nValid data isconsidered tobepresent until thesquelch level has notbeen generated foratime longer\nthan 150 ns,indicating theEnd ofPacket. Once good data has been detected, thesquelch levels are\nreduced tominimize theeffect ofnoise causing premature End ofPacket detection.\nFigure 6-9.10BASE-T Twisted Pair Smart Squelch Operation\n6.5.1.3.3 Collision Detection andSQE\nWhen inHalf Duplex, a10BASE-T collision isdetected when thereceive andtransmit channels areactive\nsimultaneously. Collisions arereported bytheCOL signal ontheMII.Collisions arealso reported when a\njabber condition isdetected.\nThe COL signal remains setfortheduration ofthecollision. IfthePHY isreceiving when acollision is\ndetected itisreported immediately (through theCOL pin).\n46 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nWhen heartbeat isenabled, approximately 1µsafter thetransmission ofeach packet, aSignal Quality\nError (SQE) signal ofapproximately 10-bit times isgenerated toindicate successful transmission. SQE is\nreported asapulse ontheCOL signal oftheMII.\nThe SQE testisinhibited when thePHY issetinfullduplex mode. SQE canalso beinhibited bysetting\ntheHEARTBEAT_DIS bitinthe10BTSCR register.\n6.5.1.3.4 Carrier Sense\nCarrier Sense (CRS) may beasserted due toreceive activity once valid data isdetected through the\nsquelch function.\nFor10Mb/s Half Duplex operation, CRS isasserted during either packet transmission orreception.\nFor10Mb/s FullDuplex operation, CRS isasserted only during receive activity.\nCRS isdeasserted following anendofpacket.\n6.5.1.3.5 Normal Link Pulse Detection/Generation\nThe linkpulse generator produces pulses asdefined intheIEEE 802.3 10BASE-T standard. Each link\npulse isnominally 100nsinduration andtransmitted every 16msintheabsence oftransmit data.\nLink pulses areused tocheck theintegrity oftheconnection with theremote end. Ifvalid linkpulses are\nnotreceived, thelink detector disables the10BASE-T twisted pair transmitter, receiver and collision\ndetection functions.\nWhen thelinkintegrity function isdisabled (FORCE_LINK_10 ofthe10BTSCR register), agood linkis\nforced andthe10BASE-T transceiver willoperate regardless ofthepresence oflinkpulses.\n6.5.1.3.6 Jabber Function\nThe jabber function monitors theDP83848VYB\'s output and disables thetransmitter ifitattempts to\ntransmit apacket oflonger than legal size. Ajabber timer monitors thetransmitter and disables the\ntransmission ifthetransmitter isactive forapproximately 85ms.\nOnce disabled bytheJabber function, thetransmitter stays disabled fortheentire time that theENDEC\nmodule\'s internal transmit enable isasserted. This signal hastobedeasserted forapproximately 500ms\n(the “unjab ”time) before theJabber function re-enables thetransmit outputs.\nThe Jabber function isonly relevant in10BASE-T mode.\n6.5.1.3.7 Automatic Link Polarity Detection andCorrection\nThe DP83848VYB\'s 10BASE-T transceiver module incorporates anautomatic linkpolarity detection circuit.\nWhen three consecutive inverted linkpulses arereceived, badpolarity isreported.\nApolarity reversal can becaused byawiring error ateither end ofthecable, usually attheMain\nDistribution Frame (MDF) orpatch panel inthewiring closet.\nThe badpolarity condition islatched inthe10BTSCR register. The DP83848VYB\'s 10BASE-T transceiver\nmodule corrects forthiserror internally andwillcontinue todecode received data correctly. This eliminates\ntheneed tocorrect thewiring error immediately.\n6.5.1.3.8 Transmit andReceive Filtering\nExternal 10BASE-T filters are not required when using the DP83848VYB, asthe required signal\nconditioning isintegrated intothedevice.\nOnly isolation transformers andimpedance matching resistors arerequired forthe10BASE-T transmit and\nreceive interface. The internal transmit filtering ensures that alltheharmonics inthetransmit signal are\nattenuated byatleast 30dB.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 47\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.5.1.3.9 Transmitter\nThe encoder begins operation when theTransmit Enable input (TX_EN) goes high andconverts NRZ data\ntopre-emphasized Manchester data forthetransceiver. For theduration ofTX_EN, theserialized\nTransmit Data (TXD) isencoded forthetransmit-driver pair(PMD Output Pair). TXD must bevalid onthe\nrising edge ofTransmit Clock (TX_CLK). Transmission ends when TX_EN deasserts. The lasttransition is\nalways positive; itoccurs atthecenter ofthebitcellifthelastbitisaone, orattheendofthebitcellifthe\nlastbitisazero.\n6.5.1.3.10 Receiver\nThe decoder detects theend ofaframe when noadditional mid-bit transitions aredetected. Within one\nandahalfbittimes after thelastbit,carrier sense isdeasserted. Receive clock stays active forfivemore\nbittimes after CRS goes low, tospecify thereceive timings ofthecontroller.\n6.6 Memory\n6.6.1 Register Block\nTable 6-7.Register Map\nOffset\nAccess Tag Description\nHex Decimal\n00h 0 RW BMCR Basic Mode Control Register\n01h 1 RO BMSR Basic Mode Status Register\n02h 2 RO PHYIDR1 PHY Identifier Register #1\n03h 3 RO PHYIDR2 PHY Identifier Register #2\n04h 4 RW ANAR Auto-Negotiation Advertisement Register\n05h 5 RW ANLPAR Auto-Negotiation Link Partner Ability Register (Base Page)\n05h 5 RW ANLPARNP Auto-Negotiation Link Partner Ability Register (Next Page)\n06h 6 RW ANER Auto-Negotiation Expansion Register\n07h 7 RW ANNPTR Auto-Negotiation Next Page TX\n08h-Fh 8-15 RESERVED RESERVED\nExtended Registers\n10h 16 RO PHYSTS PHY Status Register\n11h 17 RW MICR MIIInterrupt Control Register\n12h 18 RW MISR MIIInterrupt Status Register\n13h 19 RW RESERVED RESERVED\n14h 20 RO FCSCR False Carrier Sense Counter Register\n15h 21 RO RECR Receive Error Counter Register\n16h 22 RW PCSR PCS Sub-Layer Configuration andStatus Register\n17h 23 RW RBR RMII andBypass Register\n18h 24 RW LEDCR LED Direct Control Register\n19h 25 RW PHYCR PHY Control Register\n1Ah 26 RW 10BTSCR 10Base-T Status/Control Register\n1Bh 27 RW CDCTRL1 CDTest Control Register andBIST Extensions Register\n1Ch 28 RW RESERVED RESERVED\n1Dh 29 RW EDCR Energy Detect Control Register\n1Eh-1Fh 30-31 RW RESERVED RESERVED\n48 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-8. Register Table\nRegister Name Addr Tag Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nBasic Mode 00h BMCR Reset Loopback Speed Auto-Neg Power Isolate Restart Duplex Collision Reserved Reserved Reserved Reserved Reserved Reserved Reserved\nControl Register Selection Enable Down Auto-Neg Mode Test\nBasic Mode Status 01h BMSR 100Base- 100Base- 100Base- 10Base-T 10Base-T Reserved Reserved Reserved Reserved MF Auto-Neg Remote Auto-Neg Link Jabber Detect Extended\nRegister T4 TXFDX TXHDX Preamble Fault CapabilityFDX HDX Complete Ability StatusSuppress\nPHY Identifier 02h PHYIDR1 OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB OUI MSB\nRegister 1\nPHY Identifier 03h PHYIDR2 OUI LSB OUI LSB OUI LSB OUI LSB OUI LSB OUI LSB VNDR_ VNDR_ VNDR_ VNDR_ VNDR_ VNDR_ MDL_ MDL_ MDL_ MDL_\nRegister 2MDL MDL MDL MDL MDL MDL REV REV REV REV\nAuto-Negotiation 04h ANAR Next Page Reserved Remote Reserved ASM_DIR PAUSE T4 TX_FD TX 10_FD 10 Protocol Protocol Protocol Protocol Protocol\nAdvertisement Ind Fault Selection Selection Selection Selection Selection\nRegister\nAuto-Negotiation 05h ANLPAR Next Page ACK Remote Reserved ASM_DIR PAUSE T4 TX_FD TX 10_FD 10 Protocol Protocol Protocol Protocol Protocol\nLink Partner Ability Ind Fault Selection Selection Selection Selection Selection\nRegister (Base\nPage)\nAuto-Negotiation 05h ANLPARN Next Page ACK Message ACK2 Toggle Code Code Code Code Code Code Code Code Code Code Code\nLink Partner Ability P Ind Page\nRegister (Next\nPage)\nAuto-Negotiation 06h ANER Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved PDF LP_NP_ NP_ PAGE_ LP_AN_\nExpansionABLE ABLE RX ABLERegister\nAuto-Negotiation 07h ANNPTR Next Page Reserved Message ACK2 TOG_TX CODE CODE CODE CODE CODE CODE CODE CODE CODE CODE CODE\nNext Page TX Ind Page\nRegister\nRESERVED 08-0fh Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved\nEXTENDED REGISTERS\nPHY Status 10h PHYSTS Reserved MDIX RxErr Polarity False Signal Descrambl Page MII Remote Jabber Detect Auto-Neg Loopback Duplex Speed Status Link\nRegister mode Latch Status Carrier Detect erLock Interrupt Fault Status StatusReceive Complete StatusSense\nMIIInterrupt 11h MICR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved TINT INTEN INT_OE\nControl Register\nMIIInterrupt Status 12h MISR Reserved ED_INT LINK_INT SPD_INT DUP_INT ANC_INT FHF_INT RHF_INT Reserved ED_INT_E LINK_INT_EN SPED_INT DUP_INT_EN ANC_INT_ FHF_INT_EN RHF_INT_\nandMisc. Control N _EN EN EN\nRegister\nRESERVED 13h Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved\nFalse Carrier 14h FCSCR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved FCSCNT FCSCNT FCSCNT FCSCNT FCSCNT FCSCNT FCSCNT FCSCNT\nSense Counter\nRegister\nReceive Error 15h RECR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved RXERCNT RXERCNT RXERCNT RXERCNT RXERCNT RXERCNT RXERCNT RXERCNT\nCounter Register\nPCS Sub-Layer 16h PCSR Reserved Reserved Reserved Reserved FREE_CLK TQ_EN SD_FORC SD_ DESC_TIM Reserved FORCE_ Reserved Reserved NRZI_ SCRAM_ DE\nConfiguration and E_PMA EOPTION 100_OK BYPASS BYPASS SCRAM_BStatus RegisterYPASS\nRMII andBypass 17h RBR SIM_WRIT Reserved DIS_TX_O RX_PORT RX_PORT TX_SOUR TX_SOUR PMD_LOO SCMII_RX SCMII_TX RMII_MODE RMII_REV RX_OVF_ST RX_UNF_S ELAST_BUF ELAST_BU\nRegister E PT CE CE P 1_0 S TS F\nLED Direct Control 18h LEDCR Reserved Reserved Reserved Reserved Reserved Reserved Reserved LEDACT_R BLINK_FR BLINK_FR DRV_SPDLE DRV_LNKL DRV_ACTLE SPDLED LNKLED ACTLED\nRegister X EQ EQ D ED D\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 49\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 6-8. Register Table (continued)\nRegister Name Addr Tag Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nPHY Control 19h PHYCR MDIX_EN FORCE_M PAUSE_R PAUSE_TX BIST_FE PSR_15 BIST_ BIST_STA BP_STRET LED_ LED_ PHY PHY PHY PHY PHY\nRegister DIX X RT CHSTATUS CNFG[1] CNFG[0] ADDR ADDR ADDR ADDR ADDR\n10Base-T 1Ah 10BT_SER Reserved Reserved Reserved Reserved SQUELCH SQUELCH SQUELCH LOOPBAC LP_DIS FORCE_ Reserved POLARITY Reserved Reserved HEARTBEAT JABBER_D\nStatus/Control IAL K_10_DIS _DIS ISLINK_10Register\nCDTest Control 1Bh CDCTRL1 BIST_ERR BIST_ERR BIST_ERR BIST_ERR BIST_ERR BIST_ERR BIST_ERR BIST_ERR Reserved Reserved BIST_CONT_ CDPattEN_ Reserved 10Meg_Pat CDPattSel CDPattSel\nandBIST OR_COUN OR_COUN OR_COUN OR_COUN OR_COUN OR_COUN OR_COUN OR_COUN MODE 10 t_Gap\nExtensions T T T T T T T T\nRegister\nRESERVED 1Ch Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved\nEnergy Detect 1Dh EDCR ED_EN ED_AUTO ED_AUTO ED_MAN ED_BURS ED_PWR_ ED_ERR_ ED_DATA_ ED_ERR_ ED_ERR_ ED_ERR_CO ED_ERR_ ED_DATA_C ED_DATA_ ED_DATA_C ED_DATA_\nControl Register _UP _DOWN T_DIS STATE MET MET COUNT COUNT UNT COUNT OUNT COUNT OUNT COUNT\nRESERVED 1Eh-1Fh Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved\n50 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.6.1.1 Register Definition\nIntheregister definitions under the‘Default ’heading, thefollowing definitions hold true:\n•RW=ReadWriteaccess\n•SC=Register sets onevent occurrence andSelf-Clears when event ends\n•RW/SC =ReadWriteaccess/ SelfClearing bit\n•RO=ReadOnlyaccess\n•COR =ClearOnRead\n•RO/COR =ReadOnly,ClearOnRead\n•RO/P =ReadOnly,Permanently settoadefault value\n•LL=Latched Lowandheld until read, based upon theoccurrence ofthecorresponding event\n•LH=Latched Highandheld until read, based upon theoccurrence ofthecorresponding event\n6.6.1.1.1 Basic Mode Control Register (BMCR)\nTable 6-9.Basic Mode Control Register (BMCR), address 0x00h\nBit BitName Default Description\n15 RESET 0,RW/SC Reset:\n1=Initiate software Reset /Reset inProcess.\n0=Normal operation.\nThis bit,which isself-clearing, returns avalue ofoneuntil thereset process iscomplete.\nThe configuration isre-strapped.\n14 LOOPBACK 0,RW Loopback:\n1=Loopback enabled.\n0=Normal operation.\nThe loopback function enables MIItransmit data toberouted totheMIIreceive data path.\nSetting thisbitmay cause thedescrambler tolose synchronization andproduce a500µs\n“dead time”before anyvalid data willappear attheMIIreceive outputs.\n13 SPEED SELECTION Strap, RW Speed Select:\nWhen auto-negotiation isdisabled writing tothisbitallows theport speed tobeselected.\n1=100Mb/s.\n0=10Mb/s.\n12 AUTO-NEGOTIATION Strap, RW Auto-Negotiation Enable:\nENABLEStrap controls initial value atreset.\n1=Auto-Negotiation Enabled -bits8and13ofthisregister areignored when thisbitis\nset.\n0=Auto-Negotiation Disabled -bits8and13determine theport speed andduplex mode.\n11 POWER DOWN 0,RW Power Down:\n1=Power down.\n0=Normal operation.\nSetting thisbitpowers down thePHY. Only theregister block isenabled during apower-\ndown condition. This bitisORd with theinput from thePWRDOWN_INT pin.When the\nactive lowPWRDOWN_INT pinisasserted, thisbitwillbeset.\n10 ISOLATE 0,RW Isolate:\n1=Isolates thePort from theMIIwith theexception oftheserial management.\n0=Normal operation.\n9 RESTART 0,RW/SC Restart Auto-Negotiation:\nAUTO-NEGOTIATION1=Restart Auto-Negotiation. Re-initiates theAuto-Negotiation process. IfAuto-\nNegotiation isdisabled (bit12=0),thisbitisignored. This bitisself-clearing andwill\nreturn avalue of1until Auto-Negotiation isinitiated, whereupon itwillself-clear. Operation\noftheAuto-Negotiation process isnotaffected bythemanagement entity clearing thisbit.\n0=Normal operation.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 51\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 6-9.Basic Mode Control Register (BMCR), address 0x00h (continued)\nBit BitName Default Description\n8 DUPLEX MODE Strap, RW Duplex Mode:\nWhen auto-negotiation isdisabled writing tothisbitallows theport Duplex capability tobe\nselected.\n1=FullDuplex operation.\n0=Half Duplex operation.\n7 COLLISION TEST 0,RW Collision Test:\n1=Collision testenabled.\n0=Normal operation.\nWhen set,thisbitwillcause theCOL signal tobeasserted inresponse totheassertion of\nTX_EN within 512-bit times. The COL signal willbedeasserted within 4-bit times in\nresponse tothedeassertion ofTX_EN.\n6:0 RESERVED 0,RO RESERVED: Write ignored, read as0.\n6.6.1.1.2 Basic Mode Status Register (BMSR)\nTable 6-10. Basic Mode Status Register (BMSR), address 0x01h\nBit BitName Default Description\n15 100BASE-T4 0,RO/P 100BASE-T4 Capable:\n0=Device notable toperform 100BASE-T4 mode.\n14 100BASE-TX 1,RO/P 100BASE-TX FullDuplex Capable:\nFULL DUPLEX 1=Device able toperform 100BASE-TX infullduplex mode.\n13 100BASE-TX 1,RO/P 100BASE-TX Half Duplex Capable:\nHALF DUPLEX 1=Device able toperform 100BASE-TX inhalfduplex mode.\n12 10BASE-T 1,RO/P 10BASE-T FullDuplex Capable:\nFULL DUPLEX 1=Device able toperform 10BASE-T infullduplex mode.\n11 10BASE-T 1,RO/P 10BASE-T Half Duplex Capable:\nHALF DUPLEX 1=Device able toperform 10BASE-T inhalfduplex mode.\n10:7 RESERVED 0,RO RESERVED :Write as0,read as0.\n6 MFPREAMBLE 1,RO/P Preamble suppression Capable:\nSUPPRESSION 1=Device able toperform management transaction with preamble suppressed, 32-bits of\npreamble needed only once after reset, invalid opcode orinvalid turnaround.\n0=Normal management operation.\n5 AUTO-NEGOTIATION 0,RO Auto-Negotiation Complete:\nCOMPLETE1=Auto-Negotiation process complete.\n0=Auto-Negotiation process notcomplete.\n4 REMOTE FAULT 0,RO/LH Remote Fault:\n1=Remote Fault condition detected (cleared onread orbyreset). Fault criteria:\nNOTIFICATION from Link Partner ofRemote Fault.\n0=Noremote fault condition detected.\n3 AUTO-NEGOTIATION 1,RO/P Auto Negotiation Ability:\nABILITY1=Device isable toperform Auto-Negotiation.\n0=Device isnotable toperform Auto-Negotiation.\n2 LINK STATUS 0,RO/LL Link Status:\n1=Valid linkestablished (foreither 10or100Mb/s operation).\n0=Link notestablished.\nThe criteria forlinkvalidity isimplementation specific. The occurrence ofalinkfailure\ncondition willcauses theLink Status bittoclear. Once cleared, thisbitmay only besetby\nestablishing agood linkcondition andaread through themanagement interface.\n52 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-10. Basic Mode Status Register (BMSR), address 0x01h (continued)\nBit BitName Default Description\n1 JABBER DETECT 0,RO/LH Jabber Detect: This bitonly hasmeaning in10Mb/s mode.\n1=Jabber condition detected.\n0=NoJabber.\nThis bitisimplemented with alatching function, such thattheoccurrence ofajabber\ncondition causes ittosetuntil itiscleared byaread tothisregister bythemanagement\ninterface orbyareset.\n0 EXTENDED 1,RO/P Extended Capability:\nCAPABILITY1=Extended register capabilities.\n0=Basic register setcapabilities only.\nThe PHY Identifier Registers #1and #2together form aunique identifier fortheDP83848VYB. The\nIdentifier consists ofaconcatenation oftheOrganizationally Unique Identifier (OUI), thevendor\'s model\nnumber and themodel revision number. APHY may return avalue ofzero ineach ofthe32bitsofthe\nPHY Identifier ifdesired. The PHY Identifier isintended tosupport network management. TI\'s IEEE\nassigned OUI is080017h.\n6.6.1.1.3 PHY Identifier Register #1(PHYIDR1)\nTable 6-11. PHY Identifier Register #1(PHYIDR1), address 0x02h\nBit BitName Default Description\n15:0 OUI_MSB <0010 0000 0000 OUIMost Significant Bits: Bits3to18oftheOUI (080017h) arestored inbits15\n0000 >,RO/P to0ofthisregister. The most significant twobitsoftheOUI areignored (the IEEE\nstandard refers tothese asbits1and2).\n6.6.1.1.4 PHY Identifier Register #2(PHYIDR2)\nTable 6-12. PHY Identifier Register #2(PHYIDR2), address 0x03h\nBit BitName Default Description\n15:10 OUI_LSB <0101 11>,RO/P OUILeast Significant Bits:\nBits19to24oftheOUI (080017h) aremapped from bits15to10ofthisregister\nrespectively.\n9:4 VNDR_MDL <001010 >,RO/P Vendor Model Number:\nThe sixbitsofvendor model number aremapped from bits9to4(most significant bitto\nbit9).\n3:0 MDL_REV <0010 >,RO/P Model Revision Number:\nFour bitsofthevendor model revision number aremapped from bits3to0(most\nsignificant bittobit3).This field willbeincremented forallmajor device changes.\n6.6.1.1.5 Auto-Negotiation Advertisement Register (ANAR)\nThis register contains theadvertised abilities ofthisdevice asthey willbetransmitted toitslinkpartner\nduring Auto-Negotiation.\nTable 6-13. Negotiation Advertisement Register (ANAR), address 0x04h\nBit BitName Default Description\n15 NP 0,RW Next Page Indication:\n0=Next Page Transfer notdesired.\n1=Next Page Transfer desired.\n14 RESERVED 0,RO/P RESERVED byIEEE :Writes ignored, Read\nas0.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 53\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 6-13. Negotiation Advertisement Register (ANAR), address 0x04h (continued)\nBit BitName Default Description\n13 RF 0,RW Remote Fault:\n1=Advertises thatthisdevice hasdetected\naRemote Fault.\n0=NoRemote Fault detected.\n12 RESERVED 0,RW RESERVED forFuture IEEE use: Write as\n0,Read as0\n11 ASM_DIR 0,RW Asymmetric PAUSE Support forFull\nDuplex Links:\nThe ASM_DIR bitindicates thatasymmetric\nPAUSE issupported.\nEncoding andresolution ofPAUSE bitsis\ndefined inIEEE 802.3 Annex 28B, Tables\n28B-2 and28B-3, respectively. Pause\nresolution status isreported in\nPHYCR[13:12].\n1=Advertise thattheDTE (MAC) has\nimplemented both theoptional MAC control\nsublayer andthepause function asspecified\ninclause 31andannex 31B of802.3.\n0=NoMAC based fullduplex flow control.\n10 PAUSE 0,RW PAUSE Support forFullDuplex Links:\nThe PAUSE bitindicates thatthedevice is\ncapable ofproviding thesymmetric PAUSE\nfunctions asdefined inAnnex 31B.\nEncoding andresolution ofPAUSE bitsis\ndefined inIEEE 802.3 Annex 28B, Tables\n28B-2 and28B-3, respectively. Pause\nresolution status isreported in\nPHYCR[13:12].\n1=Advertise thattheDTE (MAC) has\nimplemented both theoptional MAC control\nsublayer andthepause function asspecified\ninclause 31andannex 31B of802.3.\n0=NoMAC based fullduplex flow control.\n9 T4 0,RO/P 100BASE-T4 Support:\n1=100BASE-T4 issupported bythelocal\ndevice.\n0=100BASE-T4 notsupported.\n8 TX_FD Strap, RW 100BASE-TX FullDuplex Support:\n1=100BASE-TX FullDuplex issupported\nbythelocal device.\n0=100BASE-TX FullDuplex notsupported.\n7 TX Strap, RW 100BASE-TX Support:\n1=100BASE-TX issupported bythelocal\ndevice.\n0=100BASE-TX notsupported.\n6 10_FD Strap, RW 10BASE-T FullDuplex Support:\n1=10BASE-T FullDuplex issupported by\nthelocal device.\n0=10BASE-T FullDuplex notsupported.\n5 10 Strap, RW 10BASE-T Support:\n1=10BASE-T issupported bythelocal\ndevice.\n0=10BASE-T notsupported.\n54 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-13. Negotiation Advertisement Register (ANAR), address 0x04h (continued)\nBit BitName Default Description\n4:0 SELECTOR <00001 >,RW Protocol Selection Bits:\nThese bitscontain thebinary encoded\nprotocol selector supported bythisport.\n<00001 >indicates thatthisdevice supports\nIEEE 802.3.\n6.6.1.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)\nThis register contains theadvertised abilities oftheLink Partner asreceived during Auto-Negotiation. The\ncontent changes after thesuccessful auto-negotiation ifNext-pages aresupported.\nTable 6-14. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05h\nBit BitName Default Description\n15 NP 0,RO Next Page Indication:\n0=Link Partner does notdesire Next Page Transfer.\n1=Link Partner desires Next Page Transfer.\n14 ACK 0,RO Acknowledge :\n1=Link Partner acknowledges reception oftheability data word.\n0=Notacknowledged.\nThe Auto-Negotiation state machine willautomatically control thethisbitbased onthe\nincoming FLP bursts.\n13 RF 0,RO Remote Fault:\n1=Remote Fault indicated byLink Partner.\n0=NoRemote Fault indicated byLink Partner.\n12 RESERVED 0,RO RESERVED forFuture IEEE use:\nWrite as0,read as0.\n11 ASM_DIR 0,RO ASYMMETRIC PAUSE:\n1=Asymmetric pause issupported bytheLink Partner.\n0=Asymmetric pause isnotsupported bytheLink Partner.\n10 PAUSE 0,RO PAUSE:\n1=Pause function issupported bytheLink Partner.\n0=Pause function isnotsupported bytheLink Partner.\n9 T4 0,RO 100BASE-T4 Support:\n1=100BASE-T4 issupported bytheLink Partner.\n0=100BASE-T4 notsupported bytheLink Partner.\n8 TX_FD 0,RO 100BASE-TX FullDuplex Support:\n1=100BASE-TX FullDuplex issupported bytheLink Partner.\n0=100BASE-TX FullDuplex notsupported bytheLink Partner.\n7 TX 0,RO 100BASE-TX Support:\n1=100BASE-TX issupported bytheLink Partner.\n0=100BASE-TX notsupported bytheLink Partner.\n6 10_FD 0,RO 10BASE-T FullDuplex Support:\n1=10BASE-T FullDuplex issupported bytheLink Partner.\n0=10BASE-T FullDuplex notsupported bytheLink Partner.\n5 10 0,RO 10BASE-T Support:\n1=10BASE-T issupported bytheLink Partner.\n0=10BASE-T notsupported bytheLink Partner.\n4:0 SELECTOR <00000 >,RO Protocol Selection Bits:\nLink Partners binary encoded protocol selector.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 55\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.6.1.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page)\nTable 6-15. Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page), address 0x05h\nBit BitName Default Description\n15 NP 0,RO Next Page Indication:\n1=Link Partner desires Next Page Transfer.\n0=Link Partner does notdesire Next Page Transfer.\n14 ACK 0,RO Acknowledge:\n1=Link Partner acknowledges reception oftheability data word.\n0=Notacknowledged.\nThe Auto-Negotiation state machine willautomatically control thethisbitbased onthe\nincoming FLP bursts. Software should notattempt towrite tothisbit.\n13 MP 0,RO Message Page:\n1=Message Page.\n0=Unformatted Page.\n12 ACK2 0,RO Acknowledge 2:\n1=Link Partner does have theability tocomply tonext page message.\n0=Link Partner does nothave theability tocomply tonext page message.\n11 TOGGLE 0,RO Toggle:\n1=Previous value ofthetransmitted Link Code word equaled 0.\n0=Previous value ofthetransmitted Link Code word equaled 1.\n10:0 CODE <0000000 0000 >,Code:\nROThis field represents thecode field ofthenext page transmission. IftheMPbitisset\n(bit13ofthisregister), then thecode shall beinterpreted asaMessage Page, as\ndefined inannex 28C ofClause 28.Otherwise, thecode shall beinterpreted asan\nUnformatted Page, andtheinterpretation isapplication specific.\n56 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.6.1.1.8 Auto-Negotiate Expansion Register (ANER)\nThis register contains additional Local Device andLink Partner status information.\nTable 6-16. Auto-Negotiate Expansion Register (ANER), address 0x06h\nBit BitName Default Description\n15:5 RESERVED 0,RO RESERVED :Writes ignored, Read as0.\n4 PDF 0,RO Parallel Detection Fault:\n1=Afault hasbeen detected through theParallel Detection function.\n0=Afault hasnotbeen detected.\n3 LP_NP_ABLE 0,RO Link Partner Next Page Able:\n1=Link Partner does support Next Page.\n0=Link Partner does notsupport Next Page.\n2 NP_ABLE 1,RO/P Next Page Able:\n1=Indicates local device isable tosend additional Next Pages.\n1 PAGE_RX 0,RO/COR Link Code Word Page Received:\n1=Link Code Word hasbeen received, cleared onaread.\n0=Link Code Word hasnotbeen received.\n0 LP_AN_ABLE 0,RO Link Partner Auto-Negotiation Able:\n1=indicates thattheLink Partner supports Auto-Negotiation.\n0=indicates thattheLink Partner does notsupport Auto-Negotiation.\n6.6.1.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR)\nThis register contains thenext page information sent bythis device toitsLink Partner during Auto-\nNegotiation.\nTable 6-17. Auto-Negotiation Next Page Transmit Register (ANNPTR), address 0x07h\nBit BitName Default Description\n15 NP 0,RW Next Page Indication:\n0=Noother Next Page Transfer desired.\n1=Another Next Page desired.\n14 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n13 MP 1,RW Message Page:\n1=Message Page.\n0=Unformatted Page.\n12 ACK2 0,RW Acknowledge2:\n1=Willcomply with message.\n0=Cannot comply with message.\nAcknowledge2 isused bythenext page function toindicate thatLocal Device has\ntheability tocomply with themessage received.\n11 TOG_TX 0,RO Toggle:\n1=Value oftoggle bitinpreviously transmitted Link Code Word was 0.\n0=Value oftoggle bitinpreviously transmitted Link Code Word was 1.\nToggle isused bytheArbitration function within Auto-Negotiation toensure\nsynchronization with theLink Partner during Next Page exchange. This bitshall\nalways take theopposite value oftheToggle bitinthepreviously exchanged Link\nCode Word.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 57\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 6-17. Auto-Negotiation Next Page Transmit Register (ANNPTR), address 0x07h (continued)\nBit BitName Default Description\n10:0 CODE <0000000 0001 >,RW Code:\nThis field represents thecode field ofthenext page transmission. IftheMPbitis\nset(bit13ofthisregister), then thecode shall beinterpreted asa"Message\nPage ”,asdefined inannex 28C ofIEEE 802.3. Otherwise, thecode shall be\ninterpreted asan"Unformatted Page ”,andtheinterpretation isapplication\nspecific.\nThe default value oftheCODE represents aNull Page asdefined inAnnex 28C\nofIEEE 802.3.\n6.6.1.2 Extended Registers\n6.6.1.2.1 PHY Status Register (PHYSTS)\nThis register provides asingle location within theregister setforquick access tocommonly accessed\ninformation.\nTable 6-18. PHY Status Register (PHYSTS), address 10h\nBit BitName Default Description\n15 RESERVED 0,RO RESERVED: Write ignored, read as0.\n14 MDIX MODE 0,RO MDIX mode asreported bytheAuto-Negotiation logic:\nThis bitwillbeaffected bythesettings oftheMDIX_EN andFORCE_MDIX bits\ninthePHYCR register. When MDIX isenabled, butnotforced, thisbitwill\nupdate dynamically astheAuto-MDIX algorithm swaps between MDI andMDIX\nconfigurations.\n1=MDI pairs swapped\n(Receive onTPTD pair, Transmit onTPRD pair)\n0=MDI pairs normal\n(Receive onTRD pair, Transmit onTPTD pair)\n13 RECEIVE ERROR 0,RO/LH Receive Error Latch:\nLATCHThis bitwillbecleared upon aread oftheRECR register.\n1=Receive error event hasoccurred since lastread ofRXERCNT (address\n15h, Page 0).\n0=Noreceive error event hasoccurred.\n12 POLARITY STATUS 0,RO Polarity Status:\nThis bitisaduplication ofbit4inthe10BTSCR register. This bitwillbecleared\nupon aread ofthe10BTSCR register, butnotupon aread ofthePHYSTS\nregister.\n1=Inverted Polarity detected.\n0=Correct Polarity detected.\n11 FALSE CARRIER SENSE 0,RO/LH False Carrier Sense Latch:\nLATCHThis bitwillbecleared upon aread oftheFCSR register.\n1=False Carrier event hasoccurred since lastread ofFCSCR (address 14h).\n0=NoFalse Carrier event hasoccurred.\n10 SIGNAL DETECT 0,RO/LL 100Base-TX qualified Signal Detect from PMA:\nThis istheSDthatgoes intothelinkmonitor. ItistheAND ofrawSDand\ndescrambler lock, when address 16h, bit8(page 0)isset.When thisbitis\ncleared, itwillbeequivalent totherawSDfrom thePMD.\n9 DESCRAMBLER LOCK 0,RO/LL 100Base-TX Descrambler Lock from PMD.\n58 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-18. PHY Status Register (PHYSTS), address 10h(continued)\nBit BitName Default Description\n8 PAGE RECEIVED 0,RO Link Code Word Page Received:\nThis isaduplicate ofthePage Received bitintheANER register, butthisbit\nwillnotbecleared upon aread ofthePHYSTS register.\n1=Anew Link Code Word Page hasbeen received. Cleared onread ofthe\nANER (address 06h, bit1).\n0=Link Code Word Page hasnotbeen received.\n7 MIIINTERRUPT 0,RO MIIInterrupt Pending:\n1=Indicates thataninternal interrupt ispending. Interrupt source canbe\ndetermined byreading theMISR Register (12h). Reading theMISR willclear\ntheInterrupt.\n0=Nointerrupt pending.\n6 REMOTE FAULT 0,RO Remote Fault:\n1=Remote Fault condition detected (cleared onread ofBMSR (address 01h)\nregister orbyreset). Fault criteria: notification from Link Partner ofRemote\nFault through Auto-Negotiation.\n0=Noremote fault condition detected.\n5 JABBER DETECT 0,RO Jabber Detect: This bitonly hasmeaning in10Mb/s mode.\nThis bitisaduplicate oftheJabber Detect bitintheBMSR register, except that\nitisnotcleared upon aread ofthePHYSTS register.\n1=Jabber condition detected.\n0=NoJabber.\n4 AUTO-NEG COMPLETE 0,RO Auto-Negotiation Complete:\n1=Auto-Negotiation complete.\n0=Auto-Negotiation notcomplete.\n3 LOOPBACK STATUS 0,RO Loopback:\n1=Loopback enabled.\n0=Normal operation.\n2 DUPLEX STATUS 0,RO Duplex:\nThis bitindicates duplex status andisdetermined from Auto-Negotiation or\nForced Modes.\n1=Fullduplex mode.\n0=Half duplex mode.(1)\n1 SPEED STATUS 0,RO Speed10:\nThis bitindicates thestatus ofthespeed andisdetermined from Auto-\nNegotiation orForced Modes.\n1=10Mb/s mode.\n0=100Mb/s mode.(1)\n0 LINK STATUS 0,RO Link Status:\nThis bitisaduplicate oftheLink Status bitintheBMSR register, except thatit\nwillnotbecleared upon aread ofthePHYSTS register.\n1=Valid linkestablished (foreither 10or100Mb/s operation).\n0=Link notestablished.\n(1) Note: This bitisonly valid ifAuto-Negotiation isenabled andcomplete andthere isavalid linkorifAuto-Negotiation isdisabled and\nthere isavalid link.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 59\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.6.1.2.2 MIIInterrupt Control Register (MICR)\nThis register implements theMIIInterrupt PHY Specific Control register. Sources forinterrupt generation\ninclude: Energy Detect State Change, Link State Change, Speed Status Change, Duplex Status Change,\nAuto-Negotiation Complete oranyofthecounters becoming half-full. The individual interrupt events must\nbeenabled bysetting bitsintheMIIInterrupt Status andEvent Control Register (MISR).\nTable 6-19. MIIInterrupt Control Register (MICR), address 0x11h\nBit BitName Default Description\n15:3 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n2 TINT 0,RW Test Interrupt:\nForces thePHY togenerate aninterrupt tofacilitate interrupt testing. Interrupts will\ncontinue tobegenerated aslong asthisbitremains set.\n1=Generate aninterrupt.\n0=Donotgenerate interrupt.\n1 INTEN 0,RW Interrupt Enable:\nEnable interrupt dependent ontheevent enables intheMISR register.\n1=Enable event based interrupts.\n0=Disable event based interrupts.\n0 INT_OE 0,RW Interrupt Output Enable:\nEnable interrupt events tosignal through thePWRDOWN_INT pinbyconfiguring\nthePWRDOWN_INT pinasanoutput.\n1=PWRDOWN_INT isanInterrupt Output.\n0=PWRDOWN_INT isaPower Down Input.\n6.6.1.2.3 MIIInterrupt Status andMisc. Control Register (MISR)\nThis register contains event status and enables fortheinterrupt function. Ifanevent hasoccurred since\nthelastread ofthisregister, thecorresponding status bitwillbeset.Ifthecorresponding enable bitinthe\nregister isset,aninterrupt willbegenerated iftheevent occurs. The MICR register controls must also be\nsettoallow interrupts. The status indications inthisregister willbeseteven iftheinterrupt isnotenabled.\nTable 6-20. MIIInterrupt Status andMisc. Control Register (MISR), address 0x12h\nBit BitName Default Description\n15 Reserved 0,RO/COR Link Quality interrupt:\n1=Link Quality interrupt ispending andiscleared bythecurrent read.\n0=NoLink Quality interrupt pending.\n14 ED_INT 0,RO/COR Energy Detect interrupt:\n1=Energy detect interrupt ispending andiscleared bythecurrent read.\n0=Noenergy detect interrupt pending.\n13 LINK_INT 0,RO/COR Change ofLink Status interrupt:\n1=Change oflinkstatus interrupt ispending andiscleared bythecurrent read.\n0=Nochange oflinkstatus interrupt pending.\n12 SPD_INT 0,RO/COR Change ofspeed status interrupt:\n1=Speed status change interrupt ispending andiscleared bythecurrent read.\n0=Nospeed status change interrupt pending.\n11 DUP_INT 0,RO/COR Change ofduplex status interrupt:\n1=Duplex status change interrupt ispending andiscleared bythecurrent read.\n0=Noduplex status change interrupt pending.\n60 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-20. MIIInterrupt Status andMisc. Control Register (MISR), address 0x12h (continued)\nBit BitName Default Description\n10 ANC_INT 0,RO/COR Auto-Negotiation Complete interrupt:\n1=Auto-negotiation complete interrupt ispending and iscleared bythecurrent\nread.\n0=NoAuto-negotiation complete interrupt pending.\n9 FHF_INT 0,RO/COR False Carrier Counter half-full interrupt:\n1=False carrier counter half-full interrupt ispending andiscleared bythecurrent\nread.\n0=Nofalse carrier counter half-full interrupt pending.\n8 RHF_INT 0,RO/COR Receive Error Counter half-full interrupt:\n1=Receive error counter half-full interrupt ispending andiscleared bythecurrent\nread.\n0=Noreceive error carrier counter half-full interrupt pending.\n7 Reserved 0,RW Enable Interrupt onLink Quality Monitor event.\n6 ED_INT_EN 0,RW Enable Interrupt onenergy detect event.\n5 LINK_INT_EN 0,RW Enable Interrupt onchange oflinkstatus.\n4 SPD_INT_EN 0,RW Enable Interrupt onchange ofspeed status.\n3 DUP_INT_EN 0,RW Enable Interrupt onchange ofduplex status.\n2 ANC_INT_EN 0,RW Enable Interrupt onAuto-negotiation complete event.\n1 FHF_INT_EN 0,RW Enable Interrupt onFalse Carrier Counter Register half-full event.\n0 RHF_INT_EN 0,RW Enable Interrupt onReceive Error Counter Register half-full event.\n6.6.1.2.4 False Carrier Sense Counter Register (FCSCR)\nThis counter provides information required toimplement the“False Carriers ”attribute within theMAU\nmanaged object class ofClause 30oftheIEEE 802.3 specification.\nTable 6-21. False Carrier Sense Counter Register (FCSCR), address 0x14h\nBit BitName Default Description\n15:8 RESERVED 0,RO RESERVED: Writes ignored, read as0\n7:0 FCSCNT[7:0] 0,RO/COR False Carrier Event Counter:\nThis 8-bit counter increments onevery false carrier event. This counter sticks when\nitreaches itsmax count (FFh).\n6.6.1.2.5 Receiver Error Counter Register (RECR)\nThis counter provides information required toimplement the“Symbol Error During Carrier ”attribute within\nthePHY managed object class ofClause 30oftheIEEE 802.3 specification.\nTable 6-22. Receiver Error Counter Register (RECR), address 0x15h\nBit BitName Default Description\n15:8 RESERVED 0,RO RESERVED :Writes ignored, read as0.\n7:0 RXERCNT[7:0] 0,RO/COR RX_ER Counter:\nWhen avalid carrier ispresent andthere isatleast oneoccurrence ofaninvalid\ndata symbol, this8-bit counter increments foreach receive error detected. This\nevent canincrement only once pervalid carrier event. Ifacollision ispresent, the\nattribute willnotincrement. The counter sticks when itreaches itsmax count.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 61\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.6.1.2.6 100Mb/s PCS Configuration andStatus Register (PCSR)\nThis register contains control andstatus information forthe100BASE Physical Coding Sublayer.\nTable 6-23. 100Mb/s PCS Configuration andStatus Register (PCSR), address 0x16h\nBit BitName Default Description\n15:13 RESERVED <00>,RO RESERVED: Writes ignored, read as0.\n12 RESERVED 0 RESERVED: Must bezero.\n11 FREE_CLK 0,RW Receive Clock:\n10 TQ_EN 0,RW 100Mbs True Quiet Mode Enable:\n1=Transmit True Quiet Mode.\n0=Normal Transmit Mode.\n9 SDFORCE PMA 0,RW Signal Detect Force PMA:\n1=Forces Signal Detection inPMA.\n0=Normal SDoperation.\n8 SD_OPTION 1,RW Signal Detect Option:\n1=Default operation. Link willbeasserted following detection ofvalid signal level\nandDescrambler Lock. Link willbemaintained aslong assignal level isvalid. Aloss\nofDescrambler Lock willnotcause Link Status todrop.\n0=Modified signal detect algorithm. Link willbeasserted following detection ofvalid\nsignal level andDescrambler Lock. Link willbemaintained aslong assignal level is\nvalid andDescrambler remains locked.\n7 DESC_TIME 0,RW Descrambler Timeout:\nIncrease thedescrambler timeout. When setthisshould allow thedevice toreceive\nlarger packets (>9kbytes) without loss ofsynchronization.\n1=2ms.\n0=722us (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e).\n6 RESERVED 0 RESERVED: Must bezero.\n5 FORCE_100_OK 0,RW Force 100Mb/s Good Link:\n1=Forces 100Mb/s Good Link.\n0=Normal 100Mb/s operation.\n4 RESERVED 0 RESERVED: Must bezero.\n3 RESERVED 0 RESERVED: Must bezero.\n2 NRZI_BYPASS 0,RW NRZI Bypass Enable:\n1=NRZI Bypass Enabled.\n0=NRZI Bypass Disabled.\n1 RESERVED 0 RESERVED: Must bezero.\n0 RESERVED 0 RESERVED: Must bezero.\n62 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.6.1.2.7 RMII andBypass Register (RBR)\nThis register configures theRMII Mode ofoperation. When RMII mode isdisabled, theRMII functionality is\nbypassed.\nTable 6-24. RMII andBypass Register (RBR), addresses 0x17h\nBit BitName Default Description\n15:6 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n5 RMII_MODE Strap, RW Reduced MIIMode:\n0=Standard MIIMode.\n1=Reduced MIIMode.\n4 RMII_REV1_0 0,RW Reduced MIIRevision 1.0:\n0=(RMII revision 1.2) CRS_DV willtoggle attheendofapacket toindicate\ndeassertion ofCRS.\n1=(RMII revision 1.0) CRS_DV willremain asserted until final data istransferred.\nCRS_DV willnottoggle attheendofapacket.\n3 RX_OVF_STS 0,RO RXFIFO Over Flow Status:\n0=Normal.\n1=Overflow detected.\n2 RX_UNF_STS 0,RO RXFIFO Under Flow Status:\n0=Normal.\n1=Underflow detected.\n1:0 ELAST_BUF[1:0] 01,RW Receive Elasticity Buffer:\nThis field controls theReceive Elasticity Buffer which allows forfrequency variation\ntolerance between the50MHz RMII clock and therecovered data. The following\nvalues indicate thetolerance inbits forasingle packet. The minimum setting\nallows forstandard Ethernet frame sizes at±50ppm accuracy forboth RMII and\nReceive clocks. Forgreater frequency tolerance thepacket lengths may bescaled\n(forexample, for±100ppm, thepacket lenths need tobedivided by2).\n00=14bittolerance (upto16800 byte packets)\n01=2bittolerance (upto2400 byte packets)\n10=6bittolerance (upto7200 byte packets)\n11=10bittolerance (upto12000 byte packets)\n6.6.1.2.8 LED Direct Control Register (LEDCR)\nThis register provides theability todirectly control anyorallLED outputs. Itdoes notprovide read access\ntoLEDs.\nTable 6-25. LED Direct Control Register (LEDCR), address 0x18h\nBit BitName Default Description\n15:6 RESERVED 0,RO RESERVED :Writes ignored, read as0.\n5 DRV_SPDLED 0,RW 1=Drive value ofSPDLED bitonto LED_SPEED output.\n0=Normal operation.\n4 DRV_LNKLED 0,RW 1=Drive value ofLNKLED bitonto LED_LINK output.\n0=Normal operation.\n3 DRV_ACTLED 0,RW 1=Drive value ofACTLED bitonto LED_ACT/LED_COL output.\n0=Normal operation.\n2 SPDLED 0,RW Value toforce onLED_SPEED output.\n1 LNKLED 0,RW Value toforce onLED_LINK output.\n0 ACTLED 0,RW Value toforce onLED_ACT/LED_COL output.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 63\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n6.6.1.2.9 PHY Control Register (PHYCR)\nThis register provides control forPhy functions such asMDIX, BIST, LED configuration, andPhy address.\nItalso provides Pause Negotiation status.\nTable 6-26. PHY Control Register (PHYCR), address 0x19h\nBit BitName Default Description\n15 MDIX_EN Strap, RW Auto-MDIX Enable:\n1=Enable Auto-neg Auto-MDIX capability.\n0=Disable Auto-neg Auto-MDIX capability.\nThe Auto-MDIX algorithm requires thattheAuto-Negotiation Enable bitintheBMCR\nregister tobeset.IfAuto-Negotiation isnotenabled, Auto-MDIX should bedisabled\naswell.\n14 FORCE_MDIX 0,RW Force MDIX :\n1=Force MDI pairs tocross.\n(Receive onTPTD pair, Transmit onTPRD pair)\n0=Normal operation.\n13 PAUSE_RX 0,RO Pause Receive Negotiated:\nIndicates thatpause receive should beenabled intheMAC. Based onANAR[11:10]\nandANLPAR[11:10] settings.\nThis function shall beenabled according toIEEE 802.3 Annex 28B Table 28B-3,\n“Pause Resolution ”,only iftheAuto-Negotiated Highest Common Denominator isa\nfullduplex technology.\n12 PAUSE_TX 0,RO Pause Transmit Negotiated:\nIndicates thatpause transmit should beenabled intheMAC. Based onANAR[11:10]\nandANLPAR[11:10] settings.\nThis function shall beenabled according toIEEE 802.3 Annex 28B Table 28B-3,\nPause Resolution, only iftheAuto-Negotiated Highest Common Denominator isa\nfullduplex technology.\n11 BIST_FE 0,RW/SC BIST Force Error:\n1=Force BIST Error.\n0=Normal operation.\nThis bitforces asingle error, andisselfclearing.\n10 PSR_15 0,RW BIST Sequence select:\n1=PSR15 selected.\n0=PSR9 selected.\n9 BIST_STATUS 0,LL/RO BIST Test Status:\n1=BIST pass.\n0=BIST fail.Latched, cleared when BIST isstopped.\nForacount number ofBIST errors, seetheBIST Error Count inthe\nSection 6.6.1.2.11 .\n8 BIST_START 0,RW BIST Start:\n1=BIST start.\n0=BIST stop.\n7 BP_STRETCH 0,RW Bypass LED Stretching:\nThis willbypass theLED stretching andtheLEDs willreflect theinternal value.\n1=Bypass LED stretching.\n0=Normal operation.\n64 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nTable 6-26. PHY Control Register (PHYCR), address 0x19h (continued)\nBit BitName Default Description\n6 LED_CNFG[1] 0,RW LED Configuration\n5 LED_CNFG[0] Strap, RWLED_CNFG[1] LED_CNFG[0] Mode Description\nDon\'t care 1 Mode 1\n0 0 Mode 2\n1 0 Mode 3\nInMode 1,LEDs areconfigured asfollows:\nLED_LINK =ONforGood Link, OFF forNoLink\nLED_SPEED =ONin100Mb/s, OFF in10Mb/s\nLED_ACT/LED_COL =ONforActivity, OFF forNoActivity\nInMode 2,LEDs areconfigured asfollows:\nLED_LINK =ONforgood Link, BLINK forActivity\nLED_SPEED =ONin100Mb/s, OFF in10Mb/s\nLED_ACT/LED_COL =ONforCollision, OFF forNoCollision\nFullDuplex, OFF forHalf Duplex\nInMode 3,LEDs areconfigured asfollows:\nLED_LINK =ONforGood Link, BLINK forActivity\nLED_SPEED =ONin100Mb/s, OFF in10Mb/s\nLED_ACT/LED_COL =ONforFullDuplex, OFF forHalf Duplex\n4:0 PHYADDR[4:0] Strap, RW PHY Address: PHY address forport.\n6.6.1.2.10 10Base-T Status/Control Register (10BTSCR)\nThis register isused forcontrol andstatus for10BASE-T device operation.\nTable 6-27. 10Base-T Status/Control Register (10BTSCR), address 1Ah\nBit BitName Default Description\n15 10BT_SERIAL Strap, RW 10Base-T Serial Mode (SNI)\n1=Enables 10Base-T Serial Mode.\n0=Normal Operation.\nPlaces 10Mb/s transmit andreceive functions inSerial Network Interface (SNI)\nMode ofoperation. Has noeffect on100Mb/s operation.\n14:1 RESERVED 0,RW RESERVED: Must bezero.\n2\n11:9 SQUELCH 100, RW Squelch Configuration:\nUsed tosettheSquelch ONthreshold forthereceiver.\nDefault Squelch ONis330mV peak.\n8 LOOPBACK_10_DIS 0,RW 10Base-T Loopback Disable:\nInhalf-duplex mode, default 10BASE-T operation loops Transmit data tothe\nReceive data inaddition totransmitting thedata onthephysical medium. This is\nforconsistency with earlier 10BASE2 and10BASE5 implementations which used\nashared medium. Setting thisbitdisables theloopback function.\nThis bitdoes notaffect loopback duetosetting BMCR[14].\n7 LP_DIS 0,RW Normal Link Pulse Disable:\n1=Transmission ofNLPs isdisabled.\n0=Transmission ofNLPs isenabled.\n6 FORCE_LINK_10 0,RW Force 10Mb Good Link:\n1=Forced Good 10Mb Link.\n0=Normal Link Status.\n5 RESERVED 0,RW RESERVED: Must bezero.\n4 POLARITY RO/LH 10Mb Polarity Status:\nThis bitisaduplication ofbit12inthePHYSTS register. Both bitswillbecleared\nupon aread of10BTSCR register, butnotupon aread ofthePHYSTS register.\n1=Inverted Polarity detected.\n0=Correct Polarity detected.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 65\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 6-27. 10Base-T Status/Control Register (10BTSCR), address 1Ah (continued)\nBit BitName Default Description\n3 RESERVED 0,RW RESERVED: Must bezero.\n2 RESERVED 1,RW RESERVED: Must besettoone.\n1 HEARTBEAT_DIS 0,RW Heartbeat Disable: This bitonly hasinfluence inhalf-duplex 10Mb mode.\n1=Heartbeat function disabled.\n0=Heartbeat function enabled.\nWhen thedevice isoperating at100Mb orconfigured forfullduplex\noperation, thisbitwillbeignored -theheartbeat function isdisabled.\n0 JABBER_DIS 0,RW Jabber Disable:\nApplicable only in10BASE-T.\n1=Jabber function disabled.\n0=Jabber function enabled.\n6.6.1.2.11 CDTest andBIST Extensions Register (CDCTRL1)\nThis register controls test modes forthe10BASE-T Common Driver. Inaddition itcontains extended\ncontrol andstatus forthepacket BIST function.\nTable 6-28. CDTest andBIST Extensions Register (CDCTRL1), address 0x1Bh\nBit BitName Default Description\n15:8 BIST_ERROR_COUNT 0,RO BIST ERROR Counter:\nCounts number oferrored data nibbles during Packet BIST. This value\nwillreset when Packet BIST isrestarted. The counter sticks when it\nreaches itsmax count.\n7:6 RESERVED 0,RW RESERVED: Must bezero.\n5 BIST_CONT_MODE 0,RW Packet BIST Continuous Mode:\nAllows continuous pseudo random data transmission without anybreak\nintransmission. This canbeused fortransmit VOD testing. This isused\ninconjunction with theBIST controls inthePHYCR Register (19h). For\n10Mb operation, jabber function must bedisabled, bit0ofthe10BTSCR\n(1Ah), JABBER_DIS =1.\n4 CDPATTEN_10 0,RW CDPattern Enable for10Mb:\n1=Enabled.\n0=Disabled.\n3 RESERVED 0,RW RESERVED: Must bezero.\n2 10MEG_PATT_GAP 0,RW Defines gapbetween data orNLP testsequences:\n1=15µs.\n0=10µs.\n1:0 CDPATTSEL[1:0] 00,RW CDPattern Select[1:0]:\nIfCDPATTEN_10 =1:\n00=Data, EOP0 sequence.\n01=Data, EOP1 sequence.\n10=NLPs.\n11=Constant Manchester 1s(10MHz sine wave) forharmonic distortion\ntesting.\n66 Detailed Description Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n6.6.1.2.12 Energy Detect Control (EDCR)\nThis register provides control andstatus fortheEnergy Detect function.\nTable 6-29. Energy Detect Control (EDCR), address 0x1Dh\nBit BitName Default Description\n15 ED_EN 0,RW Energy Detect Enable:\nAllow Energy Detect Mode.\nWhen Energy Detect isenabled andAuto-Negotiation isdisabled through\ntheBMCR register, Auto-MDIX should bedisabled through thePHYCR\nregister.\n14 ED_AUTO_UP 1,RW Energy Detect Automatic Power Up:\nAutomatically begin power-up sequence when Energy Detect Data\nThreshold value (EDCR[3:0]) isreached. Alternatively, device could be\npowered upmanually using theED_MAN bit(ECDR[12]).\n13 ED_AUTO_DOWN 1,RW Energy Detect Automatic Power Down:\nAutomatically begin power-down sequence when noenergy isdetected.\nAlternatively, device could bepowered down using theED_MAN bit\n(EDCR[12]).\n12 ED_MAN 0,RW/SC Energy Detect Manual Power Up/Down:\nBegin power-up/down sequence when thisbitisasserted. When set,the\nEnergy Detect algorithm willinitiate achange ofEnergy Detect state\nregardless ofthreshold (error ordata) andtimer values. Inmanaged\napplications, thisbitcanbesetafter clearing theEnergy Detect interrupt\ntocontrol thetiming ofchanging thepower state.\n11 ED_BURST_DIS 0,RW Energy Detect Burst Disable:\nDisable bursting ofenergy detect data pulses. Bydefault, Energy Detect\n(ED) transmits aburst of4EDdata pulses each time theCDispowered\nup.When bursting isdisabled, only asingle EDdata pulse willbesend\neach time theCDispowered up.\n10 ED_PWR_STATE 0,RO Energy Detect Power State:\nIndicates current Energy Detect Power state. When set,Energy Detect is\ninthepowered upstate. When cleared, Energy Detect isinthepowered\ndown state. This bitisinvalid when Energy Detect isnotenabled.\n9 ED_ERR_MET 0,RO/COR Energy Detect Error Threshold Met:\nNoaction isautomatically taken upon receipt oferror events. This bitis\ninformational only andwould becleared onaread.\n8 ED_DATA_MET 0,RO/COR Energy Detect Data Threshold Met:\nThe number ofdata events thatoccurred metorsurpassed theEnergy\nDetect Data Threshold. This bitiscleared onaread.\n7:4 ED_ERR_COUNT 0001, RW Energy Detect Error Threshold:\nThreshold todetermine thenumber ofenergy detect error events that\nshould cause thedevice totake action. Intended toallow averaging of\nnoise thatmay beontheline. Counter willreset after approximately 2\nseconds without anyenergy detect data events.\n3:0 ED_DATA_COUNT 0001, RW Energy Detect Data Threshold:\nThreshold todetermine thenumber ofenergy detect events thatshould\ncause thedevice totake actions. Intended toallow averaging ofnoise\nthatmay beontheline. Counter willreset after approximately 2seconds\nwithout anyenergy detect data events.\nCopyright ©2007 –2015, Texas Instruments Incorporated Detailed Description 67\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n7Application, Implementation, andLayout\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n7.1 Application Information\nThe device isaphysical layer Ethernet transceiver. Typical operating voltage is3.3Vwith power\nconsumption less than 270 mW. When using thedevice forEthernet application, itisnecessary tomeet\ncertain requirements fornormal operation ofdevice. Following typical application anddesign requirements\ncanbeused forselecting appropriate component values forDP83848.\n7.2 Typical Application\nFigure 7-1.Typical Application Schematic\n7.2.1 Design Requirements\nThe design requirements forDP83848 are:\n•Vin=3.3V\n•Vout =Vcc–0.5V\n•Clock Input =25MHz forMIIand50MHz forRMII\n7.2.1.1 TPINetwork Circuit\nFigure 7-2shows therecommended circuit fora10/100 Mb/s twisted pairinterface. Totheright isapartial\nlistofrecommended transformers. Itisimportant that theuser realize that variations with PCB and\ncomponent characteristics requires that theapplication betested toensure that thecircuit meets the\nrequirements oftheintended application.\n•Pulse H1102\n•Pulse H2019\n•Pulse J0011D21\n•Pulse J0011D21B\n68 Application, Implementation, andLayout Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\n1:1\n1:1RJ45\nNOTE: CENTER TAP IS PULLED TO VDD\n*PLACE CAPACITORS CLOSE TO THE\nTRANSFORMER CENTER TAPSRD-\nRD+\nTD-\nTD+0.1 /c50F*\n0.1 /c50F*COMMON MODE CHOKES\nMAY BE REQUIRED\n0.1 /c50F\n0.1 /c50FVdd\nVdd\nVdd\nAll values are typical and are +/- 1%49.9 /c3a\n49.9 /c3a\n49.9 /c3a\n49.9 /c3a\nPLACE RESISTORS AND\nCAPACITORS CLOSE TO\nTHE DEVICETPRDM\nTDRDP\nTPTDM\nTPTDPT1\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 7-2.10/100 Mb/s Twisted Pair Interface\n7.2.1.2 Clock IN(X1) Requirements\nThe DP83848VYB supports anexternal CMOS level oscillator source oracrystal resonator device.\n7.2.1.2.1 Oscillator\nIfanexternal clock source isused, X1should betiedtotheclock source andX2should beleftfloating.\nSpecifications forCMOS oscillators: 25MHz inMIIMode and50MHz inRMII Mode arelisted inTable 7-1\nandTable 7-2.\n7.2.1.2.2 Crystal\nA25-MHz, parallel, 20-pF load crystal resonator should beused ifacrystal source isdesired. Figure 7-4\nshows atypical connection foracrystal resonator circuit. The load capacitor values willvary with the\ncrystal vendors; check with thevendor fortherecommended loads.\nThe oscillator circuit isdesigned todrive aparallel resonance ATcutcrystal with aminimum drive level of\n100 mW and amaximum of500 µW.Ifacrystal isspecified foralower drive level, acurrent limiting\nresistor should beplaced inseries between X2andthecrystal.\nAsastarting point forevaluating anoscillator circuit, iftherequirements forthecrystal arenotknown, CL1\nandCL2should besetat33pF,andR1should besetat0Ω.\nSpecification for25-MHz crystal arelisted inTable 7-3.\nCopyright ©2007 –2015, Texas Instruments Incorporated Application, Implementation, andLayout 69\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nFigure 7-3.Crystal Oscillator Circuit\nTable 7-1.25-MHz Oscillator Specification\nPARAMETER CONDITION MIN TYP MAX UNIT\nFrequency 25 MHz\nFrequency Tolerance Operational Temperature ±50 ppm\nFrequency Stability 1year aging ±50 ppm\nRise /FallTime 20% -80% 6 nsec\nJitter Short term 800(1)psec\nJitter Long term 800(1)psec\nSymmetry Duty Cycle 40% 60%\n(1) This limit isprovided asaguideline forcomponent selection andnotspecified byproduction testing. Refer toAN-1548 (SNLA091 ),\nPHYTER 100Base-TX Reference Clock Jitter Tolerance ,fordetails onjitter performance.\nTable 7-2.50-MHz Oscillator Specification\nPARAMETER CONDITION MIN TYP MAX UNIT\nFrequency 50 MHz\nFrequency Tolerance Operational Temperature ±50 ppm\nFrequency Stability Operational Temperature ±50 ppm\nRise /FallTime 20% -80% 6 nsec\nJitter Short term 800(1)psec\nJitter Long term 800(1)psec\nSymmetry Duty Cycle 40% 60%\n(1) This limit isprovided asaguideline forcomponent selection andnotspecified byproduction testing. Refer toAN-1548 (SNLA091 ),\nPHYTER 100Base-TX Reference Clock Jitter Tolerance fordetails onjitter performance.\nTable 7-3. 25-MHz Crystal Specification\nPARAMETER CONDITION MIN TYP MAX UNIT\nFrequency 25 MHz\nFrequency Tolerance Operational Temperature ±50 ppm\nFrequency Stability 1year aging ±50 ppm\nLoad Capacitance 25 40 pF\n7.2.1.3 Power Feedback Circuit\nToensure correct operation fortheDP83848VYB, parallel caps with values of10µFand0.1µFshould be\nplaced close topin23(PFBOUT )ofthedevice.\nPin18(PFBIN1 ),pin37(PFBIN2 ),pin23(PFBIN3 )and pin54(PFBIN4 )must beconnected topin31\n(PFBOUT ),each pinrequires asmall capacitor (.1µF).See Figure 7-4below forproper connections.\n70 Application, Implementation, andLayout Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\nFigure 7-4.Power Feedback Connection\n7.2.1.3.1 Power Down andInterrupt\nThe Power Down and Interrupt functions aremultiplexed onpin7ofthedevice. Bydefault, this pin\nfunctions asapower-down input and theinterrupt function isdisabled. Setting bit0(INT_OE) ofMICR\n(0x11h) willconfigure thepinasanactive lowinterrupt output.\n7.2.1.3.1.1 Power Down Control Mode\nThe PWRDOWN_INT pins can beasserted low toputthedevice inaPower Down mode. This is\nequivalent tosetting bit11(Power Down) intheBasic Mode Control Register, BMCR (0x00h). Anexternal\ncontrol signal canbeused todrive thepinlow, overcoming theweak internal pullup resistor. Alternatively,\nthedevice canbeconfigured toinitialize intoaPower Down state byuseofanexternal pulldown resistor\nonthePWRDOWN_INT pin.Since thedevice willstillrespond tomanagement register accesses, setting\ntheINT_OE bitintheMICR register willdisable thePWRDOWN_INT input, allowing thedevice toexitthe\nPower Down state.\n7.2.1.3.1.2 Interrupt Mechanisms\nThe interrupt function iscontrolled through register access. Allinterrupt sources aredisabled bydefault.\nSetting bit1(INTEN) ofMICR (0x11h) willenable interrupts tobeoutput, dependent ontheinterrupt mask\nsetinthelower byte oftheMISR (0x12h). The PWRDOWN_INT pinisasynchronously asserted lowwhen\naninterrupt condition occurs. The source oftheinterrupt canbedetermined byreading theupper byte of\ntheMISR. One ormore bitsintheMISR willbeset,denoting allcurrently pending interrupts. Reading of\ntheMISR clears ALL pending interrupts.\nExample: Togenerate aninterrupt onachange oflinkstatus oronachange ofenergy detect power state,\nthesteps would be:\n•Write 0003h toMICR tosetINTEN andINT_OE\n•Write 0060h toMISR tosetED_INT_EN andLINK_INT_EN\n•Monitor PWRDOWN_INT pin\nWhen PWRDOWN_INT pinasserts low, theuser would read theMISR register toseeiftheED_INT or\nLINK_INT bits areset, forexample, which source caused theinterrupt. After reading theMISR, the\ninterrupt bitsshould clear andthePWRDOWN_INT pinwilldeassert.\n7.2.1.4 Magnetics\nThe magnetics have alarge impact onthePHY performance aswell. While several components arelisted\nbelow, others may becompatible following therequirements listed inTable 6-4. Itisrecommended that\nthemagnetics include both anisolation transformer and anintegrated common mode choke toreduce\nEMI. When doing thelayout, donotrunsignals under themagnetics. This could cause unwanted noise\ncrosstalk. Likewise void theplanes under discrete magnetics, thiswillhelp prevent common mode noise\ncoupling. Tosave board space andreduce component count, anRJ-45 with integrated magnetics may be\nused.\nCopyright ©2007 –2015, Texas Instruments Incorporated Application, Implementation, andLayout 71\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\nTable 7-4.Magnetics Requirements\nPARAMETER TYP UNITS CONDITION\nTurn Ratio 1:1 — ±2%\nInsertion Loss -1 dB 1-100 MHz\n-16 dB 1-30 MHz\nReturn Loss -12 dB 30-60 MHz\n10 dB 60-80 MHz\n-30 dB 1-50MHz\nDifferential toCommon Rejection Ratio\n-20 dB 50-150 MHz\n-35 dB 30MHz\nCrosstalk\n-30 dB 60MHz\nIsolation 1,500 Vrms HPOT\n7.2.1.5 ESD Protection\nTypically, ESD precautions arepredominantly ineffect when handling thedevices orboard before being\ninstalled inasystem. Inthose cases, strict handling procedures need beimplemented during the\nmanufacturing process togreatly reduce theoccurrences ofcatastrophic ESD events. After thesystem is\nassembled, internal components areless sensitive from ESD events.\nSee Section 5.2forESD rating.\n7.2.2 Detailed Design Procedure\n7.2.2.1 MAC Interface (MII/RMII)\nThe Media Independent Interface (MII) connects thePHYTER component totheMedia Access Controller\n(MAC). The MAC may infactbeadiscrete device, integrated intoamicroprocessor, CPU orFPGA. On\ntheMIIsignals, theIEEE specification states thebus should be68-Ωimpedance. For space critical\ndesigns, thePHYTER family ofproducts also support Reduced MII(RMII). Foradditional information on\nthismode ofoperation, refer totheAN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced\nMedia Independent Interface (RMII) Mode Application Report (SNLA076 ).\n7.2.2.1.1 Termination Requirement\nToreduce digital signal energy, 50-Ωseries termination resistors arerecommended forallMIIoutput\nsignals (including RXCLK, TXCLK, andRXData signals.)\n7.2.2.1.2 Recommended Maximum Trace Length\nAlthough RMII and MIIaresynchronous bus architectures, there areanumber offactors limiting signal\ntrace lengths. With alonger trace, thesignal becomes more attenuated atthedestination and thus more\nsusceptible tonoise interference. Longer traces also actasantennas, andifrunonthesurface layer, can\nincrease EMI radiation. Ifalong trace isrunning near andadjacent toanoisy signal, theunwanted signals\ncould becoupled inascross talk. Itisrecommended tokeep thesignal trace lengths asshort aspossible.\nIdeally, keep thetraces under 6inches. Trace length matching, towithin 2.0inches ontheMIIorRMII bus\nisalso recommended. Significant differences inthetrace lengths cancause data timing issues. Aswith\nanyhigh speed data signal, good design practices dictate thatimpedance should bemaintained andstubs\nshould beavoided throughout theentire data path.\n7.2.2.2 Calculating Impedance\nThe following equations canbeused tocalculate thedifferential impedance oftheboard. Formicrostrip\ntraces, asolid ground plane isneeded under thesignal traces. The ground plane helps keep theEMI\nlocalized andthetrace impedance continuous. Since stripline traces aretypically sandwiched between the\nground/supply planes, they have theadvantage oflower EMI radiation andless noise coupling. The trade\noffofusing strip lineislower propagation speed.\n72 Application, Implementation, andLayout Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nZo=/c4660\n/ca5Er/c47ln/c461.98 ×/c6c2 × H + T\n0.8 × W + T/c70/c47 \nZo=/c4687\n/ca5Er+ (1.41)/c47ln/c6c5.98H\n0.8 W + T/c70 \nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n7.2.2.2.1 Microstrip Impedance -Single-Ended\n(3)\nFigure 7-5.Microstrip Impedance -Single-Ended\n7.2.2.2.2 Stripline Impedance –Single Ended\n(4)\nFigure 7-6.Stripline Impedance –Single Ended\nCopyright ©2007 –2015, Texas Instruments Incorporated Application, Implementation, andLayout 73\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nZdiff=2×Zo/c461/c460.347/c6ce/c40/c462.9S\nH/c41/c70/c47 \nZdiff=2×Zo×/c461/c460.48/c6ce/c40/c460.96S\nH/c41/c70/c47 \nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n7.2.2.2.3 Microstrip Impedance -Differential\n(5)\nFigure 7-7.Microstrip Impedance -Differential\n7.2.2.2.4 Stripline Impedance -Differential\n(6)\nFigure 7-8.Stripline Impedance -Differential\n74 Application, Implementation, andLayout Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n7.2.3 Application Curves\nFigure 7-9.Sample 100Mb/s Waveform (MLT-3) Figure 7-10. Sample 10Mb/s Waveform\nCopyright ©2007 –2015, Texas Instruments Incorporated Application, Implementation, andLayout 75\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n7.3 Layout\n7.3.1 Layout Guidelines\n7.3.1.1 PCB Layout Considerations\nPlace the49.9-Ω,1% resistors and0.1-μFdecoupling capacitor near thePHYTER TD±andRD±pins and\nviadirectly totheVdd plane.\nStubs should beavoided onallsignal traces, especially thedifferential signal pairs. See Figure 7-11.\nWithin thepairs (forexample, TD+ and TD-) thetrace lengths should berunparallel toeach other and\nmatched inlength. Matched lengths minimize delay differences, avoiding anincrease incommon mode\nnoise andincreased EMI. See Figure 7-11.\nFigure 7-11. Differential Signal Pair –Stubs\nIdeally, there should benocrossover orviaonthesignal paths. Vias present impedance discontinuities\nandshould beminimized. Route anentire trace paironasingle layer ifpossible.\nPCB trace lengths should bekept asshort aspossible.\nSignal traces should notberunsuch that they cross aplane split. See Figure 7-12.Asignal crossing a\nplane split may cause unpredictable return path currents and would likely impact signal quality aswell,\npotentially creating EMI problems.\nFigure 7-12. Differential Signal Pair-Plane Crossing\nMDI signal traces should have 50Ωtoground or100Ωdifferential controlled impedance. Many tools are\navailable online tocalculate this.\n76 Application, Implementation, andLayout Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n7.3.1.2 PCB Layer Stacking\nTomeet signal integrity andperformance requirements, atminimum afour layer PCB isrecommended for\nimplementing PHYTER components inenduser systems. The following layer stack-ups arerecommended\nforfour, six,andeight-layer boards, although other options arepossible.\nFigure 7-13. PCB Stripline Layer Stacking\nWithin aPCB itmay bedesirable toruntraces using different methods, microstrip vs.stripline, depending\nonthelocation ofthesignal onthePCB. Forexample, itmay bedesirable tochange layer stacking where\nanisolated chassis ground plane isused. Figure 7-14 illustrates alternative PCB stacking options.\nFigure 7-14. Alternative PCB Stripline Layer Stacking\nCopyright ©2007 –2015, Texas Instruments Incorporated Application, Implementation, andLayout 77\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nPHY\nComponent\nOptional 0 /c3a \nor Bead\nGround PinVdd \nPin\nPCB ViaVdd\nPCB\nVia\n0.1 /c50F\nPlane Coupling  \nComponentPHY \nComponent \nNote:Power/  \nGround Planes \nVoided under \nTransformer  RJ45\nConnectorTransformer \n(if not \nIntegrated in \nRJ45)\nSystem Power/Ground \nPlanes Chassis Ground  \nPlaneTermination  \nComponentsPlane Coupling  \nComponent\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nSNLS266E –MAY 2007 –REVISED MARCH 2015 www.ti.com\n7.3.2 Layout Example\nFigure 7-15. Layout Example\n7.4 Power Supply Recommendations\nThe device Vdd supply pins should bebypassed with lowimpedance 0.1-μFsurface mount capacitors. To\nreduce EMI, thecapacitors should beplaces asclose aspossible tothecomponent Vdd supply pins,\npreferably between thesupply pins and thevias connecting tothepower plane. Insome systems itmay\nbedesirable toadd0-Ωresistors inseries with supply pins, astheresistor pads provide flexibility ifadding\nEMI beads becomes necessary tomeet system level certification testing requirements. (See Figure 6.8) It\nisrecommended thePCB have atleast onesolid ground plane andonesolid Vdd plane toprovide alow\nimpedance power source tothecomponent. This also provides alowimpedance return path fornon-\ndifferential digital MIIand clock signals. A10.0-μFcapacitor should also beplaced near thePHY\ncomponent forlocal bulk bypassing between theVdd andground planes.\nFigure 7-16. Vdd Bypass Layout\n78 Application, Implementation, andLayout Copyright ©2007 –2015, Texas Instruments Incorporated\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nDP83848C ,DP83848I\nDP83848VYB ,DP83848YB\nwww.ti.com SNLS266E –MAY 2007 –REVISED MARCH 2015\n8Device andDocumentation Support\n8.1 Documentation Support\n8.1.1 Related Documentation\n•AN-1548 PHYTER 100Base-TX Reference Clock Jitter Tolerance ,(SNLA091 )\n•AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface\n(RMII) Mode Application Report ,(SNLA076 )\n8.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support andcommunity\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 8-1.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nDP83848C Click here Click here Click here Click here Click here\nDP83848I Click here Click here Click here Click here Click here\nDP83848VYB Click here Click here Click here Click here Click here\nDP83848YB Click here Click here Click here Click here Click here\n8.3 Trademarks\nPHYTER isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n8.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n8.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n9Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthe\nmost current data available forthedesignated devices. This data issubject tochange without notice and\nrevision ofthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2007 –2015, Texas Instruments Incorporated Mechanical, Packaging, andOrderable Information 79\nSubmit Documentation Feedback\nProduct Folder Links: DP83848C DP83848I DP83848VYB DP83848YB\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDP83848CVV/NOPB ACTIVE LQFP PT48250RoHS & Green NIPDAU | SN Level-3-260C-168 HR 0 to 70 DP83848VV\nVBCSamples\nDP83848CVVX/NOPB ACTIVE LQFP PT481000RoHS & Green NIPDAU | SN Level-3-260C-168 HR 0 to 70 DP83848VV\nVBCSamples\nDP83848IVV/NOPB ACTIVE LQFP PT48250RoHS & Green NIPDAU | SN Level-3-260C-168 HR -40 to 85 DP83848VV\nVBISamples\nDP83848IVVX/NOPB ACTIVE LQFP PT481000RoHS & Green NIPDAU | SN Level-3-260C-168 HR -40 to 85 DP83848VV\nVBISamples\nDP83848VYB/NOPB ACTIVE HLQFP PTB 48250RoHS & Green SN Level-3-260C-168 HR -40 to 105 DP83848\nVYBSamples\nDP83848YB/NOPB ACTIVE HLQFP PTB 48250RoHS & Green SN Level-3-260C-168 HR -40 to 125 DP83848YBSamples\nDP83848YBX/NOPB ACTIVE HLQFP PTB 481000RoHS & Green SN Level-3-260C-168 HR -40 to 125 DP83848YBSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2022\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDP83848CVVX/NOPB LQFP PT481000 330.0 16.4 9.39.32.212.016.0 Q2\nDP83848IVVX/NOPB LQFP PT481000 330.0 16.4 9.39.32.212.016.0 Q2\nDP83848YBX/NOPB HLQFP PTB481000 330.0 16.4 9.39.32.212.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDP83848CVVX/NOPB LQFP PT 481000 356.0 356.0 35.0\nDP83848IVVX/NOPB LQFP PT 481000 356.0 356.0 35.0\nDP83848YBX/NOPB HLQFP PTB 481000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nDP83848CVV/NOPB PT LQFP 4825010 x 25 150 315135.9762012.211.111.25\nDP83848IVV/NOPB PT LQFP 4825010 x 25 150 315135.9762012.211.111.25\nDP83848VYB/NOPB PTB HLQFP 4825010 x 25 150 315135.9762012.211.111.25\nDP83848YB/NOPB PTB HLQFP 4825010 x 25 150 315135.9762012.211.111.25\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\n0.25\nGAGE PLANE\n0-77.2\n6.8\n7.26.8 9.28.8\n4X 5.544X 0.59.28.8\n48X 0.270.17\n1.6 MAX\n0.5 MIN1.451.35\n0.750.45LQFP - 1.6 mm max height PT0048A\n LOW PROFILE QUAD FLATPACK\n4215159/A   12/20210.1C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. Reference JEDEC registration MS-026.4. This may also be a thermally enhanced plastic package with leads conected to the die pads. 0.08 CAB\nSEATING PLANESEE DETAIL A\nA15.000DETAIL ASCALE 2.000\nAB\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALLAROUND0.05 MINALL AROUND(8.2)\n(8.2)48X (1.6)\n48X (0.3)\n44X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PT0048A\n LOW PROFILE QUAD FLATPACK\n4215159/A   12/2021\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE 10.000PKG SYMM PKG\nSYMM\n1\n12\n13 24253637 48SEE SOLDER MASKDETAILS\nEXPOSED METAL\nMETAL EDGESOLDER MASK\nOPENING\nNON SOLDER MASK\nDEFINEDSOLDER MASK DETAILSEXPOSED METAL\nSOLDER MASK\nOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(8.2)\n(8.2)48X (1.6)\n48X (0.3)\n44X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PT0048A\n LOW PROFILE QUAD FLATPACK\n4215159/A   12/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE: 10XPKG SYMM PKG\nSYMM\n1\n12\n13 24253637 48\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DP83848CVV/NOPB

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 3.3V ± 0.3V
- **Current Ratings**: 
  - Supply current: 81 mA (100BASE-TX), 92 mA (10BASE-T)
  - Power consumption: < 270 mW typical
- **Operating Temperature Range**: 
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Extended: -40°C to 105°C
  - Extreme: -40°C to 125°C
- **Package Type**: 
  - LQFP (48 pins) for DP83848CVV/NOPB
  - HLQFP (48 pins) for DP83848VYB/NOPB
- **Special Features**:
  - IEEE 802.3 compliant
  - Auto-MDIX capability
  - Integrated ANSI X3.263 compliant TP-PMD
  - Energy Detection Mode
  - Built-in Self-Test (BIST)
  - JTAG support for certain variants
- **Moisture Sensitive Level**: MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The **DP83848CVV/NOPB** is a single-port 10/100 Mbps Ethernet physical layer transceiver (PHY) designed for various applications requiring Ethernet connectivity. It operates at a low power of less than 270 mW and supports both MII and RMII interfaces, making it versatile for different microprocessor selections. The device is capable of functioning in harsh environments, with an extended temperature range, making it suitable for automotive, industrial, and transportation applications.

#### Typical Applications:
- **Automotive/Transportation**: Used in vehicle networking and communication systems.
- **Industrial Controls**: Ideal for factory automation and control systems requiring reliable Ethernet connectivity.
- **General Embedded Applications**: Suitable for various embedded systems needing Ethernet interfaces.
- **Wireless Remote Base Stations**: Provides robust Ethernet connectivity in remote locations.

### Conclusion:
The DP83848CVV/NOPB is a highly reliable Ethernet PHY that meets IEEE standards and is designed for low power consumption and extended temperature operation. Its flexibility in interface options and robust features make it suitable for a wide range of applications in demanding environments.